|Processor_MIPS_with_Pipelines_diagram
REG_WRITE_EX_MEM <= PIPELINE_EX_MEM:inst35.REG_WRITE_EX_MEM
Clock => PIPELINE_EX_MEM:inst35.clock
Clock => PIPELINE_ID_EX:inst33.clock
Clock => PIPELINE_IF_ID:inst2.clock
Clock => REGISTER_FILE:inst5.clock
Clock => PIPELINE_MEM_WB:inst36.clock
Clock => DATA_MEMORY:inst29.clock
Clock => INSTRUCTION_MEMORY:inst1.clock
Clock => register8bits_affichage:inst.i_clock
Reset_bar => PIPELINE_EX_MEM:inst35.reset_bar
Reset_bar => PIPELINE_ID_EX:inst33.reset_bar
Reset_bar => PIPELINE_IF_ID:inst2.reset_bar
Reset_bar => REGISTER_FILE:inst5.reset_bar
Reset_bar => PIPELINE_MEM_WB:inst36.reset_bar
Reset_bar => register8bits_affichage:inst.i_resetBar
REG_WRITE_MEM_WB <= PIPELINE_MEM_WB:inst36.REG_WRITE_MEM_WB
PC_WRITE <= HAZARD_UNIT:inst12.PC_WRITE
PC_PLUS_1[0] => additionneur_soustracteur_8bits:inst3.in_b[0]
PC_PLUS_1[1] => additionneur_soustracteur_8bits:inst3.in_b[1]
PC_PLUS_1[2] => additionneur_soustracteur_8bits:inst3.in_b[2]
PC_PLUS_1[3] => additionneur_soustracteur_8bits:inst3.in_b[3]
PC_PLUS_1[4] => additionneur_soustracteur_8bits:inst3.in_b[4]
PC_PLUS_1[5] => additionneur_soustracteur_8bits:inst3.in_b[5]
PC_PLUS_1[6] => additionneur_soustracteur_8bits:inst3.in_b[6]
PC_PLUS_1[7] => additionneur_soustracteur_8bits:inst3.in_b[7]
Forward_A[0] <= FORWARDING_UNIT:inst21.FORWARD_A[0]
Forward_A[1] <= FORWARDING_UNIT:inst21.FORWARD_A[1]
Forward_B[0] <= FORWARDING_UNIT:inst21.FORWARD_B[0]
Forward_B[1] <= FORWARDING_UNIT:inst21.FORWARD_B[1]
IF_ID_WRITE <= write_if_id.DB_MAX_OUTPUT_PORT_TYPE
ALU_res[0] <= ALU_8BITS:inst15.ALU_resultat[0]
ALU_res[1] <= ALU_8BITS:inst15.ALU_resultat[1]
ALU_res[2] <= ALU_8BITS:inst15.ALU_resultat[2]
ALU_res[3] <= ALU_8BITS:inst15.ALU_resultat[3]
ALU_res[4] <= ALU_8BITS:inst15.ALU_resultat[4]
ALU_res[5] <= ALU_8BITS:inst15.ALU_resultat[5]
ALU_res[6] <= ALU_8BITS:inst15.ALU_resultat[6]
ALU_res[7] <= ALU_8BITS:inst15.ALU_resultat[7]
data_memory[0] <= write_data_mem_wb[0].DB_MAX_OUTPUT_PORT_TYPE
data_memory[1] <= write_data_mem_wb[1].DB_MAX_OUTPUT_PORT_TYPE
data_memory[2] <= write_data_mem_wb[2].DB_MAX_OUTPUT_PORT_TYPE
data_memory[3] <= write_data_mem_wb[3].DB_MAX_OUTPUT_PORT_TYPE
data_memory[4] <= write_data_mem_wb[4].DB_MAX_OUTPUT_PORT_TYPE
data_memory[5] <= write_data_mem_wb[5].DB_MAX_OUTPUT_PORT_TYPE
data_memory[6] <= write_data_mem_wb[6].DB_MAX_OUTPUT_PORT_TYPE
data_memory[7] <= write_data_mem_wb[7].DB_MAX_OUTPUT_PORT_TYPE
entree_ALU_1[0] <= mux_4:inst22.b[0]
entree_ALU_1[1] <= mux_4:inst22.b[1]
entree_ALU_1[2] <= mux_4:inst22.b[2]
entree_ALU_1[3] <= mux_4:inst22.b[3]
entree_ALU_1[4] <= mux_4:inst22.b[4]
entree_ALU_1[5] <= mux_4:inst22.b[5]
entree_ALU_1[6] <= mux_4:inst22.b[6]
entree_ALU_1[7] <= mux_4:inst22.b[7]
entree_ALU_2[0] <= mux_4:inst23.b[0]
entree_ALU_2[1] <= mux_4:inst23.b[1]
entree_ALU_2[2] <= mux_4:inst23.b[2]
entree_ALU_2[3] <= mux_4:inst23.b[3]
entree_ALU_2[4] <= mux_4:inst23.b[4]
entree_ALU_2[5] <= mux_4:inst23.b[5]
entree_ALU_2[6] <= mux_4:inst23.b[6]
entree_ALU_2[7] <= mux_4:inst23.b[7]
Instruction_EX_MEM[0] <= ins_ex_mem[0].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[1] <= ins_ex_mem[1].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[2] <= ins_ex_mem[2].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[3] <= ins_ex_mem[3].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[4] <= ins_ex_mem[4].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[5] <= ins_ex_mem[5].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[6] <= ins_ex_mem[6].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[7] <= ins_ex_mem[7].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[8] <= ins_ex_mem[8].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[9] <= ins_ex_mem[9].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[10] <= ins_ex_mem[10].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[11] <= ins_ex_mem[11].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[12] <= ins_ex_mem[12].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[13] <= ins_ex_mem[13].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[14] <= ins_ex_mem[14].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[15] <= ins_ex_mem[15].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[16] <= ins_ex_mem[16].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[17] <= ins_ex_mem[17].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[18] <= ins_ex_mem[18].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[19] <= ins_ex_mem[19].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[20] <= ins_ex_mem[20].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[21] <= ins_ex_mem[21].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[22] <= ins_ex_mem[22].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[23] <= ins_ex_mem[23].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[24] <= ins_ex_mem[24].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[25] <= ins_ex_mem[25].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[26] <= ins_ex_mem[26].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[27] <= ins_ex_mem[27].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[28] <= ins_ex_mem[28].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[29] <= ins_ex_mem[29].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[30] <= ins_ex_mem[30].DB_MAX_OUTPUT_PORT_TYPE
Instruction_EX_MEM[31] <= ins_ex_mem[31].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[0] <= ins_id_ex[0].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[1] <= ins_id_ex[1].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[2] <= ins_id_ex[2].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[3] <= ins_id_ex[3].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[4] <= ins_id_ex[4].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[5] <= ins_id_ex[5].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[6] <= ins_id_ex[6].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[7] <= ins_id_ex[7].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[8] <= ins_id_ex[8].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[9] <= ins_id_ex[9].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[10] <= ins_id_ex[10].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[11] <= ins_id_ex[11].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[12] <= ins_id_ex[12].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[13] <= ins_id_ex[13].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[14] <= ins_id_ex[14].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[15] <= ins_id_ex[15].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[16] <= ins_id_ex[16].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[17] <= ins_id_ex[17].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[18] <= ins_id_ex[18].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[19] <= ins_id_ex[19].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[20] <= ins_id_ex[20].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[21] <= ins_id_ex[21].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[22] <= ins_id_ex[22].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[23] <= ins_id_ex[23].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[24] <= ins_id_ex[24].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[25] <= ins_id_ex[25].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[26] <= ins_id_ex[26].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[27] <= ins_id_ex[27].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[28] <= ins_id_ex[28].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[29] <= ins_id_ex[29].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[30] <= ins_id_ex[30].DB_MAX_OUTPUT_PORT_TYPE
Instruction_ID_EX[31] <= ins_id_ex[31].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[0] <= Ins[0].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[1] <= Ins[1].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[2] <= Ins[2].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[3] <= Ins[3].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[4] <= Ins[4].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[5] <= Ins[5].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[6] <= Ins[6].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[7] <= Ins[7].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[8] <= Ins[8].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[9] <= Ins[9].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[10] <= Ins[10].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[11] <= Ins[11].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[12] <= Ins[12].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[13] <= Ins[13].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[14] <= Ins[14].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[15] <= Ins[15].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[16] <= Ins[16].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[17] <= Ins[17].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[18] <= Ins[18].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[19] <= Ins[19].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[20] <= Ins[20].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[21] <= Ins[21].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[22] <= Ins[22].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[23] <= Ins[23].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[24] <= Ins[24].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[25] <= Ins[25].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[26] <= Ins[26].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[27] <= Ins[27].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[28] <= Ins[28].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[29] <= Ins[29].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[30] <= Ins[30].DB_MAX_OUTPUT_PORT_TYPE
Instruction_IF_ID[31] <= Ins[31].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[0] <= ins_mem_wb[0].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[1] <= ins_mem_wb[1].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[2] <= ins_mem_wb[2].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[3] <= ins_mem_wb[3].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[4] <= ins_mem_wb[4].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[5] <= ins_mem_wb[5].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[6] <= ins_mem_wb[6].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[7] <= ins_mem_wb[7].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[8] <= ins_mem_wb[8].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[9] <= ins_mem_wb[9].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[10] <= ins_mem_wb[10].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[11] <= ins_mem_wb[11].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[12] <= ins_mem_wb[12].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[13] <= ins_mem_wb[13].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[14] <= ins_mem_wb[14].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[15] <= ins_mem_wb[15].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[16] <= ins_mem_wb[16].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[17] <= ins_mem_wb[17].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[18] <= ins_mem_wb[18].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[19] <= ins_mem_wb[19].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[20] <= ins_mem_wb[20].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[21] <= ins_mem_wb[21].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[22] <= ins_mem_wb[22].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[23] <= ins_mem_wb[23].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[24] <= ins_mem_wb[24].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[25] <= ins_mem_wb[25].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[26] <= ins_mem_wb[26].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[27] <= ins_mem_wb[27].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[28] <= ins_mem_wb[28].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[29] <= ins_mem_wb[29].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[30] <= ins_mem_wb[30].DB_MAX_OUTPUT_PORT_TYPE
Instruction_MEM_WB[31] <= ins_mem_wb[31].DB_MAX_OUTPUT_PORT_TYPE
RD_EX_MEM[0] <= PIPELINE_EX_MEM:inst35.Instruction_reg_dst_EX_MEM[0]
RD_EX_MEM[1] <= PIPELINE_EX_MEM:inst35.Instruction_reg_dst_EX_MEM[1]
RD_EX_MEM[2] <= PIPELINE_EX_MEM:inst35.Instruction_reg_dst_EX_MEM[2]
RD_EX_MEM[3] <= PIPELINE_EX_MEM:inst35.Instruction_reg_dst_EX_MEM[3]
RD_EX_MEM[4] <= PIPELINE_EX_MEM:inst35.Instruction_reg_dst_EX_MEM[4]
RD_MEM_WB[0] <= PIPELINE_MEM_WB:inst36.Instruction_reg_dst_MEM_WB[0]
RD_MEM_WB[1] <= PIPELINE_MEM_WB:inst36.Instruction_reg_dst_MEM_WB[1]
RD_MEM_WB[2] <= PIPELINE_MEM_WB:inst36.Instruction_reg_dst_MEM_WB[2]
RD_MEM_WB[3] <= PIPELINE_MEM_WB:inst36.Instruction_reg_dst_MEM_WB[3]
RD_MEM_WB[4] <= PIPELINE_MEM_WB:inst36.Instruction_reg_dst_MEM_WB[4]
RS_ID_EX[0] <= PIPELINE_ID_EX:inst33.Instruction_25_21_ID_EX[0]
RS_ID_EX[1] <= PIPELINE_ID_EX:inst33.Instruction_25_21_ID_EX[1]
RS_ID_EX[2] <= PIPELINE_ID_EX:inst33.Instruction_25_21_ID_EX[2]
RS_ID_EX[3] <= PIPELINE_ID_EX:inst33.Instruction_25_21_ID_EX[3]
RS_ID_EX[4] <= PIPELINE_ID_EX:inst33.Instruction_25_21_ID_EX[4]
RT_ID_EX[0] <= PIPELINE_ID_EX:inst33.Instruction_20_16_ID_EX[0]
RT_ID_EX[1] <= PIPELINE_ID_EX:inst33.Instruction_20_16_ID_EX[1]
RT_ID_EX[2] <= PIPELINE_ID_EX:inst33.Instruction_20_16_ID_EX[2]
RT_ID_EX[3] <= PIPELINE_ID_EX:inst33.Instruction_20_16_ID_EX[3]
RT_ID_EX[4] <= PIPELINE_ID_EX:inst33.Instruction_20_16_ID_EX[4]


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35
clock => enARdFF_2:PIPE_MEM_TO_REG.i_clock
clock => enARdFF_2:PIPE_REG_WRITE.i_clock
clock => enARdFF_2:PIPE_MEM_READ.i_clock
clock => enARdFF_2:PIPE_MEM_WRITE.i_clock
clock => register8bits_affichage:PIPE_ALU_RESULT.i_clock
clock => register8bits_affichage:PIPE_read_data_2.i_clock
clock => register5bits_affichage:PIPE_Rd.i_clock
clock => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_clock
clock => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_clock
reset_bar => enARdFF_2:PIPE_MEM_TO_REG.i_resetBar
reset_bar => enARdFF_2:PIPE_REG_WRITE.i_resetBar
reset_bar => enARdFF_2:PIPE_MEM_READ.i_resetBar
reset_bar => enARdFF_2:PIPE_MEM_WRITE.i_resetBar
reset_bar => register8bits_affichage:PIPE_ALU_RESULT.i_resetBar
reset_bar => register8bits_affichage:PIPE_read_data_2.i_resetBar
reset_bar => register5bits_affichage:PIPE_Rd.i_resetBar
reset_bar => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_resetBar
reset_bar => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_resetBar
MEM_TO_REG => enARdFF_2:PIPE_MEM_TO_REG.i_d
REG_WRITE => enARdFF_2:PIPE_REG_WRITE.i_d
MEM_READ => enARdFF_2:PIPE_MEM_READ.i_d
MEM_WRITE => enARdFF_2:PIPE_MEM_WRITE.i_d
ALU_RESULT[0] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[0]
ALU_RESULT[1] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[1]
ALU_RESULT[2] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[2]
ALU_RESULT[3] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[3]
ALU_RESULT[4] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[4]
ALU_RESULT[5] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[5]
ALU_RESULT[6] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[6]
ALU_RESULT[7] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[7]
read_data_2[0] => register8bits_affichage:PIPE_read_data_2.i_Value[0]
read_data_2[1] => register8bits_affichage:PIPE_read_data_2.i_Value[1]
read_data_2[2] => register8bits_affichage:PIPE_read_data_2.i_Value[2]
read_data_2[3] => register8bits_affichage:PIPE_read_data_2.i_Value[3]
read_data_2[4] => register8bits_affichage:PIPE_read_data_2.i_Value[4]
read_data_2[5] => register8bits_affichage:PIPE_read_data_2.i_Value[5]
read_data_2[6] => register8bits_affichage:PIPE_read_data_2.i_Value[6]
read_data_2[7] => register8bits_affichage:PIPE_read_data_2.i_Value[7]
Instruction_reg_dst[0] => register5bits_affichage:PIPE_Rd.i_Value[0]
Instruction_reg_dst[1] => register5bits_affichage:PIPE_Rd.i_Value[1]
Instruction_reg_dst[2] => register5bits_affichage:PIPE_Rd.i_Value[2]
Instruction_reg_dst[3] => register5bits_affichage:PIPE_Rd.i_Value[3]
Instruction_reg_dst[4] => register5bits_affichage:PIPE_Rd.i_Value[4]
Instruction[0] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[0]
Instruction[1] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[1]
Instruction[2] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[2]
Instruction[3] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[3]
Instruction[4] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[4]
Instruction[5] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[5]
Instruction[6] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[6]
Instruction[7] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[7]
Instruction[8] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[8]
Instruction[9] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[9]
Instruction[10] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[10]
Instruction[11] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[11]
Instruction[12] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[12]
Instruction[13] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[13]
Instruction[14] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[14]
Instruction[15] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[15]
Instruction[16] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[0]
Instruction[17] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[1]
Instruction[18] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[2]
Instruction[19] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[3]
Instruction[20] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[4]
Instruction[21] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[5]
Instruction[22] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[6]
Instruction[23] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[7]
Instruction[24] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[8]
Instruction[25] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[9]
Instruction[26] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[10]
Instruction[27] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[11]
Instruction[28] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[12]
Instruction[29] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[13]
Instruction[30] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[14]
Instruction[31] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[15]
MEM_TO_REG_EX_MEM <= enARdFF_2:PIPE_MEM_TO_REG.o_q
REG_WRITE_EX_MEM <= enARdFF_2:PIPE_REG_WRITE.o_q
MEM_READ_EX_MEM <= enARdFF_2:PIPE_MEM_READ.o_q
MEM_WRITE_EX_MEM <= enARdFF_2:PIPE_MEM_WRITE.o_q
ALU_RESULT_EX_MEM[0] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[0]
ALU_RESULT_EX_MEM[1] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[1]
ALU_RESULT_EX_MEM[2] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[2]
ALU_RESULT_EX_MEM[3] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[3]
ALU_RESULT_EX_MEM[4] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[4]
ALU_RESULT_EX_MEM[5] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[5]
ALU_RESULT_EX_MEM[6] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[6]
ALU_RESULT_EX_MEM[7] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[7]
read_data_2_EX_MEM[0] <= register8bits_affichage:PIPE_read_data_2.o_Value[0]
read_data_2_EX_MEM[1] <= register8bits_affichage:PIPE_read_data_2.o_Value[1]
read_data_2_EX_MEM[2] <= register8bits_affichage:PIPE_read_data_2.o_Value[2]
read_data_2_EX_MEM[3] <= register8bits_affichage:PIPE_read_data_2.o_Value[3]
read_data_2_EX_MEM[4] <= register8bits_affichage:PIPE_read_data_2.o_Value[4]
read_data_2_EX_MEM[5] <= register8bits_affichage:PIPE_read_data_2.o_Value[5]
read_data_2_EX_MEM[6] <= register8bits_affichage:PIPE_read_data_2.o_Value[6]
read_data_2_EX_MEM[7] <= register8bits_affichage:PIPE_read_data_2.o_Value[7]
Instruction_reg_dst_EX_MEM[0] <= register5bits_affichage:PIPE_Rd.o_Value[0]
Instruction_reg_dst_EX_MEM[1] <= register5bits_affichage:PIPE_Rd.o_Value[1]
Instruction_reg_dst_EX_MEM[2] <= register5bits_affichage:PIPE_Rd.o_Value[2]
Instruction_reg_dst_EX_MEM[3] <= register5bits_affichage:PIPE_Rd.o_Value[3]
Instruction_reg_dst_EX_MEM[4] <= register5bits_affichage:PIPE_Rd.o_Value[4]
Instruction_31_0_EX_MEM[0] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[0]
Instruction_31_0_EX_MEM[1] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[1]
Instruction_31_0_EX_MEM[2] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[2]
Instruction_31_0_EX_MEM[3] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[3]
Instruction_31_0_EX_MEM[4] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[4]
Instruction_31_0_EX_MEM[5] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[5]
Instruction_31_0_EX_MEM[6] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[6]
Instruction_31_0_EX_MEM[7] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[7]
Instruction_31_0_EX_MEM[8] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[8]
Instruction_31_0_EX_MEM[9] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[9]
Instruction_31_0_EX_MEM[10] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[10]
Instruction_31_0_EX_MEM[11] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[11]
Instruction_31_0_EX_MEM[12] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[12]
Instruction_31_0_EX_MEM[13] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[13]
Instruction_31_0_EX_MEM[14] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[14]
Instruction_31_0_EX_MEM[15] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[15]
Instruction_31_0_EX_MEM[16] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[0]
Instruction_31_0_EX_MEM[17] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[1]
Instruction_31_0_EX_MEM[18] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[2]
Instruction_31_0_EX_MEM[19] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[3]
Instruction_31_0_EX_MEM[20] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[4]
Instruction_31_0_EX_MEM[21] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[5]
Instruction_31_0_EX_MEM[22] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[6]
Instruction_31_0_EX_MEM[23] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[7]
Instruction_31_0_EX_MEM[24] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[8]
Instruction_31_0_EX_MEM[25] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[9]
Instruction_31_0_EX_MEM[26] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[10]
Instruction_31_0_EX_MEM[27] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[11]
Instruction_31_0_EX_MEM[28] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[12]
Instruction_31_0_EX_MEM[29] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[13]
Instruction_31_0_EX_MEM[30] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[14]
Instruction_31_0_EX_MEM[31] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[15]


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|enARdFF_2:PIPE_MEM_TO_REG
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|enARdFF_2:PIPE_REG_WRITE
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|enARdFF_2:PIPE_MEM_READ
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|enARdFF_2:PIPE_MEM_WRITE
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register5bits_affichage:PIPE_Rd|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16
i_resetBar => enARdFF_2:bit15.i_resetBar
i_resetBar => enARdFF_2:bit14.i_resetBar
i_resetBar => enARdFF_2:bit13.i_resetBar
i_resetBar => enARdFF_2:bit12.i_resetBar
i_resetBar => enARdFF_2:bit11.i_resetBar
i_resetBar => enARdFF_2:bit10.i_resetBar
i_resetBar => enARdFF_2:bit9.i_resetBar
i_resetBar => enARdFF_2:bit8.i_resetBar
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit15.i_enable
i_load => enARdFF_2:bit14.i_enable
i_load => enARdFF_2:bit13.i_enable
i_load => enARdFF_2:bit12.i_enable
i_load => enARdFF_2:bit11.i_enable
i_load => enARdFF_2:bit10.i_enable
i_load => enARdFF_2:bit9.i_enable
i_load => enARdFF_2:bit8.i_enable
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit15.i_clock
i_clock => enARdFF_2:bit14.i_clock
i_clock => enARdFF_2:bit13.i_clock
i_clock => enARdFF_2:bit12.i_clock
i_clock => enARdFF_2:bit11.i_clock
i_clock => enARdFF_2:bit10.i_clock
i_clock => enARdFF_2:bit9.i_clock
i_clock => enARdFF_2:bit8.i_clock
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
i_Value[8] => enARdFF_2:bit8.i_d
i_Value[9] => enARdFF_2:bit9.i_d
i_Value[10] => enARdFF_2:bit10.i_d
i_Value[11] => enARdFF_2:bit11.i_d
i_Value[12] => enARdFF_2:bit12.i_d
i_Value[13] => enARdFF_2:bit13.i_d
i_Value[14] => enARdFF_2:bit14.i_d
i_Value[15] => enARdFF_2:bit15.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q
o_Value[8] <= enARdFF_2:bit8.o_q
o_Value[9] <= enARdFF_2:bit9.o_q
o_Value[10] <= enARdFF_2:bit10.o_q
o_Value[11] <= enARdFF_2:bit11.o_q
o_Value[12] <= enARdFF_2:bit12.o_q
o_Value[13] <= enARdFF_2:bit13.o_q
o_Value[14] <= enARdFF_2:bit14.o_q
o_Value[15] <= enARdFF_2:bit15.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit15
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit14
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit13
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit12
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit11
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit10
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit9
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit8
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0
i_resetBar => enARdFF_2:bit15.i_resetBar
i_resetBar => enARdFF_2:bit14.i_resetBar
i_resetBar => enARdFF_2:bit13.i_resetBar
i_resetBar => enARdFF_2:bit12.i_resetBar
i_resetBar => enARdFF_2:bit11.i_resetBar
i_resetBar => enARdFF_2:bit10.i_resetBar
i_resetBar => enARdFF_2:bit9.i_resetBar
i_resetBar => enARdFF_2:bit8.i_resetBar
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit15.i_enable
i_load => enARdFF_2:bit14.i_enable
i_load => enARdFF_2:bit13.i_enable
i_load => enARdFF_2:bit12.i_enable
i_load => enARdFF_2:bit11.i_enable
i_load => enARdFF_2:bit10.i_enable
i_load => enARdFF_2:bit9.i_enable
i_load => enARdFF_2:bit8.i_enable
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit15.i_clock
i_clock => enARdFF_2:bit14.i_clock
i_clock => enARdFF_2:bit13.i_clock
i_clock => enARdFF_2:bit12.i_clock
i_clock => enARdFF_2:bit11.i_clock
i_clock => enARdFF_2:bit10.i_clock
i_clock => enARdFF_2:bit9.i_clock
i_clock => enARdFF_2:bit8.i_clock
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
i_Value[8] => enARdFF_2:bit8.i_d
i_Value[9] => enARdFF_2:bit9.i_d
i_Value[10] => enARdFF_2:bit10.i_d
i_Value[11] => enARdFF_2:bit11.i_d
i_Value[12] => enARdFF_2:bit12.i_d
i_Value[13] => enARdFF_2:bit13.i_d
i_Value[14] => enARdFF_2:bit14.i_d
i_Value[15] => enARdFF_2:bit15.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q
o_Value[8] <= enARdFF_2:bit8.o_q
o_Value[9] <= enARdFF_2:bit9.o_q
o_Value[10] <= enARdFF_2:bit10.o_q
o_Value[11] <= enARdFF_2:bit11.o_q
o_Value[12] <= enARdFF_2:bit12.o_q
o_Value[13] <= enARdFF_2:bit13.o_q
o_Value[14] <= enARdFF_2:bit14.o_q
o_Value[15] <= enARdFF_2:bit15.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit15
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit14
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit13
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit12
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit11
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit10
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit9
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit8
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_EX_MEM:inst35|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33
clock => enARdFF_2:PIPE_ALU_SRC.i_clock
clock => enARdFF_2:PIPE_REG_DST.i_clock
clock => enARdFF_2:PIPE_MEM_TO_REG.i_clock
clock => enARdFF_2:PIPE_REG_WRITE.i_clock
clock => enARdFF_2:PIPE_MEM_READ.i_clock
clock => enARdFF_2:PIPE_MEM_WRITE.i_clock
clock => enARdFF_2:PIPE_BRANCH.i_clock
clock => enARdFF_2:PIPE_ALU_OP_1.i_clock
clock => enARdFF_2:PIPE_ALU_OP_0.i_clock
clock => enARdFF_2:PIPE_JUMP.i_clock
clock => register8bits_affichage:PIPE_read_data_1.i_clock
clock => register8bits_affichage:PIPE_read_data_2.i_clock
clock => register8bits_affichage:PIPE_sign_extended.i_clock
clock => register5bits_affichage:PIPE_Rs.i_clock
clock => register5bits_affichage:PIPE_Rt.i_clock
clock => register5bits_affichage:PIPE_Rd.i_clock
clock => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_clock
clock => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_clock
reset_bar => enARdFF_2:PIPE_ALU_SRC.i_resetBar
reset_bar => enARdFF_2:PIPE_REG_DST.i_resetBar
reset_bar => enARdFF_2:PIPE_MEM_TO_REG.i_resetBar
reset_bar => enARdFF_2:PIPE_REG_WRITE.i_resetBar
reset_bar => enARdFF_2:PIPE_MEM_READ.i_resetBar
reset_bar => enARdFF_2:PIPE_MEM_WRITE.i_resetBar
reset_bar => enARdFF_2:PIPE_BRANCH.i_resetBar
reset_bar => enARdFF_2:PIPE_ALU_OP_1.i_resetBar
reset_bar => enARdFF_2:PIPE_ALU_OP_0.i_resetBar
reset_bar => enARdFF_2:PIPE_JUMP.i_resetBar
reset_bar => register8bits_affichage:PIPE_read_data_1.i_resetBar
reset_bar => register8bits_affichage:PIPE_read_data_2.i_resetBar
reset_bar => register8bits_affichage:PIPE_sign_extended.i_resetBar
reset_bar => register5bits_affichage:PIPE_Rs.i_resetBar
reset_bar => register5bits_affichage:PIPE_Rt.i_resetBar
reset_bar => register5bits_affichage:PIPE_Rd.i_resetBar
reset_bar => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_resetBar
reset_bar => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_resetBar
ALU_SRC => enARdFF_2:PIPE_ALU_SRC.i_d
REG_DST => enARdFF_2:PIPE_REG_DST.i_d
MEM_TO_REG => enARdFF_2:PIPE_MEM_TO_REG.i_d
REG_WRITE => enARdFF_2:PIPE_REG_WRITE.i_d
MEM_READ => enARdFF_2:PIPE_MEM_READ.i_d
MEM_WRITE => enARdFF_2:PIPE_MEM_WRITE.i_d
BRANCH => enARdFF_2:PIPE_BRANCH.i_d
ALU_OP_1 => enARdFF_2:PIPE_ALU_OP_1.i_d
ALU_OP_0 => enARdFF_2:PIPE_ALU_OP_0.i_d
JUMP => enARdFF_2:PIPE_JUMP.i_d
read_data1[0] => register8bits_affichage:PIPE_read_data_1.i_Value[0]
read_data1[1] => register8bits_affichage:PIPE_read_data_1.i_Value[1]
read_data1[2] => register8bits_affichage:PIPE_read_data_1.i_Value[2]
read_data1[3] => register8bits_affichage:PIPE_read_data_1.i_Value[3]
read_data1[4] => register8bits_affichage:PIPE_read_data_1.i_Value[4]
read_data1[5] => register8bits_affichage:PIPE_read_data_1.i_Value[5]
read_data1[6] => register8bits_affichage:PIPE_read_data_1.i_Value[6]
read_data1[7] => register8bits_affichage:PIPE_read_data_1.i_Value[7]
read_data2[0] => register8bits_affichage:PIPE_read_data_2.i_Value[0]
read_data2[1] => register8bits_affichage:PIPE_read_data_2.i_Value[1]
read_data2[2] => register8bits_affichage:PIPE_read_data_2.i_Value[2]
read_data2[3] => register8bits_affichage:PIPE_read_data_2.i_Value[3]
read_data2[4] => register8bits_affichage:PIPE_read_data_2.i_Value[4]
read_data2[5] => register8bits_affichage:PIPE_read_data_2.i_Value[5]
read_data2[6] => register8bits_affichage:PIPE_read_data_2.i_Value[6]
read_data2[7] => register8bits_affichage:PIPE_read_data_2.i_Value[7]
sign_extended[0] => register8bits_affichage:PIPE_sign_extended.i_Value[0]
sign_extended[1] => register8bits_affichage:PIPE_sign_extended.i_Value[1]
sign_extended[2] => register8bits_affichage:PIPE_sign_extended.i_Value[2]
sign_extended[3] => register8bits_affichage:PIPE_sign_extended.i_Value[3]
sign_extended[4] => register8bits_affichage:PIPE_sign_extended.i_Value[4]
sign_extended[5] => register8bits_affichage:PIPE_sign_extended.i_Value[5]
sign_extended[6] => register8bits_affichage:PIPE_sign_extended.i_Value[6]
sign_extended[7] => register8bits_affichage:PIPE_sign_extended.i_Value[7]
Instruction_25_21[0] => register5bits_affichage:PIPE_Rs.i_Value[0]
Instruction_25_21[1] => register5bits_affichage:PIPE_Rs.i_Value[1]
Instruction_25_21[2] => register5bits_affichage:PIPE_Rs.i_Value[2]
Instruction_25_21[3] => register5bits_affichage:PIPE_Rs.i_Value[3]
Instruction_25_21[4] => register5bits_affichage:PIPE_Rs.i_Value[4]
Instruction_20_16[0] => register5bits_affichage:PIPE_Rt.i_Value[0]
Instruction_20_16[1] => register5bits_affichage:PIPE_Rt.i_Value[1]
Instruction_20_16[2] => register5bits_affichage:PIPE_Rt.i_Value[2]
Instruction_20_16[3] => register5bits_affichage:PIPE_Rt.i_Value[3]
Instruction_20_16[4] => register5bits_affichage:PIPE_Rt.i_Value[4]
Instruction_15_11[0] => register5bits_affichage:PIPE_Rd.i_Value[0]
Instruction_15_11[1] => register5bits_affichage:PIPE_Rd.i_Value[1]
Instruction_15_11[2] => register5bits_affichage:PIPE_Rd.i_Value[2]
Instruction_15_11[3] => register5bits_affichage:PIPE_Rd.i_Value[3]
Instruction_15_11[4] => register5bits_affichage:PIPE_Rd.i_Value[4]
Instruction[0] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[0]
Instruction[1] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[1]
Instruction[2] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[2]
Instruction[3] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[3]
Instruction[4] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[4]
Instruction[5] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[5]
Instruction[6] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[6]
Instruction[7] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[7]
Instruction[8] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[8]
Instruction[9] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[9]
Instruction[10] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[10]
Instruction[11] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[11]
Instruction[12] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[12]
Instruction[13] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[13]
Instruction[14] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[14]
Instruction[15] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[15]
Instruction[16] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[0]
Instruction[17] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[1]
Instruction[18] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[2]
Instruction[19] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[3]
Instruction[20] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[4]
Instruction[21] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[5]
Instruction[22] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[6]
Instruction[23] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[7]
Instruction[24] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[8]
Instruction[25] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[9]
Instruction[26] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[10]
Instruction[27] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[11]
Instruction[28] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[12]
Instruction[29] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[13]
Instruction[30] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[14]
Instruction[31] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[15]
ALU_SRC_ID_EX <= enARdFF_2:PIPE_ALU_SRC.o_q
REG_DST_ID_EX <= enARdFF_2:PIPE_REG_DST.o_q
MEM_TO_REG_ID_EX <= enARdFF_2:PIPE_MEM_TO_REG.o_q
REG_WRITE_ID_EX <= enARdFF_2:PIPE_REG_WRITE.o_q
MEM_READ_ID_EX <= enARdFF_2:PIPE_MEM_READ.o_q
MEM_WRITE_ID_EX <= enARdFF_2:PIPE_MEM_WRITE.o_q
BRANCH_ID_EX <= enARdFF_2:PIPE_BRANCH.o_q
ALU_OP_1_ID_EX <= enARdFF_2:PIPE_ALU_OP_1.o_q
ALU_OP_0_ID_EX <= enARdFF_2:PIPE_ALU_OP_0.o_q
JUMP_ID_EX <= enARdFF_2:PIPE_JUMP.o_q
read_data1_ID_EX[0] <= register8bits_affichage:PIPE_read_data_1.o_Value[0]
read_data1_ID_EX[1] <= register8bits_affichage:PIPE_read_data_1.o_Value[1]
read_data1_ID_EX[2] <= register8bits_affichage:PIPE_read_data_1.o_Value[2]
read_data1_ID_EX[3] <= register8bits_affichage:PIPE_read_data_1.o_Value[3]
read_data1_ID_EX[4] <= register8bits_affichage:PIPE_read_data_1.o_Value[4]
read_data1_ID_EX[5] <= register8bits_affichage:PIPE_read_data_1.o_Value[5]
read_data1_ID_EX[6] <= register8bits_affichage:PIPE_read_data_1.o_Value[6]
read_data1_ID_EX[7] <= register8bits_affichage:PIPE_read_data_1.o_Value[7]
read_data2_ID_EX[0] <= register8bits_affichage:PIPE_read_data_2.o_Value[0]
read_data2_ID_EX[1] <= register8bits_affichage:PIPE_read_data_2.o_Value[1]
read_data2_ID_EX[2] <= register8bits_affichage:PIPE_read_data_2.o_Value[2]
read_data2_ID_EX[3] <= register8bits_affichage:PIPE_read_data_2.o_Value[3]
read_data2_ID_EX[4] <= register8bits_affichage:PIPE_read_data_2.o_Value[4]
read_data2_ID_EX[5] <= register8bits_affichage:PIPE_read_data_2.o_Value[5]
read_data2_ID_EX[6] <= register8bits_affichage:PIPE_read_data_2.o_Value[6]
read_data2_ID_EX[7] <= register8bits_affichage:PIPE_read_data_2.o_Value[7]
sign_extended_ID_EX[0] <= register8bits_affichage:PIPE_sign_extended.o_Value[0]
sign_extended_ID_EX[1] <= register8bits_affichage:PIPE_sign_extended.o_Value[1]
sign_extended_ID_EX[2] <= register8bits_affichage:PIPE_sign_extended.o_Value[2]
sign_extended_ID_EX[3] <= register8bits_affichage:PIPE_sign_extended.o_Value[3]
sign_extended_ID_EX[4] <= register8bits_affichage:PIPE_sign_extended.o_Value[4]
sign_extended_ID_EX[5] <= register8bits_affichage:PIPE_sign_extended.o_Value[5]
sign_extended_ID_EX[6] <= register8bits_affichage:PIPE_sign_extended.o_Value[6]
sign_extended_ID_EX[7] <= register8bits_affichage:PIPE_sign_extended.o_Value[7]
Instruction_25_21_ID_EX[0] <= register5bits_affichage:PIPE_Rs.o_Value[0]
Instruction_25_21_ID_EX[1] <= register5bits_affichage:PIPE_Rs.o_Value[1]
Instruction_25_21_ID_EX[2] <= register5bits_affichage:PIPE_Rs.o_Value[2]
Instruction_25_21_ID_EX[3] <= register5bits_affichage:PIPE_Rs.o_Value[3]
Instruction_25_21_ID_EX[4] <= register5bits_affichage:PIPE_Rs.o_Value[4]
Instruction_20_16_ID_EX[0] <= register5bits_affichage:PIPE_Rt.o_Value[0]
Instruction_20_16_ID_EX[1] <= register5bits_affichage:PIPE_Rt.o_Value[1]
Instruction_20_16_ID_EX[2] <= register5bits_affichage:PIPE_Rt.o_Value[2]
Instruction_20_16_ID_EX[3] <= register5bits_affichage:PIPE_Rt.o_Value[3]
Instruction_20_16_ID_EX[4] <= register5bits_affichage:PIPE_Rt.o_Value[4]
Instruction_15_11_ID_EX[0] <= register5bits_affichage:PIPE_Rd.o_Value[0]
Instruction_15_11_ID_EX[1] <= register5bits_affichage:PIPE_Rd.o_Value[1]
Instruction_15_11_ID_EX[2] <= register5bits_affichage:PIPE_Rd.o_Value[2]
Instruction_15_11_ID_EX[3] <= register5bits_affichage:PIPE_Rd.o_Value[3]
Instruction_15_11_ID_EX[4] <= register5bits_affichage:PIPE_Rd.o_Value[4]
Instruction_31_0_ID_EX[0] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[0]
Instruction_31_0_ID_EX[1] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[1]
Instruction_31_0_ID_EX[2] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[2]
Instruction_31_0_ID_EX[3] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[3]
Instruction_31_0_ID_EX[4] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[4]
Instruction_31_0_ID_EX[5] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[5]
Instruction_31_0_ID_EX[6] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[6]
Instruction_31_0_ID_EX[7] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[7]
Instruction_31_0_ID_EX[8] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[8]
Instruction_31_0_ID_EX[9] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[9]
Instruction_31_0_ID_EX[10] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[10]
Instruction_31_0_ID_EX[11] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[11]
Instruction_31_0_ID_EX[12] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[12]
Instruction_31_0_ID_EX[13] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[13]
Instruction_31_0_ID_EX[14] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[14]
Instruction_31_0_ID_EX[15] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[15]
Instruction_31_0_ID_EX[16] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[0]
Instruction_31_0_ID_EX[17] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[1]
Instruction_31_0_ID_EX[18] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[2]
Instruction_31_0_ID_EX[19] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[3]
Instruction_31_0_ID_EX[20] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[4]
Instruction_31_0_ID_EX[21] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[5]
Instruction_31_0_ID_EX[22] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[6]
Instruction_31_0_ID_EX[23] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[7]
Instruction_31_0_ID_EX[24] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[8]
Instruction_31_0_ID_EX[25] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[9]
Instruction_31_0_ID_EX[26] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[10]
Instruction_31_0_ID_EX[27] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[11]
Instruction_31_0_ID_EX[28] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[12]
Instruction_31_0_ID_EX[29] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[13]
Instruction_31_0_ID_EX[30] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[14]
Instruction_31_0_ID_EX[31] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[15]


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_ALU_SRC
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_REG_DST
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_MEM_TO_REG
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_REG_WRITE
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_MEM_READ
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_MEM_WRITE
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_BRANCH
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_ALU_OP_1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_ALU_OP_0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|enARdFF_2:PIPE_JUMP
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_1|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_read_data_2|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register8bits_affichage:PIPE_sign_extended|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rs
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rs|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rs|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rs|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rs|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rs|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rt
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rt|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rt|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rt|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rt|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rt|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rd
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rd|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rd|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rd|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rd|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register5bits_affichage:PIPE_Rd|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16
i_resetBar => enARdFF_2:bit15.i_resetBar
i_resetBar => enARdFF_2:bit14.i_resetBar
i_resetBar => enARdFF_2:bit13.i_resetBar
i_resetBar => enARdFF_2:bit12.i_resetBar
i_resetBar => enARdFF_2:bit11.i_resetBar
i_resetBar => enARdFF_2:bit10.i_resetBar
i_resetBar => enARdFF_2:bit9.i_resetBar
i_resetBar => enARdFF_2:bit8.i_resetBar
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit15.i_enable
i_load => enARdFF_2:bit14.i_enable
i_load => enARdFF_2:bit13.i_enable
i_load => enARdFF_2:bit12.i_enable
i_load => enARdFF_2:bit11.i_enable
i_load => enARdFF_2:bit10.i_enable
i_load => enARdFF_2:bit9.i_enable
i_load => enARdFF_2:bit8.i_enable
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit15.i_clock
i_clock => enARdFF_2:bit14.i_clock
i_clock => enARdFF_2:bit13.i_clock
i_clock => enARdFF_2:bit12.i_clock
i_clock => enARdFF_2:bit11.i_clock
i_clock => enARdFF_2:bit10.i_clock
i_clock => enARdFF_2:bit9.i_clock
i_clock => enARdFF_2:bit8.i_clock
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
i_Value[8] => enARdFF_2:bit8.i_d
i_Value[9] => enARdFF_2:bit9.i_d
i_Value[10] => enARdFF_2:bit10.i_d
i_Value[11] => enARdFF_2:bit11.i_d
i_Value[12] => enARdFF_2:bit12.i_d
i_Value[13] => enARdFF_2:bit13.i_d
i_Value[14] => enARdFF_2:bit14.i_d
i_Value[15] => enARdFF_2:bit15.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q
o_Value[8] <= enARdFF_2:bit8.o_q
o_Value[9] <= enARdFF_2:bit9.o_q
o_Value[10] <= enARdFF_2:bit10.o_q
o_Value[11] <= enARdFF_2:bit11.o_q
o_Value[12] <= enARdFF_2:bit12.o_q
o_Value[13] <= enARdFF_2:bit13.o_q
o_Value[14] <= enARdFF_2:bit14.o_q
o_Value[15] <= enARdFF_2:bit15.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit15
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit14
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit13
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit12
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit11
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit10
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit9
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit8
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0
i_resetBar => enARdFF_2:bit15.i_resetBar
i_resetBar => enARdFF_2:bit14.i_resetBar
i_resetBar => enARdFF_2:bit13.i_resetBar
i_resetBar => enARdFF_2:bit12.i_resetBar
i_resetBar => enARdFF_2:bit11.i_resetBar
i_resetBar => enARdFF_2:bit10.i_resetBar
i_resetBar => enARdFF_2:bit9.i_resetBar
i_resetBar => enARdFF_2:bit8.i_resetBar
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit15.i_enable
i_load => enARdFF_2:bit14.i_enable
i_load => enARdFF_2:bit13.i_enable
i_load => enARdFF_2:bit12.i_enable
i_load => enARdFF_2:bit11.i_enable
i_load => enARdFF_2:bit10.i_enable
i_load => enARdFF_2:bit9.i_enable
i_load => enARdFF_2:bit8.i_enable
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit15.i_clock
i_clock => enARdFF_2:bit14.i_clock
i_clock => enARdFF_2:bit13.i_clock
i_clock => enARdFF_2:bit12.i_clock
i_clock => enARdFF_2:bit11.i_clock
i_clock => enARdFF_2:bit10.i_clock
i_clock => enARdFF_2:bit9.i_clock
i_clock => enARdFF_2:bit8.i_clock
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
i_Value[8] => enARdFF_2:bit8.i_d
i_Value[9] => enARdFF_2:bit9.i_d
i_Value[10] => enARdFF_2:bit10.i_d
i_Value[11] => enARdFF_2:bit11.i_d
i_Value[12] => enARdFF_2:bit12.i_d
i_Value[13] => enARdFF_2:bit13.i_d
i_Value[14] => enARdFF_2:bit14.i_d
i_Value[15] => enARdFF_2:bit15.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q
o_Value[8] <= enARdFF_2:bit8.o_q
o_Value[9] <= enARdFF_2:bit9.o_q
o_Value[10] <= enARdFF_2:bit10.o_q
o_Value[11] <= enARdFF_2:bit11.o_q
o_Value[12] <= enARdFF_2:bit12.o_q
o_Value[13] <= enARdFF_2:bit13.o_q
o_Value[14] <= enARdFF_2:bit14.o_q
o_Value[15] <= enARdFF_2:bit15.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit15
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit14
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit13
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit12
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit11
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit10
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit9
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit8
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_ID_EX:inst33|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11
RegDst => mux_2_1bit:mux_reg_dst.a1
ALUSRC => mux_2_1bit:mux_alu_src.a1
MemtoReg => mux_2_1bit:mux_mem_to_reg.a1
RegWrite => mux_2_1bit:mux_reg_write.a1
MemRead => mux_2_1bit:mux_mem_read.a1
MemWrite => mux_2_1bit:mux_mem_write.a1
Branch => mux_2_1bit:mux_branch.a1
AluOp1 => mux_2_1bit:mux_alu_op1.a1
AluOp0 => mux_2_1bit:mux_alu_op0.a1
Jump => mux_2_1bit:mux_jump.a1
sel_big_mux => mux_2_1bit:mux_reg_dst.sel
sel_big_mux => mux_2_1bit:mux_alu_src.sel
sel_big_mux => mux_2_1bit:mux_mem_to_reg.sel
sel_big_mux => mux_2_1bit:mux_reg_write.sel
sel_big_mux => mux_2_1bit:mux_mem_read.sel
sel_big_mux => mux_2_1bit:mux_mem_write.sel
sel_big_mux => mux_2_1bit:mux_branch.sel
sel_big_mux => mux_2_1bit:mux_alu_op1.sel
sel_big_mux => mux_2_1bit:mux_alu_op0.sel
sel_big_mux => mux_2_1bit:mux_jump.sel
REG_DST_OUT <= mux_2_1bit:mux_reg_dst.b
ALU_SRC_OUT <= mux_2_1bit:mux_alu_src.b
MEM_TO_REG_OUT <= mux_2_1bit:mux_mem_to_reg.b
REG_WRITE_OUT <= mux_2_1bit:mux_reg_write.b
MEM_READ_OUT <= mux_2_1bit:mux_mem_read.b
MEM_WRITE_OUT <= mux_2_1bit:mux_mem_write.b
BRANCH_OUT <= mux_2_1bit:mux_branch.b
ALU_OP1_OUT <= mux_2_1bit:mux_alu_op1.b
ALU_OP0_OUT <= mux_2_1bit:mux_alu_op0.b
JUMP_OUT <= mux_2_1bit:mux_jump.b


|Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11|mux_2_1bit:mux_reg_dst
a1 => b.DATAB
a2 => b.DATAA
sel => b.OUTPUTSELECT
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11|mux_2_1bit:mux_alu_src
a1 => b.DATAB
a2 => b.DATAA
sel => b.OUTPUTSELECT
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11|mux_2_1bit:mux_mem_to_reg
a1 => b.DATAB
a2 => b.DATAA
sel => b.OUTPUTSELECT
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11|mux_2_1bit:mux_reg_write
a1 => b.DATAB
a2 => b.DATAA
sel => b.OUTPUTSELECT
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11|mux_2_1bit:mux_mem_read
a1 => b.DATAB
a2 => b.DATAA
sel => b.OUTPUTSELECT
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11|mux_2_1bit:mux_mem_write
a1 => b.DATAB
a2 => b.DATAA
sel => b.OUTPUTSELECT
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11|mux_2_1bit:mux_branch
a1 => b.DATAB
a2 => b.DATAA
sel => b.OUTPUTSELECT
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11|mux_2_1bit:mux_alu_op1
a1 => b.DATAB
a2 => b.DATAA
sel => b.OUTPUTSELECT
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11|mux_2_1bit:mux_alu_op0
a1 => b.DATAB
a2 => b.DATAA
sel => b.OUTPUTSELECT
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|BIG_MUX:inst11|mux_2_1bit:mux_jump
a1 => b.DATAB
a2 => b.DATAA
sel => b.OUTPUTSELECT
b <= b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|CONTROL_UNIT:inst6
opcode[0] => opcode_lw.IN1
opcode[0] => opcode_sw.IN1
opcode[0] => opcode_arithmetique.IN1
opcode[0] => opcode_beq.IN1
opcode[0] => opcode_jump.IN1
opcode[1] => opcode_lw.IN1
opcode[1] => opcode_sw.IN1
opcode[1] => opcode_jump.IN1
opcode[1] => opcode_arithmetique.IN1
opcode[1] => opcode_beq.IN1
opcode[2] => opcode_beq.IN1
opcode[2] => opcode_arithmetique.IN1
opcode[2] => opcode_lw.IN1
opcode[2] => opcode_sw.IN1
opcode[3] => opcode_sw.IN1
opcode[3] => opcode_arithmetique.IN1
opcode[3] => opcode_lw.IN1
opcode[4] => opcode_arithmetique.IN0
opcode[4] => opcode_lw.IN0
opcode[5] => opcode_lw.IN1
opcode[5] => opcode_arithmetique.IN1
RegDst <= opcode_arithmetique.DB_MAX_OUTPUT_PORT_TYPE
ALUSRC <= ALUSRC.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= opcode_lw.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= opcode_lw.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= opcode_sw.DB_MAX_OUTPUT_PORT_TYPE
Branch <= opcode_beq.DB_MAX_OUTPUT_PORT_TYPE
AluOp1 <= opcode_arithmetique.DB_MAX_OUTPUT_PORT_TYPE
AluOp0 <= opcode_beq.DB_MAX_OUTPUT_PORT_TYPE
Jump <= opcode_jump.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2
clock => register8bits_affichage_with_clear:IF_ID_PC.i_clock
clock => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_clock
clock => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_clock
reset_bar => register8bits_affichage_with_clear:IF_ID_PC.i_resetBar
reset_bar => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_resetBar
reset_bar => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_resetBar
flush => register8bits_affichage_with_clear:IF_ID_PC.i_clear
flush => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_clear
flush => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_clear
IF_ID_WRITE => register8bits_affichage_with_clear:IF_ID_PC.i_load
IF_ID_WRITE => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_load
IF_ID_WRITE => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_load
PC_plus_1[0] => register8bits_affichage_with_clear:IF_ID_PC.i_Value[0]
PC_plus_1[1] => register8bits_affichage_with_clear:IF_ID_PC.i_Value[1]
PC_plus_1[2] => register8bits_affichage_with_clear:IF_ID_PC.i_Value[2]
PC_plus_1[3] => register8bits_affichage_with_clear:IF_ID_PC.i_Value[3]
PC_plus_1[4] => register8bits_affichage_with_clear:IF_ID_PC.i_Value[4]
PC_plus_1[5] => register8bits_affichage_with_clear:IF_ID_PC.i_Value[5]
PC_plus_1[6] => register8bits_affichage_with_clear:IF_ID_PC.i_Value[6]
PC_plus_1[7] => register8bits_affichage_with_clear:IF_ID_PC.i_Value[7]
Instruction[0] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[0]
Instruction[1] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[1]
Instruction[2] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[2]
Instruction[3] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[3]
Instruction[4] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[4]
Instruction[5] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[5]
Instruction[6] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[6]
Instruction[7] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[7]
Instruction[8] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[8]
Instruction[9] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[9]
Instruction[10] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[10]
Instruction[11] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[11]
Instruction[12] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[12]
Instruction[13] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[13]
Instruction[14] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[14]
Instruction[15] => register16bits_affichage_with_clear:IF_ID_Instruction_15_0.i_Value[15]
Instruction[16] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[0]
Instruction[17] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[1]
Instruction[18] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[2]
Instruction[19] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[3]
Instruction[20] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[4]
Instruction[21] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[5]
Instruction[22] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[6]
Instruction[23] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[7]
Instruction[24] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[8]
Instruction[25] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[9]
Instruction[26] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[10]
Instruction[27] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[11]
Instruction[28] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[12]
Instruction[29] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[13]
Instruction[30] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[14]
Instruction[31] => register16bits_affichage_with_clear:IF_ID_Instruction_31_16.i_Value[15]
PC_plus_1_out[0] <= register8bits_affichage_with_clear:IF_ID_PC.o_Value[0]
PC_plus_1_out[1] <= register8bits_affichage_with_clear:IF_ID_PC.o_Value[1]
PC_plus_1_out[2] <= register8bits_affichage_with_clear:IF_ID_PC.o_Value[2]
PC_plus_1_out[3] <= register8bits_affichage_with_clear:IF_ID_PC.o_Value[3]
PC_plus_1_out[4] <= register8bits_affichage_with_clear:IF_ID_PC.o_Value[4]
PC_plus_1_out[5] <= register8bits_affichage_with_clear:IF_ID_PC.o_Value[5]
PC_plus_1_out[6] <= register8bits_affichage_with_clear:IF_ID_PC.o_Value[6]
PC_plus_1_out[7] <= register8bits_affichage_with_clear:IF_ID_PC.o_Value[7]
Instruction_out[0] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[0]
Instruction_out[1] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[1]
Instruction_out[2] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[2]
Instruction_out[3] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[3]
Instruction_out[4] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[4]
Instruction_out[5] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[5]
Instruction_out[6] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[6]
Instruction_out[7] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[7]
Instruction_out[8] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[8]
Instruction_out[9] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[9]
Instruction_out[10] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[10]
Instruction_out[11] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[11]
Instruction_out[12] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[12]
Instruction_out[13] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[13]
Instruction_out[14] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[14]
Instruction_out[15] <= register16bits_affichage_with_clear:IF_ID_Instruction_15_0.o_Value[15]
Instruction_out[16] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[0]
Instruction_out[17] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[1]
Instruction_out[18] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[2]
Instruction_out[19] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[3]
Instruction_out[20] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[4]
Instruction_out[21] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[5]
Instruction_out[22] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[6]
Instruction_out[23] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[7]
Instruction_out[24] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[8]
Instruction_out[25] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[9]
Instruction_out[26] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[10]
Instruction_out[27] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[11]
Instruction_out[28] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[12]
Instruction_out[29] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[13]
Instruction_out[30] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[14]
Instruction_out[31] <= register16bits_affichage_with_clear:IF_ID_Instruction_31_16.o_Value[15]


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC
i_resetBar => enARdFF_2_with_clear:bit7.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit6.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit5.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit4.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit3.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit2.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit1.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit0.i_resetBar
i_load => enARdFF_2_with_clear:bit7.i_enable
i_load => enARdFF_2_with_clear:bit6.i_enable
i_load => enARdFF_2_with_clear:bit5.i_enable
i_load => enARdFF_2_with_clear:bit4.i_enable
i_load => enARdFF_2_with_clear:bit3.i_enable
i_load => enARdFF_2_with_clear:bit2.i_enable
i_load => enARdFF_2_with_clear:bit1.i_enable
i_load => enARdFF_2_with_clear:bit0.i_enable
i_clear => enARdFF_2_with_clear:bit7.clear
i_clear => enARdFF_2_with_clear:bit6.clear
i_clear => enARdFF_2_with_clear:bit5.clear
i_clear => enARdFF_2_with_clear:bit4.clear
i_clear => enARdFF_2_with_clear:bit3.clear
i_clear => enARdFF_2_with_clear:bit2.clear
i_clear => enARdFF_2_with_clear:bit1.clear
i_clear => enARdFF_2_with_clear:bit0.clear
i_clock => enARdFF_2_with_clear:bit7.i_clock
i_clock => enARdFF_2_with_clear:bit6.i_clock
i_clock => enARdFF_2_with_clear:bit5.i_clock
i_clock => enARdFF_2_with_clear:bit4.i_clock
i_clock => enARdFF_2_with_clear:bit3.i_clock
i_clock => enARdFF_2_with_clear:bit2.i_clock
i_clock => enARdFF_2_with_clear:bit1.i_clock
i_clock => enARdFF_2_with_clear:bit0.i_clock
i_Value[0] => enARdFF_2_with_clear:bit0.i_d
i_Value[1] => enARdFF_2_with_clear:bit1.i_d
i_Value[2] => enARdFF_2_with_clear:bit2.i_d
i_Value[3] => enARdFF_2_with_clear:bit3.i_d
i_Value[4] => enARdFF_2_with_clear:bit4.i_d
i_Value[5] => enARdFF_2_with_clear:bit5.i_d
i_Value[6] => enARdFF_2_with_clear:bit6.i_d
i_Value[7] => enARdFF_2_with_clear:bit7.i_d
o_Value[0] <= enARdFF_2_with_clear:bit0.o_q
o_Value[1] <= enARdFF_2_with_clear:bit1.o_q
o_Value[2] <= enARdFF_2_with_clear:bit2.o_q
o_Value[3] <= enARdFF_2_with_clear:bit3.o_q
o_Value[4] <= enARdFF_2_with_clear:bit4.o_q
o_Value[5] <= enARdFF_2_with_clear:bit5.o_q
o_Value[6] <= enARdFF_2_with_clear:bit6.o_q
o_Value[7] <= enARdFF_2_with_clear:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit7
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit6
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit5
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit4
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit3
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit2
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit1
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register8bits_affichage_with_clear:IF_ID_PC|enARdFF_2_with_clear:bit0
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16
i_resetBar => enARdFF_2_with_clear:bit15.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit14.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit13.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit12.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit11.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit10.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit9.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit8.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit7.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit6.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit5.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit4.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit3.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit2.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit1.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit0.i_resetBar
i_load => enARdFF_2_with_clear:bit15.i_enable
i_load => enARdFF_2_with_clear:bit14.i_enable
i_load => enARdFF_2_with_clear:bit13.i_enable
i_load => enARdFF_2_with_clear:bit12.i_enable
i_load => enARdFF_2_with_clear:bit11.i_enable
i_load => enARdFF_2_with_clear:bit10.i_enable
i_load => enARdFF_2_with_clear:bit9.i_enable
i_load => enARdFF_2_with_clear:bit8.i_enable
i_load => enARdFF_2_with_clear:bit7.i_enable
i_load => enARdFF_2_with_clear:bit6.i_enable
i_load => enARdFF_2_with_clear:bit5.i_enable
i_load => enARdFF_2_with_clear:bit4.i_enable
i_load => enARdFF_2_with_clear:bit3.i_enable
i_load => enARdFF_2_with_clear:bit2.i_enable
i_load => enARdFF_2_with_clear:bit1.i_enable
i_load => enARdFF_2_with_clear:bit0.i_enable
i_clear => enARdFF_2_with_clear:bit15.clear
i_clear => enARdFF_2_with_clear:bit14.clear
i_clear => enARdFF_2_with_clear:bit13.clear
i_clear => enARdFF_2_with_clear:bit12.clear
i_clear => enARdFF_2_with_clear:bit11.clear
i_clear => enARdFF_2_with_clear:bit10.clear
i_clear => enARdFF_2_with_clear:bit9.clear
i_clear => enARdFF_2_with_clear:bit8.clear
i_clear => enARdFF_2_with_clear:bit7.clear
i_clear => enARdFF_2_with_clear:bit6.clear
i_clear => enARdFF_2_with_clear:bit5.clear
i_clear => enARdFF_2_with_clear:bit4.clear
i_clear => enARdFF_2_with_clear:bit3.clear
i_clear => enARdFF_2_with_clear:bit2.clear
i_clear => enARdFF_2_with_clear:bit1.clear
i_clear => enARdFF_2_with_clear:bit0.clear
i_clock => enARdFF_2_with_clear:bit15.i_clock
i_clock => enARdFF_2_with_clear:bit14.i_clock
i_clock => enARdFF_2_with_clear:bit13.i_clock
i_clock => enARdFF_2_with_clear:bit12.i_clock
i_clock => enARdFF_2_with_clear:bit11.i_clock
i_clock => enARdFF_2_with_clear:bit10.i_clock
i_clock => enARdFF_2_with_clear:bit9.i_clock
i_clock => enARdFF_2_with_clear:bit8.i_clock
i_clock => enARdFF_2_with_clear:bit7.i_clock
i_clock => enARdFF_2_with_clear:bit6.i_clock
i_clock => enARdFF_2_with_clear:bit5.i_clock
i_clock => enARdFF_2_with_clear:bit4.i_clock
i_clock => enARdFF_2_with_clear:bit3.i_clock
i_clock => enARdFF_2_with_clear:bit2.i_clock
i_clock => enARdFF_2_with_clear:bit1.i_clock
i_clock => enARdFF_2_with_clear:bit0.i_clock
i_Value[0] => enARdFF_2_with_clear:bit0.i_d
i_Value[1] => enARdFF_2_with_clear:bit1.i_d
i_Value[2] => enARdFF_2_with_clear:bit2.i_d
i_Value[3] => enARdFF_2_with_clear:bit3.i_d
i_Value[4] => enARdFF_2_with_clear:bit4.i_d
i_Value[5] => enARdFF_2_with_clear:bit5.i_d
i_Value[6] => enARdFF_2_with_clear:bit6.i_d
i_Value[7] => enARdFF_2_with_clear:bit7.i_d
i_Value[8] => enARdFF_2_with_clear:bit8.i_d
i_Value[9] => enARdFF_2_with_clear:bit9.i_d
i_Value[10] => enARdFF_2_with_clear:bit10.i_d
i_Value[11] => enARdFF_2_with_clear:bit11.i_d
i_Value[12] => enARdFF_2_with_clear:bit12.i_d
i_Value[13] => enARdFF_2_with_clear:bit13.i_d
i_Value[14] => enARdFF_2_with_clear:bit14.i_d
i_Value[15] => enARdFF_2_with_clear:bit15.i_d
o_Value[0] <= enARdFF_2_with_clear:bit0.o_q
o_Value[1] <= enARdFF_2_with_clear:bit1.o_q
o_Value[2] <= enARdFF_2_with_clear:bit2.o_q
o_Value[3] <= enARdFF_2_with_clear:bit3.o_q
o_Value[4] <= enARdFF_2_with_clear:bit4.o_q
o_Value[5] <= enARdFF_2_with_clear:bit5.o_q
o_Value[6] <= enARdFF_2_with_clear:bit6.o_q
o_Value[7] <= enARdFF_2_with_clear:bit7.o_q
o_Value[8] <= enARdFF_2_with_clear:bit8.o_q
o_Value[9] <= enARdFF_2_with_clear:bit9.o_q
o_Value[10] <= enARdFF_2_with_clear:bit10.o_q
o_Value[11] <= enARdFF_2_with_clear:bit11.o_q
o_Value[12] <= enARdFF_2_with_clear:bit12.o_q
o_Value[13] <= enARdFF_2_with_clear:bit13.o_q
o_Value[14] <= enARdFF_2_with_clear:bit14.o_q
o_Value[15] <= enARdFF_2_with_clear:bit15.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit15
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit14
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit13
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit12
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit11
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit10
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit9
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit8
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit7
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit6
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit5
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit4
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit3
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit2
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit1
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_31_16|enARdFF_2_with_clear:bit0
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0
i_resetBar => enARdFF_2_with_clear:bit15.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit14.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit13.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit12.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit11.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit10.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit9.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit8.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit7.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit6.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit5.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit4.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit3.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit2.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit1.i_resetBar
i_resetBar => enARdFF_2_with_clear:bit0.i_resetBar
i_load => enARdFF_2_with_clear:bit15.i_enable
i_load => enARdFF_2_with_clear:bit14.i_enable
i_load => enARdFF_2_with_clear:bit13.i_enable
i_load => enARdFF_2_with_clear:bit12.i_enable
i_load => enARdFF_2_with_clear:bit11.i_enable
i_load => enARdFF_2_with_clear:bit10.i_enable
i_load => enARdFF_2_with_clear:bit9.i_enable
i_load => enARdFF_2_with_clear:bit8.i_enable
i_load => enARdFF_2_with_clear:bit7.i_enable
i_load => enARdFF_2_with_clear:bit6.i_enable
i_load => enARdFF_2_with_clear:bit5.i_enable
i_load => enARdFF_2_with_clear:bit4.i_enable
i_load => enARdFF_2_with_clear:bit3.i_enable
i_load => enARdFF_2_with_clear:bit2.i_enable
i_load => enARdFF_2_with_clear:bit1.i_enable
i_load => enARdFF_2_with_clear:bit0.i_enable
i_clear => enARdFF_2_with_clear:bit15.clear
i_clear => enARdFF_2_with_clear:bit14.clear
i_clear => enARdFF_2_with_clear:bit13.clear
i_clear => enARdFF_2_with_clear:bit12.clear
i_clear => enARdFF_2_with_clear:bit11.clear
i_clear => enARdFF_2_with_clear:bit10.clear
i_clear => enARdFF_2_with_clear:bit9.clear
i_clear => enARdFF_2_with_clear:bit8.clear
i_clear => enARdFF_2_with_clear:bit7.clear
i_clear => enARdFF_2_with_clear:bit6.clear
i_clear => enARdFF_2_with_clear:bit5.clear
i_clear => enARdFF_2_with_clear:bit4.clear
i_clear => enARdFF_2_with_clear:bit3.clear
i_clear => enARdFF_2_with_clear:bit2.clear
i_clear => enARdFF_2_with_clear:bit1.clear
i_clear => enARdFF_2_with_clear:bit0.clear
i_clock => enARdFF_2_with_clear:bit15.i_clock
i_clock => enARdFF_2_with_clear:bit14.i_clock
i_clock => enARdFF_2_with_clear:bit13.i_clock
i_clock => enARdFF_2_with_clear:bit12.i_clock
i_clock => enARdFF_2_with_clear:bit11.i_clock
i_clock => enARdFF_2_with_clear:bit10.i_clock
i_clock => enARdFF_2_with_clear:bit9.i_clock
i_clock => enARdFF_2_with_clear:bit8.i_clock
i_clock => enARdFF_2_with_clear:bit7.i_clock
i_clock => enARdFF_2_with_clear:bit6.i_clock
i_clock => enARdFF_2_with_clear:bit5.i_clock
i_clock => enARdFF_2_with_clear:bit4.i_clock
i_clock => enARdFF_2_with_clear:bit3.i_clock
i_clock => enARdFF_2_with_clear:bit2.i_clock
i_clock => enARdFF_2_with_clear:bit1.i_clock
i_clock => enARdFF_2_with_clear:bit0.i_clock
i_Value[0] => enARdFF_2_with_clear:bit0.i_d
i_Value[1] => enARdFF_2_with_clear:bit1.i_d
i_Value[2] => enARdFF_2_with_clear:bit2.i_d
i_Value[3] => enARdFF_2_with_clear:bit3.i_d
i_Value[4] => enARdFF_2_with_clear:bit4.i_d
i_Value[5] => enARdFF_2_with_clear:bit5.i_d
i_Value[6] => enARdFF_2_with_clear:bit6.i_d
i_Value[7] => enARdFF_2_with_clear:bit7.i_d
i_Value[8] => enARdFF_2_with_clear:bit8.i_d
i_Value[9] => enARdFF_2_with_clear:bit9.i_d
i_Value[10] => enARdFF_2_with_clear:bit10.i_d
i_Value[11] => enARdFF_2_with_clear:bit11.i_d
i_Value[12] => enARdFF_2_with_clear:bit12.i_d
i_Value[13] => enARdFF_2_with_clear:bit13.i_d
i_Value[14] => enARdFF_2_with_clear:bit14.i_d
i_Value[15] => enARdFF_2_with_clear:bit15.i_d
o_Value[0] <= enARdFF_2_with_clear:bit0.o_q
o_Value[1] <= enARdFF_2_with_clear:bit1.o_q
o_Value[2] <= enARdFF_2_with_clear:bit2.o_q
o_Value[3] <= enARdFF_2_with_clear:bit3.o_q
o_Value[4] <= enARdFF_2_with_clear:bit4.o_q
o_Value[5] <= enARdFF_2_with_clear:bit5.o_q
o_Value[6] <= enARdFF_2_with_clear:bit6.o_q
o_Value[7] <= enARdFF_2_with_clear:bit7.o_q
o_Value[8] <= enARdFF_2_with_clear:bit8.o_q
o_Value[9] <= enARdFF_2_with_clear:bit9.o_q
o_Value[10] <= enARdFF_2_with_clear:bit10.o_q
o_Value[11] <= enARdFF_2_with_clear:bit11.o_q
o_Value[12] <= enARdFF_2_with_clear:bit12.o_q
o_Value[13] <= enARdFF_2_with_clear:bit13.o_q
o_Value[14] <= enARdFF_2_with_clear:bit14.o_q
o_Value[15] <= enARdFF_2_with_clear:bit15.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit15
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit14
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit13
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit12
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit11
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit10
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit9
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit8
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit7
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit6
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit5
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit4
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit3
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit2
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit1
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_IF_ID:inst2|register16bits_affichage_with_clear:IF_ID_Instruction_15_0|enARdFF_2_with_clear:bit0
i_resetBar => int_q.ACLR
clear => int_q.OUTPUTSELECT
i_d => int_q.DATAB
i_enable => int_q.OUTPUTSELECT
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13
int_a[0] => one_bit_comparator_eq:bit_a0_eq_b0.a
int_a[0] => one_bit_comparator_sup:bit_b0_sup_a0.a
int_a[1] => one_bit_comparator_eq:bit_a1_eq_b1.a
int_a[1] => one_bit_comparator_sup:bit_b1_sup_a1.a
int_a[2] => one_bit_comparator_eq:bit_a2_eq_b2.a
int_a[2] => one_bit_comparator_sup:bit_b2_sup_a2.a
int_a[3] => one_bit_comparator_eq:bit_a3_eq_b3.a
int_a[3] => one_bit_comparator_sup:bit_b3_sup_a3.a
int_a[4] => one_bit_comparator_eq:bit_a4_eq_b4.a
int_a[4] => one_bit_comparator_sup:bit_b4_sup_a4.a
int_a[5] => one_bit_comparator_eq:bit_a5_eq_b5.a
int_a[5] => one_bit_comparator_sup:bit_b5_sup_a5.a
int_a[6] => one_bit_comparator_eq:bit_a6_eq_b6.a
int_a[6] => one_bit_comparator_sup:bit_b6_sup_a6.a
int_a[7] => one_bit_comparator_eq:bit_a7_eq_b7.a
int_a[7] => one_bit_comparator_sup:bit_b7_sup_a7.a
int_b[0] => one_bit_comparator_eq:bit_a0_eq_b0.b
int_b[0] => one_bit_comparator_sup:bit_b0_sup_a0.b
int_b[1] => one_bit_comparator_eq:bit_a1_eq_b1.b
int_b[1] => one_bit_comparator_sup:bit_b1_sup_a1.b
int_b[2] => one_bit_comparator_eq:bit_a2_eq_b2.b
int_b[2] => one_bit_comparator_sup:bit_b2_sup_a2.b
int_b[3] => one_bit_comparator_eq:bit_a3_eq_b3.b
int_b[3] => one_bit_comparator_sup:bit_b3_sup_a3.b
int_b[4] => one_bit_comparator_eq:bit_a4_eq_b4.b
int_b[4] => one_bit_comparator_sup:bit_b4_sup_a4.b
int_b[5] => one_bit_comparator_eq:bit_a5_eq_b5.b
int_b[5] => one_bit_comparator_sup:bit_b5_sup_a5.b
int_b[6] => one_bit_comparator_eq:bit_a6_eq_b6.b
int_b[6] => one_bit_comparator_sup:bit_b6_sup_a6.b
int_b[7] => one_bit_comparator_eq:bit_a7_eq_b7.b
int_b[7] => one_bit_comparator_sup:bit_b7_sup_a7.b
out_a_sup_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_eq_b <= a_eq_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_inf_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_eq:bit_a7_eq_b7
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_eq:bit_a6_eq_b6
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_eq:bit_a5_eq_b5
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_eq:bit_a4_eq_b4
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_eq:bit_a3_eq_b3
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_eq:bit_a2_eq_b2
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_eq:bit_a1_eq_b1
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_eq:bit_a0_eq_b0
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_sup:bit_b7_sup_a7
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_sup:bit_b6_sup_a6
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_sup:bit_b5_sup_a5
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_sup:bit_b4_sup_a4
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_sup:bit_b3_sup_a3
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_sup:bit_b2_sup_a2
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_sup:bit_b1_sup_a1
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|eight_bit_comparator:inst13|one_bit_comparator_sup:bit_b0_sup_a0
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5
clock => register8bits_affichage:Registre_t0.i_clock
clock => register8bits_affichage:Registre_t1.i_clock
clock => register8bits_affichage:Registre_t2.i_clock
clock => register8bits_affichage:Registre_t3.i_clock
clock => register8bits_affichage:Registre_t4.i_clock
clock => register8bits_affichage:Registre_t5.i_clock
clock => register8bits_affichage:Registre_t6.i_clock
clock => register8bits_affichage:Registre_t7.i_clock
reset_bar => register8bits_affichage:Registre_t0.i_resetBar
reset_bar => register8bits_affichage:Registre_t1.i_resetBar
reset_bar => register8bits_affichage:Registre_t2.i_resetBar
reset_bar => register8bits_affichage:Registre_t3.i_resetBar
reset_bar => register8bits_affichage:Registre_t4.i_resetBar
reset_bar => register8bits_affichage:Registre_t5.i_resetBar
reset_bar => register8bits_affichage:Registre_t6.i_resetBar
reset_bar => register8bits_affichage:Registre_t7.i_resetBar
Reg_Write => comb.IN1
Reg_Write => comb.IN1
Reg_Write => comb.IN1
Reg_Write => comb.IN1
Reg_Write => comb.IN1
Reg_Write => comb.IN1
Reg_Write => comb.IN1
Reg_Write => comb.IN1
Read_Register_1[0] => mux_8_a_1_8bits:Mux_data_1.sel[0]
Read_Register_1[1] => mux_8_a_1_8bits:Mux_data_1.sel[1]
Read_Register_1[2] => mux_8_a_1_8bits:Mux_data_1.sel[2]
Read_Register_1[3] => ~NO_FANOUT~
Read_Register_1[4] => ~NO_FANOUT~
Read_Register_2[0] => mux_8_a_1_8bits:Mux_data_2.sel[0]
Read_Register_2[1] => mux_8_a_1_8bits:Mux_data_2.sel[1]
Read_Register_2[2] => mux_8_a_1_8bits:Mux_data_2.sel[2]
Read_Register_2[3] => ~NO_FANOUT~
Read_Register_2[4] => ~NO_FANOUT~
Write_Register[0] => DECODEUR_3_x_8:Decodeur.entree[0]
Write_Register[1] => DECODEUR_3_x_8:Decodeur.entree[1]
Write_Register[2] => DECODEUR_3_x_8:Decodeur.entree[2]
Write_Register[3] => ~NO_FANOUT~
Write_Register[4] => ~NO_FANOUT~
Write_Data[0] => register8bits_affichage:Registre_t0.i_Value[0]
Write_Data[0] => register8bits_affichage:Registre_t1.i_Value[0]
Write_Data[0] => register8bits_affichage:Registre_t2.i_Value[0]
Write_Data[0] => register8bits_affichage:Registre_t3.i_Value[0]
Write_Data[0] => register8bits_affichage:Registre_t4.i_Value[0]
Write_Data[0] => register8bits_affichage:Registre_t5.i_Value[0]
Write_Data[0] => register8bits_affichage:Registre_t6.i_Value[0]
Write_Data[0] => register8bits_affichage:Registre_t7.i_Value[0]
Write_Data[1] => register8bits_affichage:Registre_t0.i_Value[1]
Write_Data[1] => register8bits_affichage:Registre_t1.i_Value[1]
Write_Data[1] => register8bits_affichage:Registre_t2.i_Value[1]
Write_Data[1] => register8bits_affichage:Registre_t3.i_Value[1]
Write_Data[1] => register8bits_affichage:Registre_t4.i_Value[1]
Write_Data[1] => register8bits_affichage:Registre_t5.i_Value[1]
Write_Data[1] => register8bits_affichage:Registre_t6.i_Value[1]
Write_Data[1] => register8bits_affichage:Registre_t7.i_Value[1]
Write_Data[2] => register8bits_affichage:Registre_t0.i_Value[2]
Write_Data[2] => register8bits_affichage:Registre_t1.i_Value[2]
Write_Data[2] => register8bits_affichage:Registre_t2.i_Value[2]
Write_Data[2] => register8bits_affichage:Registre_t3.i_Value[2]
Write_Data[2] => register8bits_affichage:Registre_t4.i_Value[2]
Write_Data[2] => register8bits_affichage:Registre_t5.i_Value[2]
Write_Data[2] => register8bits_affichage:Registre_t6.i_Value[2]
Write_Data[2] => register8bits_affichage:Registre_t7.i_Value[2]
Write_Data[3] => register8bits_affichage:Registre_t0.i_Value[3]
Write_Data[3] => register8bits_affichage:Registre_t1.i_Value[3]
Write_Data[3] => register8bits_affichage:Registre_t2.i_Value[3]
Write_Data[3] => register8bits_affichage:Registre_t3.i_Value[3]
Write_Data[3] => register8bits_affichage:Registre_t4.i_Value[3]
Write_Data[3] => register8bits_affichage:Registre_t5.i_Value[3]
Write_Data[3] => register8bits_affichage:Registre_t6.i_Value[3]
Write_Data[3] => register8bits_affichage:Registre_t7.i_Value[3]
Write_Data[4] => register8bits_affichage:Registre_t0.i_Value[4]
Write_Data[4] => register8bits_affichage:Registre_t1.i_Value[4]
Write_Data[4] => register8bits_affichage:Registre_t2.i_Value[4]
Write_Data[4] => register8bits_affichage:Registre_t3.i_Value[4]
Write_Data[4] => register8bits_affichage:Registre_t4.i_Value[4]
Write_Data[4] => register8bits_affichage:Registre_t5.i_Value[4]
Write_Data[4] => register8bits_affichage:Registre_t6.i_Value[4]
Write_Data[4] => register8bits_affichage:Registre_t7.i_Value[4]
Write_Data[5] => register8bits_affichage:Registre_t0.i_Value[5]
Write_Data[5] => register8bits_affichage:Registre_t1.i_Value[5]
Write_Data[5] => register8bits_affichage:Registre_t2.i_Value[5]
Write_Data[5] => register8bits_affichage:Registre_t3.i_Value[5]
Write_Data[5] => register8bits_affichage:Registre_t4.i_Value[5]
Write_Data[5] => register8bits_affichage:Registre_t5.i_Value[5]
Write_Data[5] => register8bits_affichage:Registre_t6.i_Value[5]
Write_Data[5] => register8bits_affichage:Registre_t7.i_Value[5]
Write_Data[6] => register8bits_affichage:Registre_t0.i_Value[6]
Write_Data[6] => register8bits_affichage:Registre_t1.i_Value[6]
Write_Data[6] => register8bits_affichage:Registre_t2.i_Value[6]
Write_Data[6] => register8bits_affichage:Registre_t3.i_Value[6]
Write_Data[6] => register8bits_affichage:Registre_t4.i_Value[6]
Write_Data[6] => register8bits_affichage:Registre_t5.i_Value[6]
Write_Data[6] => register8bits_affichage:Registre_t6.i_Value[6]
Write_Data[6] => register8bits_affichage:Registre_t7.i_Value[6]
Write_Data[7] => register8bits_affichage:Registre_t0.i_Value[7]
Write_Data[7] => register8bits_affichage:Registre_t1.i_Value[7]
Write_Data[7] => register8bits_affichage:Registre_t2.i_Value[7]
Write_Data[7] => register8bits_affichage:Registre_t3.i_Value[7]
Write_Data[7] => register8bits_affichage:Registre_t4.i_Value[7]
Write_Data[7] => register8bits_affichage:Registre_t5.i_Value[7]
Write_Data[7] => register8bits_affichage:Registre_t6.i_Value[7]
Write_Data[7] => register8bits_affichage:Registre_t7.i_Value[7]
Data_1[0] <= mux_8_a_1_8bits:Mux_data_1.b[0]
Data_1[1] <= mux_8_a_1_8bits:Mux_data_1.b[1]
Data_1[2] <= mux_8_a_1_8bits:Mux_data_1.b[2]
Data_1[3] <= mux_8_a_1_8bits:Mux_data_1.b[3]
Data_1[4] <= mux_8_a_1_8bits:Mux_data_1.b[4]
Data_1[5] <= mux_8_a_1_8bits:Mux_data_1.b[5]
Data_1[6] <= mux_8_a_1_8bits:Mux_data_1.b[6]
Data_1[7] <= mux_8_a_1_8bits:Mux_data_1.b[7]
Data_2[0] <= mux_8_a_1_8bits:Mux_data_2.b[0]
Data_2[1] <= mux_8_a_1_8bits:Mux_data_2.b[1]
Data_2[2] <= mux_8_a_1_8bits:Mux_data_2.b[2]
Data_2[3] <= mux_8_a_1_8bits:Mux_data_2.b[3]
Data_2[4] <= mux_8_a_1_8bits:Mux_data_2.b[4]
Data_2[5] <= mux_8_a_1_8bits:Mux_data_2.b[5]
Data_2[6] <= mux_8_a_1_8bits:Mux_data_2.b[6]
Data_2[7] <= mux_8_a_1_8bits:Mux_data_2.b[7]


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|DECODEUR_3_x_8:Decodeur
entree[0] => sortie_1.IN1
entree[0] => sortie_3.IN1
entree[0] => sortie_5.IN1
entree[0] => sortie_7.IN1
entree[0] => sortie_0.IN1
entree[0] => sortie_2.IN1
entree[0] => sortie_4.IN1
entree[0] => sortie_6.IN1
entree[1] => sortie_2.IN0
entree[1] => sortie_6.IN0
entree[1] => sortie_0.IN0
entree[1] => sortie_4.IN0
entree[2] => sortie_4.IN1
entree[2] => sortie_6.IN1
entree[2] => sortie_0.IN1
entree[2] => sortie_2.IN1
sortie_0 <= sortie_0.DB_MAX_OUTPUT_PORT_TYPE
sortie_1 <= sortie_1.DB_MAX_OUTPUT_PORT_TYPE
sortie_2 <= sortie_2.DB_MAX_OUTPUT_PORT_TYPE
sortie_3 <= sortie_3.DB_MAX_OUTPUT_PORT_TYPE
sortie_4 <= sortie_4.DB_MAX_OUTPUT_PORT_TYPE
sortie_5 <= sortie_5.DB_MAX_OUTPUT_PORT_TYPE
sortie_6 <= sortie_6.DB_MAX_OUTPUT_PORT_TYPE
sortie_7 <= sortie_7.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t0|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t1|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t2|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t3|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t4|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t5|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t6|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|register8bits_affichage:Registre_t7|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|mux_8_a_1_8bits:Mux_data_1
a1[0] => Mux7.IN0
a1[1] => Mux6.IN0
a1[2] => Mux5.IN0
a1[3] => Mux4.IN0
a1[4] => Mux3.IN0
a1[5] => Mux2.IN0
a1[6] => Mux1.IN0
a1[7] => Mux0.IN0
a2[0] => Mux7.IN1
a2[1] => Mux6.IN1
a2[2] => Mux5.IN1
a2[3] => Mux4.IN1
a2[4] => Mux3.IN1
a2[5] => Mux2.IN1
a2[6] => Mux1.IN1
a2[7] => Mux0.IN1
a3[0] => Mux7.IN2
a3[1] => Mux6.IN2
a3[2] => Mux5.IN2
a3[3] => Mux4.IN2
a3[4] => Mux3.IN2
a3[5] => Mux2.IN2
a3[6] => Mux1.IN2
a3[7] => Mux0.IN2
a4[0] => Mux7.IN3
a4[1] => Mux6.IN3
a4[2] => Mux5.IN3
a4[3] => Mux4.IN3
a4[4] => Mux3.IN3
a4[5] => Mux2.IN3
a4[6] => Mux1.IN3
a4[7] => Mux0.IN3
a5[0] => Mux7.IN4
a5[1] => Mux6.IN4
a5[2] => Mux5.IN4
a5[3] => Mux4.IN4
a5[4] => Mux3.IN4
a5[5] => Mux2.IN4
a5[6] => Mux1.IN4
a5[7] => Mux0.IN4
a6[0] => Mux7.IN5
a6[1] => Mux6.IN5
a6[2] => Mux5.IN5
a6[3] => Mux4.IN5
a6[4] => Mux3.IN5
a6[5] => Mux2.IN5
a6[6] => Mux1.IN5
a6[7] => Mux0.IN5
a7[0] => Mux7.IN6
a7[1] => Mux6.IN6
a7[2] => Mux5.IN6
a7[3] => Mux4.IN6
a7[4] => Mux3.IN6
a7[5] => Mux2.IN6
a7[6] => Mux1.IN6
a7[7] => Mux0.IN6
a8[0] => Mux7.IN7
a8[1] => Mux6.IN7
a8[2] => Mux5.IN7
a8[3] => Mux4.IN7
a8[4] => Mux3.IN7
a8[5] => Mux2.IN7
a8[6] => Mux1.IN7
a8[7] => Mux0.IN7
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
b[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|REGISTER_FILE:inst5|mux_8_a_1_8bits:Mux_data_2
a1[0] => Mux7.IN0
a1[1] => Mux6.IN0
a1[2] => Mux5.IN0
a1[3] => Mux4.IN0
a1[4] => Mux3.IN0
a1[5] => Mux2.IN0
a1[6] => Mux1.IN0
a1[7] => Mux0.IN0
a2[0] => Mux7.IN1
a2[1] => Mux6.IN1
a2[2] => Mux5.IN1
a2[3] => Mux4.IN1
a2[4] => Mux3.IN1
a2[5] => Mux2.IN1
a2[6] => Mux1.IN1
a2[7] => Mux0.IN1
a3[0] => Mux7.IN2
a3[1] => Mux6.IN2
a3[2] => Mux5.IN2
a3[3] => Mux4.IN2
a3[4] => Mux3.IN2
a3[5] => Mux2.IN2
a3[6] => Mux1.IN2
a3[7] => Mux0.IN2
a4[0] => Mux7.IN3
a4[1] => Mux6.IN3
a4[2] => Mux5.IN3
a4[3] => Mux4.IN3
a4[4] => Mux3.IN3
a4[5] => Mux2.IN3
a4[6] => Mux1.IN3
a4[7] => Mux0.IN3
a5[0] => Mux7.IN4
a5[1] => Mux6.IN4
a5[2] => Mux5.IN4
a5[3] => Mux4.IN4
a5[4] => Mux3.IN4
a5[5] => Mux2.IN4
a5[6] => Mux1.IN4
a5[7] => Mux0.IN4
a6[0] => Mux7.IN5
a6[1] => Mux6.IN5
a6[2] => Mux5.IN5
a6[3] => Mux4.IN5
a6[4] => Mux3.IN5
a6[5] => Mux2.IN5
a6[6] => Mux1.IN5
a6[7] => Mux0.IN5
a7[0] => Mux7.IN6
a7[1] => Mux6.IN6
a7[2] => Mux5.IN6
a7[3] => Mux4.IN6
a7[4] => Mux3.IN6
a7[5] => Mux2.IN6
a7[6] => Mux1.IN6
a7[7] => Mux0.IN6
a8[0] => Mux7.IN7
a8[1] => Mux6.IN7
a8[2] => Mux5.IN7
a8[3] => Mux4.IN7
a8[4] => Mux3.IN7
a8[5] => Mux2.IN7
a8[6] => Mux1.IN7
a8[7] => Mux0.IN7
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
b[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36
clock => enARdFF_2:PIPE_MEM_TO_REG.i_clock
clock => enARdFF_2:PIPE_REG_WRITE.i_clock
clock => register8bits_affichage:PIPE_ALU_RESULT.i_clock
clock => register8bits_affichage:PIPE_read_data_from_memory.i_clock
clock => register5bits_affichage:PIPE_Rd.i_clock
clock => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_clock
clock => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_clock
reset_bar => enARdFF_2:PIPE_MEM_TO_REG.i_resetBar
reset_bar => enARdFF_2:PIPE_REG_WRITE.i_resetBar
reset_bar => register8bits_affichage:PIPE_ALU_RESULT.i_resetBar
reset_bar => register8bits_affichage:PIPE_read_data_from_memory.i_resetBar
reset_bar => register5bits_affichage:PIPE_Rd.i_resetBar
reset_bar => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_resetBar
reset_bar => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_resetBar
MEM_TO_REG => enARdFF_2:PIPE_MEM_TO_REG.i_d
REG_WRITE => enARdFF_2:PIPE_REG_WRITE.i_d
ALU_RESULT[0] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[0]
ALU_RESULT[1] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[1]
ALU_RESULT[2] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[2]
ALU_RESULT[3] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[3]
ALU_RESULT[4] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[4]
ALU_RESULT[5] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[5]
ALU_RESULT[6] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[6]
ALU_RESULT[7] => register8bits_affichage:PIPE_ALU_RESULT.i_Value[7]
READ_DATA_FROM_MEMORY[0] => register8bits_affichage:PIPE_read_data_from_memory.i_Value[0]
READ_DATA_FROM_MEMORY[1] => register8bits_affichage:PIPE_read_data_from_memory.i_Value[1]
READ_DATA_FROM_MEMORY[2] => register8bits_affichage:PIPE_read_data_from_memory.i_Value[2]
READ_DATA_FROM_MEMORY[3] => register8bits_affichage:PIPE_read_data_from_memory.i_Value[3]
READ_DATA_FROM_MEMORY[4] => register8bits_affichage:PIPE_read_data_from_memory.i_Value[4]
READ_DATA_FROM_MEMORY[5] => register8bits_affichage:PIPE_read_data_from_memory.i_Value[5]
READ_DATA_FROM_MEMORY[6] => register8bits_affichage:PIPE_read_data_from_memory.i_Value[6]
READ_DATA_FROM_MEMORY[7] => register8bits_affichage:PIPE_read_data_from_memory.i_Value[7]
Instruction_reg_dst[0] => register5bits_affichage:PIPE_Rd.i_Value[0]
Instruction_reg_dst[1] => register5bits_affichage:PIPE_Rd.i_Value[1]
Instruction_reg_dst[2] => register5bits_affichage:PIPE_Rd.i_Value[2]
Instruction_reg_dst[3] => register5bits_affichage:PIPE_Rd.i_Value[3]
Instruction_reg_dst[4] => register5bits_affichage:PIPE_Rd.i_Value[4]
Instruction[0] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[0]
Instruction[1] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[1]
Instruction[2] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[2]
Instruction[3] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[3]
Instruction[4] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[4]
Instruction[5] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[5]
Instruction[6] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[6]
Instruction[7] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[7]
Instruction[8] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[8]
Instruction[9] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[9]
Instruction[10] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[10]
Instruction[11] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[11]
Instruction[12] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[12]
Instruction[13] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[13]
Instruction[14] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[14]
Instruction[15] => register16bits_affichage:PIPE_INSTRUCTION_15_0.i_Value[15]
Instruction[16] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[0]
Instruction[17] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[1]
Instruction[18] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[2]
Instruction[19] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[3]
Instruction[20] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[4]
Instruction[21] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[5]
Instruction[22] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[6]
Instruction[23] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[7]
Instruction[24] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[8]
Instruction[25] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[9]
Instruction[26] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[10]
Instruction[27] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[11]
Instruction[28] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[12]
Instruction[29] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[13]
Instruction[30] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[14]
Instruction[31] => register16bits_affichage:PIPE_INSTRUCTION_31_16.i_Value[15]
MEM_TO_REG_MEM_WB <= enARdFF_2:PIPE_MEM_TO_REG.o_q
REG_WRITE_MEM_WB <= enARdFF_2:PIPE_REG_WRITE.o_q
ALU_RESULT_MEM_WB[0] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[0]
ALU_RESULT_MEM_WB[1] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[1]
ALU_RESULT_MEM_WB[2] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[2]
ALU_RESULT_MEM_WB[3] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[3]
ALU_RESULT_MEM_WB[4] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[4]
ALU_RESULT_MEM_WB[5] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[5]
ALU_RESULT_MEM_WB[6] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[6]
ALU_RESULT_MEM_WB[7] <= register8bits_affichage:PIPE_ALU_RESULT.o_Value[7]
READ_DATA_FROM_MEMORY_MEM_WB[0] <= register8bits_affichage:PIPE_read_data_from_memory.o_Value[0]
READ_DATA_FROM_MEMORY_MEM_WB[1] <= register8bits_affichage:PIPE_read_data_from_memory.o_Value[1]
READ_DATA_FROM_MEMORY_MEM_WB[2] <= register8bits_affichage:PIPE_read_data_from_memory.o_Value[2]
READ_DATA_FROM_MEMORY_MEM_WB[3] <= register8bits_affichage:PIPE_read_data_from_memory.o_Value[3]
READ_DATA_FROM_MEMORY_MEM_WB[4] <= register8bits_affichage:PIPE_read_data_from_memory.o_Value[4]
READ_DATA_FROM_MEMORY_MEM_WB[5] <= register8bits_affichage:PIPE_read_data_from_memory.o_Value[5]
READ_DATA_FROM_MEMORY_MEM_WB[6] <= register8bits_affichage:PIPE_read_data_from_memory.o_Value[6]
READ_DATA_FROM_MEMORY_MEM_WB[7] <= register8bits_affichage:PIPE_read_data_from_memory.o_Value[7]
Instruction_reg_dst_MEM_WB[0] <= register5bits_affichage:PIPE_Rd.o_Value[0]
Instruction_reg_dst_MEM_WB[1] <= register5bits_affichage:PIPE_Rd.o_Value[1]
Instruction_reg_dst_MEM_WB[2] <= register5bits_affichage:PIPE_Rd.o_Value[2]
Instruction_reg_dst_MEM_WB[3] <= register5bits_affichage:PIPE_Rd.o_Value[3]
Instruction_reg_dst_MEM_WB[4] <= register5bits_affichage:PIPE_Rd.o_Value[4]
Instruction_31_0_EX_MEM[0] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[0]
Instruction_31_0_EX_MEM[1] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[1]
Instruction_31_0_EX_MEM[2] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[2]
Instruction_31_0_EX_MEM[3] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[3]
Instruction_31_0_EX_MEM[4] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[4]
Instruction_31_0_EX_MEM[5] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[5]
Instruction_31_0_EX_MEM[6] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[6]
Instruction_31_0_EX_MEM[7] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[7]
Instruction_31_0_EX_MEM[8] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[8]
Instruction_31_0_EX_MEM[9] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[9]
Instruction_31_0_EX_MEM[10] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[10]
Instruction_31_0_EX_MEM[11] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[11]
Instruction_31_0_EX_MEM[12] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[12]
Instruction_31_0_EX_MEM[13] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[13]
Instruction_31_0_EX_MEM[14] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[14]
Instruction_31_0_EX_MEM[15] <= register16bits_affichage:PIPE_INSTRUCTION_15_0.o_Value[15]
Instruction_31_0_EX_MEM[16] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[0]
Instruction_31_0_EX_MEM[17] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[1]
Instruction_31_0_EX_MEM[18] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[2]
Instruction_31_0_EX_MEM[19] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[3]
Instruction_31_0_EX_MEM[20] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[4]
Instruction_31_0_EX_MEM[21] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[5]
Instruction_31_0_EX_MEM[22] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[6]
Instruction_31_0_EX_MEM[23] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[7]
Instruction_31_0_EX_MEM[24] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[8]
Instruction_31_0_EX_MEM[25] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[9]
Instruction_31_0_EX_MEM[26] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[10]
Instruction_31_0_EX_MEM[27] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[11]
Instruction_31_0_EX_MEM[28] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[12]
Instruction_31_0_EX_MEM[29] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[13]
Instruction_31_0_EX_MEM[30] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[14]
Instruction_31_0_EX_MEM[31] <= register16bits_affichage:PIPE_INSTRUCTION_31_16.o_Value[15]


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|enARdFF_2:PIPE_MEM_TO_REG
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|enARdFF_2:PIPE_REG_WRITE
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_ALU_RESULT|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register8bits_affichage:PIPE_read_data_from_memory|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register5bits_affichage:PIPE_Rd
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register5bits_affichage:PIPE_Rd|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register5bits_affichage:PIPE_Rd|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register5bits_affichage:PIPE_Rd|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register5bits_affichage:PIPE_Rd|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register5bits_affichage:PIPE_Rd|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16
i_resetBar => enARdFF_2:bit15.i_resetBar
i_resetBar => enARdFF_2:bit14.i_resetBar
i_resetBar => enARdFF_2:bit13.i_resetBar
i_resetBar => enARdFF_2:bit12.i_resetBar
i_resetBar => enARdFF_2:bit11.i_resetBar
i_resetBar => enARdFF_2:bit10.i_resetBar
i_resetBar => enARdFF_2:bit9.i_resetBar
i_resetBar => enARdFF_2:bit8.i_resetBar
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit15.i_enable
i_load => enARdFF_2:bit14.i_enable
i_load => enARdFF_2:bit13.i_enable
i_load => enARdFF_2:bit12.i_enable
i_load => enARdFF_2:bit11.i_enable
i_load => enARdFF_2:bit10.i_enable
i_load => enARdFF_2:bit9.i_enable
i_load => enARdFF_2:bit8.i_enable
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit15.i_clock
i_clock => enARdFF_2:bit14.i_clock
i_clock => enARdFF_2:bit13.i_clock
i_clock => enARdFF_2:bit12.i_clock
i_clock => enARdFF_2:bit11.i_clock
i_clock => enARdFF_2:bit10.i_clock
i_clock => enARdFF_2:bit9.i_clock
i_clock => enARdFF_2:bit8.i_clock
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
i_Value[8] => enARdFF_2:bit8.i_d
i_Value[9] => enARdFF_2:bit9.i_d
i_Value[10] => enARdFF_2:bit10.i_d
i_Value[11] => enARdFF_2:bit11.i_d
i_Value[12] => enARdFF_2:bit12.i_d
i_Value[13] => enARdFF_2:bit13.i_d
i_Value[14] => enARdFF_2:bit14.i_d
i_Value[15] => enARdFF_2:bit15.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q
o_Value[8] <= enARdFF_2:bit8.o_q
o_Value[9] <= enARdFF_2:bit9.o_q
o_Value[10] <= enARdFF_2:bit10.o_q
o_Value[11] <= enARdFF_2:bit11.o_q
o_Value[12] <= enARdFF_2:bit12.o_q
o_Value[13] <= enARdFF_2:bit13.o_q
o_Value[14] <= enARdFF_2:bit14.o_q
o_Value[15] <= enARdFF_2:bit15.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit15
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit14
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit13
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit12
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit11
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit10
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit9
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit8
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_31_16|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0
i_resetBar => enARdFF_2:bit15.i_resetBar
i_resetBar => enARdFF_2:bit14.i_resetBar
i_resetBar => enARdFF_2:bit13.i_resetBar
i_resetBar => enARdFF_2:bit12.i_resetBar
i_resetBar => enARdFF_2:bit11.i_resetBar
i_resetBar => enARdFF_2:bit10.i_resetBar
i_resetBar => enARdFF_2:bit9.i_resetBar
i_resetBar => enARdFF_2:bit8.i_resetBar
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit15.i_enable
i_load => enARdFF_2:bit14.i_enable
i_load => enARdFF_2:bit13.i_enable
i_load => enARdFF_2:bit12.i_enable
i_load => enARdFF_2:bit11.i_enable
i_load => enARdFF_2:bit10.i_enable
i_load => enARdFF_2:bit9.i_enable
i_load => enARdFF_2:bit8.i_enable
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit15.i_clock
i_clock => enARdFF_2:bit14.i_clock
i_clock => enARdFF_2:bit13.i_clock
i_clock => enARdFF_2:bit12.i_clock
i_clock => enARdFF_2:bit11.i_clock
i_clock => enARdFF_2:bit10.i_clock
i_clock => enARdFF_2:bit9.i_clock
i_clock => enARdFF_2:bit8.i_clock
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
i_Value[8] => enARdFF_2:bit8.i_d
i_Value[9] => enARdFF_2:bit9.i_d
i_Value[10] => enARdFF_2:bit10.i_d
i_Value[11] => enARdFF_2:bit11.i_d
i_Value[12] => enARdFF_2:bit12.i_d
i_Value[13] => enARdFF_2:bit13.i_d
i_Value[14] => enARdFF_2:bit14.i_d
i_Value[15] => enARdFF_2:bit15.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q
o_Value[8] <= enARdFF_2:bit8.o_q
o_Value[9] <= enARdFF_2:bit9.o_q
o_Value[10] <= enARdFF_2:bit10.o_q
o_Value[11] <= enARdFF_2:bit11.o_q
o_Value[12] <= enARdFF_2:bit12.o_q
o_Value[13] <= enARdFF_2:bit13.o_q
o_Value[14] <= enARdFF_2:bit14.o_q
o_Value[15] <= enARdFF_2:bit15.o_q


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit15
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit14
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit13
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit12
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit11
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit10
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit9
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit8
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|PIPELINE_MEM_WB:inst36|register16bits_affichage:PIPE_INSTRUCTION_15_0|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|DATA_MEMORY:inst29
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|Processor_MIPS_with_Pipelines_diagram|DATA_MEMORY:inst29|altsyncram:altsyncram_component
wren_a => altsyncram_beu3:auto_generated.wren_a
rden_a => altsyncram_beu3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_beu3:auto_generated.data_a[0]
data_a[1] => altsyncram_beu3:auto_generated.data_a[1]
data_a[2] => altsyncram_beu3:auto_generated.data_a[2]
data_a[3] => altsyncram_beu3:auto_generated.data_a[3]
data_a[4] => altsyncram_beu3:auto_generated.data_a[4]
data_a[5] => altsyncram_beu3:auto_generated.data_a[5]
data_a[6] => altsyncram_beu3:auto_generated.data_a[6]
data_a[7] => altsyncram_beu3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_beu3:auto_generated.address_a[0]
address_a[1] => altsyncram_beu3:auto_generated.address_a[1]
address_a[2] => altsyncram_beu3:auto_generated.address_a[2]
address_a[3] => altsyncram_beu3:auto_generated.address_a[3]
address_a[4] => altsyncram_beu3:auto_generated.address_a[4]
address_a[5] => altsyncram_beu3:auto_generated.address_a[5]
address_a[6] => altsyncram_beu3:auto_generated.address_a[6]
address_a[7] => altsyncram_beu3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_beu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_beu3:auto_generated.q_a[0]
q_a[1] <= altsyncram_beu3:auto_generated.q_a[1]
q_a[2] <= altsyncram_beu3:auto_generated.q_a[2]
q_a[3] <= altsyncram_beu3:auto_generated.q_a[3]
q_a[4] <= altsyncram_beu3:auto_generated.q_a[4]
q_a[5] <= altsyncram_beu3:auto_generated.q_a[5]
q_a[6] <= altsyncram_beu3:auto_generated.q_a[6]
q_a[7] <= altsyncram_beu3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Processor_MIPS_with_Pipelines_diagram|DATA_MEMORY:inst29|altsyncram:altsyncram_component|altsyncram_beu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|Processor_MIPS_with_Pipelines_diagram|mux_2:inst31
a1[0] => b.DATAB
a1[1] => b.DATAB
a1[2] => b.DATAB
a1[3] => b.DATAB
a1[4] => b.DATAB
a1[5] => b.DATAB
a1[6] => b.DATAB
a1[7] => b.DATAB
a2[0] => b.DATAA
a2[1] => b.DATAA
a2[2] => b.DATAA
a2[3] => b.DATAA
a2[4] => b.DATAA
a2[5] => b.DATAA
a2[6] => b.DATAA
a2[7] => b.DATAA
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
b[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12
MEM_READ_ID_EX => PC_WRITE.IN1
Rs_IF_ID[0] => five_bit_comparator:first_comp.int_b[0]
Rs_IF_ID[1] => five_bit_comparator:first_comp.int_b[1]
Rs_IF_ID[2] => five_bit_comparator:first_comp.int_b[2]
Rs_IF_ID[3] => five_bit_comparator:first_comp.int_b[3]
Rs_IF_ID[4] => five_bit_comparator:first_comp.int_b[4]
Rt_IF_ID[0] => five_bit_comparator:second_comp.int_b[0]
Rt_IF_ID[1] => five_bit_comparator:second_comp.int_b[1]
Rt_IF_ID[2] => five_bit_comparator:second_comp.int_b[2]
Rt_IF_ID[3] => five_bit_comparator:second_comp.int_b[3]
Rt_IF_ID[4] => five_bit_comparator:second_comp.int_b[4]
Rt_ID_EX[0] => five_bit_comparator:first_comp.int_a[0]
Rt_ID_EX[0] => five_bit_comparator:second_comp.int_a[0]
Rt_ID_EX[0] => five_bit_comparator:third_comp.int_a[0]
Rt_ID_EX[1] => five_bit_comparator:first_comp.int_a[1]
Rt_ID_EX[1] => five_bit_comparator:second_comp.int_a[1]
Rt_ID_EX[1] => five_bit_comparator:third_comp.int_a[1]
Rt_ID_EX[2] => five_bit_comparator:first_comp.int_a[2]
Rt_ID_EX[2] => five_bit_comparator:second_comp.int_a[2]
Rt_ID_EX[2] => five_bit_comparator:third_comp.int_a[2]
Rt_ID_EX[3] => five_bit_comparator:first_comp.int_a[3]
Rt_ID_EX[3] => five_bit_comparator:second_comp.int_a[3]
Rt_ID_EX[3] => five_bit_comparator:third_comp.int_a[3]
Rt_ID_EX[4] => five_bit_comparator:first_comp.int_a[4]
Rt_ID_EX[4] => five_bit_comparator:second_comp.int_a[4]
Rt_ID_EX[4] => five_bit_comparator:third_comp.int_a[4]
PC_WRITE <= PC_WRITE.DB_MAX_OUTPUT_PORT_TYPE
WRITE_IF_ID <= PC_WRITE.DB_MAX_OUTPUT_PORT_TYPE
SEL_MUX_ID <= PC_WRITE.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:first_comp
int_a[0] => one_bit_comparator_eq:bit_a0_eq_b0.a
int_a[0] => one_bit_comparator_sup:bit_b0_sup_a0.a
int_a[1] => one_bit_comparator_eq:bit_a1_eq_b1.a
int_a[1] => one_bit_comparator_sup:bit_b1_sup_a1.a
int_a[2] => one_bit_comparator_eq:bit_a2_eq_b2.a
int_a[2] => one_bit_comparator_sup:bit_b2_sup_a2.a
int_a[3] => one_bit_comparator_eq:bit_a3_eq_b3.a
int_a[3] => one_bit_comparator_sup:bit_b3_sup_a3.a
int_a[4] => one_bit_comparator_eq:bit_a4_eq_b4.a
int_a[4] => one_bit_comparator_sup:bit_b4_sup_a4.a
int_b[0] => one_bit_comparator_eq:bit_a0_eq_b0.b
int_b[0] => one_bit_comparator_sup:bit_b0_sup_a0.b
int_b[1] => one_bit_comparator_eq:bit_a1_eq_b1.b
int_b[1] => one_bit_comparator_sup:bit_b1_sup_a1.b
int_b[2] => one_bit_comparator_eq:bit_a2_eq_b2.b
int_b[2] => one_bit_comparator_sup:bit_b2_sup_a2.b
int_b[3] => one_bit_comparator_eq:bit_a3_eq_b3.b
int_b[3] => one_bit_comparator_sup:bit_b3_sup_a3.b
int_b[4] => one_bit_comparator_eq:bit_a4_eq_b4.b
int_b[4] => one_bit_comparator_sup:bit_b4_sup_a4.b
out_a_sup_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_eq_b <= a_eq_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_inf_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:first_comp|one_bit_comparator_eq:bit_a4_eq_b4
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:first_comp|one_bit_comparator_eq:bit_a3_eq_b3
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:first_comp|one_bit_comparator_eq:bit_a2_eq_b2
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:first_comp|one_bit_comparator_eq:bit_a1_eq_b1
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:first_comp|one_bit_comparator_eq:bit_a0_eq_b0
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:first_comp|one_bit_comparator_sup:bit_b4_sup_a4
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:first_comp|one_bit_comparator_sup:bit_b3_sup_a3
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:first_comp|one_bit_comparator_sup:bit_b2_sup_a2
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:first_comp|one_bit_comparator_sup:bit_b1_sup_a1
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:first_comp|one_bit_comparator_sup:bit_b0_sup_a0
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:second_comp
int_a[0] => one_bit_comparator_eq:bit_a0_eq_b0.a
int_a[0] => one_bit_comparator_sup:bit_b0_sup_a0.a
int_a[1] => one_bit_comparator_eq:bit_a1_eq_b1.a
int_a[1] => one_bit_comparator_sup:bit_b1_sup_a1.a
int_a[2] => one_bit_comparator_eq:bit_a2_eq_b2.a
int_a[2] => one_bit_comparator_sup:bit_b2_sup_a2.a
int_a[3] => one_bit_comparator_eq:bit_a3_eq_b3.a
int_a[3] => one_bit_comparator_sup:bit_b3_sup_a3.a
int_a[4] => one_bit_comparator_eq:bit_a4_eq_b4.a
int_a[4] => one_bit_comparator_sup:bit_b4_sup_a4.a
int_b[0] => one_bit_comparator_eq:bit_a0_eq_b0.b
int_b[0] => one_bit_comparator_sup:bit_b0_sup_a0.b
int_b[1] => one_bit_comparator_eq:bit_a1_eq_b1.b
int_b[1] => one_bit_comparator_sup:bit_b1_sup_a1.b
int_b[2] => one_bit_comparator_eq:bit_a2_eq_b2.b
int_b[2] => one_bit_comparator_sup:bit_b2_sup_a2.b
int_b[3] => one_bit_comparator_eq:bit_a3_eq_b3.b
int_b[3] => one_bit_comparator_sup:bit_b3_sup_a3.b
int_b[4] => one_bit_comparator_eq:bit_a4_eq_b4.b
int_b[4] => one_bit_comparator_sup:bit_b4_sup_a4.b
out_a_sup_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_eq_b <= a_eq_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_inf_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:second_comp|one_bit_comparator_eq:bit_a4_eq_b4
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:second_comp|one_bit_comparator_eq:bit_a3_eq_b3
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:second_comp|one_bit_comparator_eq:bit_a2_eq_b2
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:second_comp|one_bit_comparator_eq:bit_a1_eq_b1
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:second_comp|one_bit_comparator_eq:bit_a0_eq_b0
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:second_comp|one_bit_comparator_sup:bit_b4_sup_a4
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:second_comp|one_bit_comparator_sup:bit_b3_sup_a3
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:second_comp|one_bit_comparator_sup:bit_b2_sup_a2
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:second_comp|one_bit_comparator_sup:bit_b1_sup_a1
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:second_comp|one_bit_comparator_sup:bit_b0_sup_a0
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:third_comp
int_a[0] => one_bit_comparator_eq:bit_a0_eq_b0.a
int_a[0] => one_bit_comparator_sup:bit_b0_sup_a0.a
int_a[1] => one_bit_comparator_eq:bit_a1_eq_b1.a
int_a[1] => one_bit_comparator_sup:bit_b1_sup_a1.a
int_a[2] => one_bit_comparator_eq:bit_a2_eq_b2.a
int_a[2] => one_bit_comparator_sup:bit_b2_sup_a2.a
int_a[3] => one_bit_comparator_eq:bit_a3_eq_b3.a
int_a[3] => one_bit_comparator_sup:bit_b3_sup_a3.a
int_a[4] => one_bit_comparator_eq:bit_a4_eq_b4.a
int_a[4] => one_bit_comparator_sup:bit_b4_sup_a4.a
int_b[0] => one_bit_comparator_eq:bit_a0_eq_b0.b
int_b[0] => one_bit_comparator_sup:bit_b0_sup_a0.b
int_b[1] => one_bit_comparator_eq:bit_a1_eq_b1.b
int_b[1] => one_bit_comparator_sup:bit_b1_sup_a1.b
int_b[2] => one_bit_comparator_eq:bit_a2_eq_b2.b
int_b[2] => one_bit_comparator_sup:bit_b2_sup_a2.b
int_b[3] => one_bit_comparator_eq:bit_a3_eq_b3.b
int_b[3] => one_bit_comparator_sup:bit_b3_sup_a3.b
int_b[4] => one_bit_comparator_eq:bit_a4_eq_b4.b
int_b[4] => one_bit_comparator_sup:bit_b4_sup_a4.b
out_a_sup_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_eq_b <= a_eq_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_inf_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:third_comp|one_bit_comparator_eq:bit_a4_eq_b4
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:third_comp|one_bit_comparator_eq:bit_a3_eq_b3
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:third_comp|one_bit_comparator_eq:bit_a2_eq_b2
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:third_comp|one_bit_comparator_eq:bit_a1_eq_b1
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:third_comp|one_bit_comparator_eq:bit_a0_eq_b0
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:third_comp|one_bit_comparator_sup:bit_b4_sup_a4
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:third_comp|one_bit_comparator_sup:bit_b3_sup_a3
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:third_comp|one_bit_comparator_sup:bit_b2_sup_a2
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:third_comp|one_bit_comparator_sup:bit_b1_sup_a1
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|HAZARD_UNIT:inst12|five_bit_comparator:third_comp|one_bit_comparator_sup:bit_b0_sup_a0
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|INSTRUCTION_MEMORY:inst1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|Processor_MIPS_with_Pipelines_diagram|INSTRUCTION_MEMORY:inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gdu3:auto_generated.address_a[0]
address_a[1] => altsyncram_gdu3:auto_generated.address_a[1]
address_a[2] => altsyncram_gdu3:auto_generated.address_a[2]
address_a[3] => altsyncram_gdu3:auto_generated.address_a[3]
address_a[4] => altsyncram_gdu3:auto_generated.address_a[4]
address_a[5] => altsyncram_gdu3:auto_generated.address_a[5]
address_a[6] => altsyncram_gdu3:auto_generated.address_a[6]
address_a[7] => altsyncram_gdu3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gdu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gdu3:auto_generated.q_a[0]
q_a[1] <= altsyncram_gdu3:auto_generated.q_a[1]
q_a[2] <= altsyncram_gdu3:auto_generated.q_a[2]
q_a[3] <= altsyncram_gdu3:auto_generated.q_a[3]
q_a[4] <= altsyncram_gdu3:auto_generated.q_a[4]
q_a[5] <= altsyncram_gdu3:auto_generated.q_a[5]
q_a[6] <= altsyncram_gdu3:auto_generated.q_a[6]
q_a[7] <= altsyncram_gdu3:auto_generated.q_a[7]
q_a[8] <= altsyncram_gdu3:auto_generated.q_a[8]
q_a[9] <= altsyncram_gdu3:auto_generated.q_a[9]
q_a[10] <= altsyncram_gdu3:auto_generated.q_a[10]
q_a[11] <= altsyncram_gdu3:auto_generated.q_a[11]
q_a[12] <= altsyncram_gdu3:auto_generated.q_a[12]
q_a[13] <= altsyncram_gdu3:auto_generated.q_a[13]
q_a[14] <= altsyncram_gdu3:auto_generated.q_a[14]
q_a[15] <= altsyncram_gdu3:auto_generated.q_a[15]
q_a[16] <= altsyncram_gdu3:auto_generated.q_a[16]
q_a[17] <= altsyncram_gdu3:auto_generated.q_a[17]
q_a[18] <= altsyncram_gdu3:auto_generated.q_a[18]
q_a[19] <= altsyncram_gdu3:auto_generated.q_a[19]
q_a[20] <= altsyncram_gdu3:auto_generated.q_a[20]
q_a[21] <= altsyncram_gdu3:auto_generated.q_a[21]
q_a[22] <= altsyncram_gdu3:auto_generated.q_a[22]
q_a[23] <= altsyncram_gdu3:auto_generated.q_a[23]
q_a[24] <= altsyncram_gdu3:auto_generated.q_a[24]
q_a[25] <= altsyncram_gdu3:auto_generated.q_a[25]
q_a[26] <= altsyncram_gdu3:auto_generated.q_a[26]
q_a[27] <= altsyncram_gdu3:auto_generated.q_a[27]
q_a[28] <= altsyncram_gdu3:auto_generated.q_a[28]
q_a[29] <= altsyncram_gdu3:auto_generated.q_a[29]
q_a[30] <= altsyncram_gdu3:auto_generated.q_a[30]
q_a[31] <= altsyncram_gdu3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Processor_MIPS_with_Pipelines_diagram|INSTRUCTION_MEMORY:inst1|altsyncram:altsyncram_component|altsyncram_gdu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|register8bits_affichage:inst|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|mux_2:inst25
a1[0] => b.DATAB
a1[1] => b.DATAB
a1[2] => b.DATAB
a1[3] => b.DATAB
a1[4] => b.DATAB
a1[5] => b.DATAB
a1[6] => b.DATAB
a1[7] => b.DATAB
a2[0] => b.DATAA
a2[1] => b.DATAA
a2[2] => b.DATAA
a2[3] => b.DATAA
a2[4] => b.DATAA
a2[5] => b.DATAA
a2[6] => b.DATAA
a2[7] => b.DATAA
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
b[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|mux_2:inst4
a1[0] => b.DATAB
a1[1] => b.DATAB
a1[2] => b.DATAB
a1[3] => b.DATAB
a1[4] => b.DATAB
a1[5] => b.DATAB
a1[6] => b.DATAB
a1[7] => b.DATAB
a2[0] => b.DATAA
a2[1] => b.DATAA
a2[2] => b.DATAA
a2[3] => b.DATAA
a2[4] => b.DATAA
a2[5] => b.DATAA
a2[6] => b.DATAA
a2[7] => b.DATAA
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
b[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3
in_a[0] => oneBitAdder:bit0.i_Ai
in_a[1] => oneBitAdder:bit1.i_Ai
in_a[2] => oneBitAdder:bit2.i_Ai
in_a[3] => oneBitAdder:bit3.i_Ai
in_a[4] => oneBitAdder:bit4.i_Ai
in_a[5] => oneBitAdder:bit5.i_Ai
in_a[6] => oneBitAdder:bit6.i_Ai
in_a[7] => oneBitAdder:bit7.i_Ai
in_b[0] => out_xor[0].IN0
in_b[1] => out_xor[1].IN0
in_b[2] => out_xor[2].IN0
in_b[3] => out_xor[3].IN0
in_b[4] => out_xor[4].IN0
in_b[5] => out_xor[5].IN0
in_b[6] => out_xor[6].IN0
in_b[7] => out_xor[7].IN0
control_addbar_sub => out_xor[0].IN1
control_addbar_sub => out_xor[1].IN1
control_addbar_sub => out_xor[2].IN1
control_addbar_sub => out_xor[3].IN1
control_addbar_sub => out_xor[4].IN1
control_addbar_sub => out_xor[5].IN1
control_addbar_sub => out_xor[6].IN1
control_addbar_sub => out_xor[7].IN1
control_addbar_sub => oneBitAdder:bit0.i_CarryIn
out_additionneur_soustracteur[0] <= oneBitAdder:bit0.o_Sum
out_additionneur_soustracteur[1] <= oneBitAdder:bit1.o_Sum
out_additionneur_soustracteur[2] <= oneBitAdder:bit2.o_Sum
out_additionneur_soustracteur[3] <= oneBitAdder:bit3.o_Sum
out_additionneur_soustracteur[4] <= oneBitAdder:bit4.o_Sum
out_additionneur_soustracteur[5] <= oneBitAdder:bit5.o_Sum
out_additionneur_soustracteur[6] <= oneBitAdder:bit6.o_Sum
out_additionneur_soustracteur[7] <= oneBitAdder:bit7.o_Sum
debordement <= debordement.DB_MAX_OUTPUT_PORT_TYPE
c_out <= oneBitAdder:bit7.o_CarryOut


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit0
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit1
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit2
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit3
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit4
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit5
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit6
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst3|oneBitAdder:bit7
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7
in_a[0] => oneBitAdder:bit0.i_Ai
in_a[1] => oneBitAdder:bit1.i_Ai
in_a[2] => oneBitAdder:bit2.i_Ai
in_a[3] => oneBitAdder:bit3.i_Ai
in_a[4] => oneBitAdder:bit4.i_Ai
in_a[5] => oneBitAdder:bit5.i_Ai
in_a[6] => oneBitAdder:bit6.i_Ai
in_a[7] => oneBitAdder:bit7.i_Ai
in_b[0] => out_xor[0].IN0
in_b[1] => out_xor[1].IN0
in_b[2] => out_xor[2].IN0
in_b[3] => out_xor[3].IN0
in_b[4] => out_xor[4].IN0
in_b[5] => out_xor[5].IN0
in_b[6] => out_xor[6].IN0
in_b[7] => out_xor[7].IN0
control_addbar_sub => out_xor[0].IN1
control_addbar_sub => out_xor[1].IN1
control_addbar_sub => out_xor[2].IN1
control_addbar_sub => out_xor[3].IN1
control_addbar_sub => out_xor[4].IN1
control_addbar_sub => out_xor[5].IN1
control_addbar_sub => out_xor[6].IN1
control_addbar_sub => out_xor[7].IN1
control_addbar_sub => oneBitAdder:bit0.i_CarryIn
out_additionneur_soustracteur[0] <= oneBitAdder:bit0.o_Sum
out_additionneur_soustracteur[1] <= oneBitAdder:bit1.o_Sum
out_additionneur_soustracteur[2] <= oneBitAdder:bit2.o_Sum
out_additionneur_soustracteur[3] <= oneBitAdder:bit3.o_Sum
out_additionneur_soustracteur[4] <= oneBitAdder:bit4.o_Sum
out_additionneur_soustracteur[5] <= oneBitAdder:bit5.o_Sum
out_additionneur_soustracteur[6] <= oneBitAdder:bit6.o_Sum
out_additionneur_soustracteur[7] <= oneBitAdder:bit7.o_Sum
debordement <= debordement.DB_MAX_OUTPUT_PORT_TYPE
c_out <= oneBitAdder:bit7.o_CarryOut


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit0
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit1
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit2
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit3
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit4
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit5
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit6
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|additionneur_soustracteur_8bits:inst7|oneBitAdder:bit7
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15
data_1[0] => comb.IN0
data_1[0] => comb.IN0
data_1[0] => additionneur_soustracteur_8bits:ALU_addition.in_a[0]
data_1[0] => additionneur_soustracteur_8bits:ALU_soustraction.in_a[0]
data_1[0] => eight_bit_comparator:Comparateur_A_inf_B.int_a[0]
data_1[1] => comb.IN0
data_1[1] => comb.IN0
data_1[1] => additionneur_soustracteur_8bits:ALU_addition.in_a[1]
data_1[1] => additionneur_soustracteur_8bits:ALU_soustraction.in_a[1]
data_1[1] => eight_bit_comparator:Comparateur_A_inf_B.int_a[1]
data_1[2] => comb.IN0
data_1[2] => comb.IN0
data_1[2] => additionneur_soustracteur_8bits:ALU_addition.in_a[2]
data_1[2] => additionneur_soustracteur_8bits:ALU_soustraction.in_a[2]
data_1[2] => eight_bit_comparator:Comparateur_A_inf_B.int_a[2]
data_1[3] => comb.IN0
data_1[3] => comb.IN0
data_1[3] => additionneur_soustracteur_8bits:ALU_addition.in_a[3]
data_1[3] => additionneur_soustracteur_8bits:ALU_soustraction.in_a[3]
data_1[3] => eight_bit_comparator:Comparateur_A_inf_B.int_a[3]
data_1[4] => comb.IN0
data_1[4] => comb.IN0
data_1[4] => additionneur_soustracteur_8bits:ALU_addition.in_a[4]
data_1[4] => additionneur_soustracteur_8bits:ALU_soustraction.in_a[4]
data_1[4] => eight_bit_comparator:Comparateur_A_inf_B.int_a[4]
data_1[5] => comb.IN0
data_1[5] => comb.IN0
data_1[5] => additionneur_soustracteur_8bits:ALU_addition.in_a[5]
data_1[5] => additionneur_soustracteur_8bits:ALU_soustraction.in_a[5]
data_1[5] => eight_bit_comparator:Comparateur_A_inf_B.int_a[5]
data_1[6] => comb.IN0
data_1[6] => comb.IN0
data_1[6] => additionneur_soustracteur_8bits:ALU_addition.in_a[6]
data_1[6] => additionneur_soustracteur_8bits:ALU_soustraction.in_a[6]
data_1[6] => eight_bit_comparator:Comparateur_A_inf_B.int_a[6]
data_1[7] => comb.IN0
data_1[7] => comb.IN0
data_1[7] => additionneur_soustracteur_8bits:ALU_addition.in_a[7]
data_1[7] => additionneur_soustracteur_8bits:ALU_soustraction.in_a[7]
data_1[7] => eight_bit_comparator:Comparateur_A_inf_B.int_a[7]
data_2[0] => comb.IN1
data_2[0] => comb.IN1
data_2[0] => additionneur_soustracteur_8bits:ALU_addition.in_b[0]
data_2[0] => additionneur_soustracteur_8bits:ALU_soustraction.in_b[0]
data_2[0] => eight_bit_comparator:Comparateur_A_inf_B.int_b[0]
data_2[1] => comb.IN1
data_2[1] => comb.IN1
data_2[1] => additionneur_soustracteur_8bits:ALU_addition.in_b[1]
data_2[1] => additionneur_soustracteur_8bits:ALU_soustraction.in_b[1]
data_2[1] => eight_bit_comparator:Comparateur_A_inf_B.int_b[1]
data_2[2] => comb.IN1
data_2[2] => comb.IN1
data_2[2] => additionneur_soustracteur_8bits:ALU_addition.in_b[2]
data_2[2] => additionneur_soustracteur_8bits:ALU_soustraction.in_b[2]
data_2[2] => eight_bit_comparator:Comparateur_A_inf_B.int_b[2]
data_2[3] => comb.IN1
data_2[3] => comb.IN1
data_2[3] => additionneur_soustracteur_8bits:ALU_addition.in_b[3]
data_2[3] => additionneur_soustracteur_8bits:ALU_soustraction.in_b[3]
data_2[3] => eight_bit_comparator:Comparateur_A_inf_B.int_b[3]
data_2[4] => comb.IN1
data_2[4] => comb.IN1
data_2[4] => additionneur_soustracteur_8bits:ALU_addition.in_b[4]
data_2[4] => additionneur_soustracteur_8bits:ALU_soustraction.in_b[4]
data_2[4] => eight_bit_comparator:Comparateur_A_inf_B.int_b[4]
data_2[5] => comb.IN1
data_2[5] => comb.IN1
data_2[5] => additionneur_soustracteur_8bits:ALU_addition.in_b[5]
data_2[5] => additionneur_soustracteur_8bits:ALU_soustraction.in_b[5]
data_2[5] => eight_bit_comparator:Comparateur_A_inf_B.int_b[5]
data_2[6] => comb.IN1
data_2[6] => comb.IN1
data_2[6] => additionneur_soustracteur_8bits:ALU_addition.in_b[6]
data_2[6] => additionneur_soustracteur_8bits:ALU_soustraction.in_b[6]
data_2[6] => eight_bit_comparator:Comparateur_A_inf_B.int_b[6]
data_2[7] => comb.IN1
data_2[7] => comb.IN1
data_2[7] => additionneur_soustracteur_8bits:ALU_addition.in_b[7]
data_2[7] => additionneur_soustracteur_8bits:ALU_soustraction.in_b[7]
data_2[7] => eight_bit_comparator:Comparateur_A_inf_B.int_b[7]
selecteur_alu[0] => mux_8_a_1_8bits:Multiplexeur.sel[0]
selecteur_alu[1] => mux_8_a_1_8bits:Multiplexeur.sel[1]
selecteur_alu[2] => mux_8_a_1_8bits:Multiplexeur.sel[2]
signal_zero <= signal_zero.DB_MAX_OUTPUT_PORT_TYPE
ALU_resultat[0] <= mux_8_a_1_8bits:Multiplexeur.b[0]
ALU_resultat[1] <= mux_8_a_1_8bits:Multiplexeur.b[1]
ALU_resultat[2] <= mux_8_a_1_8bits:Multiplexeur.b[2]
ALU_resultat[3] <= mux_8_a_1_8bits:Multiplexeur.b[3]
ALU_resultat[4] <= mux_8_a_1_8bits:Multiplexeur.b[4]
ALU_resultat[5] <= mux_8_a_1_8bits:Multiplexeur.b[5]
ALU_resultat[6] <= mux_8_a_1_8bits:Multiplexeur.b[6]
ALU_resultat[7] <= mux_8_a_1_8bits:Multiplexeur.b[7]


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition
in_a[0] => oneBitAdder:bit0.i_Ai
in_a[1] => oneBitAdder:bit1.i_Ai
in_a[2] => oneBitAdder:bit2.i_Ai
in_a[3] => oneBitAdder:bit3.i_Ai
in_a[4] => oneBitAdder:bit4.i_Ai
in_a[5] => oneBitAdder:bit5.i_Ai
in_a[6] => oneBitAdder:bit6.i_Ai
in_a[7] => oneBitAdder:bit7.i_Ai
in_b[0] => out_xor[0].IN0
in_b[1] => out_xor[1].IN0
in_b[2] => out_xor[2].IN0
in_b[3] => out_xor[3].IN0
in_b[4] => out_xor[4].IN0
in_b[5] => out_xor[5].IN0
in_b[6] => out_xor[6].IN0
in_b[7] => out_xor[7].IN0
control_addbar_sub => out_xor[0].IN1
control_addbar_sub => out_xor[1].IN1
control_addbar_sub => out_xor[2].IN1
control_addbar_sub => out_xor[3].IN1
control_addbar_sub => out_xor[4].IN1
control_addbar_sub => out_xor[5].IN1
control_addbar_sub => out_xor[6].IN1
control_addbar_sub => out_xor[7].IN1
control_addbar_sub => oneBitAdder:bit0.i_CarryIn
out_additionneur_soustracteur[0] <= oneBitAdder:bit0.o_Sum
out_additionneur_soustracteur[1] <= oneBitAdder:bit1.o_Sum
out_additionneur_soustracteur[2] <= oneBitAdder:bit2.o_Sum
out_additionneur_soustracteur[3] <= oneBitAdder:bit3.o_Sum
out_additionneur_soustracteur[4] <= oneBitAdder:bit4.o_Sum
out_additionneur_soustracteur[5] <= oneBitAdder:bit5.o_Sum
out_additionneur_soustracteur[6] <= oneBitAdder:bit6.o_Sum
out_additionneur_soustracteur[7] <= oneBitAdder:bit7.o_Sum
debordement <= debordement.DB_MAX_OUTPUT_PORT_TYPE
c_out <= oneBitAdder:bit7.o_CarryOut


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition|oneBitAdder:bit0
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition|oneBitAdder:bit1
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition|oneBitAdder:bit2
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition|oneBitAdder:bit3
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition|oneBitAdder:bit4
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition|oneBitAdder:bit5
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition|oneBitAdder:bit6
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_addition|oneBitAdder:bit7
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction
in_a[0] => oneBitAdder:bit0.i_Ai
in_a[1] => oneBitAdder:bit1.i_Ai
in_a[2] => oneBitAdder:bit2.i_Ai
in_a[3] => oneBitAdder:bit3.i_Ai
in_a[4] => oneBitAdder:bit4.i_Ai
in_a[5] => oneBitAdder:bit5.i_Ai
in_a[6] => oneBitAdder:bit6.i_Ai
in_a[7] => oneBitAdder:bit7.i_Ai
in_b[0] => out_xor[0].IN0
in_b[1] => out_xor[1].IN0
in_b[2] => out_xor[2].IN0
in_b[3] => out_xor[3].IN0
in_b[4] => out_xor[4].IN0
in_b[5] => out_xor[5].IN0
in_b[6] => out_xor[6].IN0
in_b[7] => out_xor[7].IN0
control_addbar_sub => out_xor[0].IN1
control_addbar_sub => out_xor[1].IN1
control_addbar_sub => out_xor[2].IN1
control_addbar_sub => out_xor[3].IN1
control_addbar_sub => out_xor[4].IN1
control_addbar_sub => out_xor[5].IN1
control_addbar_sub => out_xor[6].IN1
control_addbar_sub => out_xor[7].IN1
control_addbar_sub => oneBitAdder:bit0.i_CarryIn
out_additionneur_soustracteur[0] <= oneBitAdder:bit0.o_Sum
out_additionneur_soustracteur[1] <= oneBitAdder:bit1.o_Sum
out_additionneur_soustracteur[2] <= oneBitAdder:bit2.o_Sum
out_additionneur_soustracteur[3] <= oneBitAdder:bit3.o_Sum
out_additionneur_soustracteur[4] <= oneBitAdder:bit4.o_Sum
out_additionneur_soustracteur[5] <= oneBitAdder:bit5.o_Sum
out_additionneur_soustracteur[6] <= oneBitAdder:bit6.o_Sum
out_additionneur_soustracteur[7] <= oneBitAdder:bit7.o_Sum
debordement <= debordement.DB_MAX_OUTPUT_PORT_TYPE
c_out <= oneBitAdder:bit7.o_CarryOut


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction|oneBitAdder:bit0
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction|oneBitAdder:bit1
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction|oneBitAdder:bit2
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction|oneBitAdder:bit3
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction|oneBitAdder:bit4
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction|oneBitAdder:bit5
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction|oneBitAdder:bit6
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|additionneur_soustracteur_8bits:ALU_soustraction|oneBitAdder:bit7
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B
int_a[0] => one_bit_comparator_eq:bit_a0_eq_b0.a
int_a[0] => one_bit_comparator_sup:bit_b0_sup_a0.a
int_a[1] => one_bit_comparator_eq:bit_a1_eq_b1.a
int_a[1] => one_bit_comparator_sup:bit_b1_sup_a1.a
int_a[2] => one_bit_comparator_eq:bit_a2_eq_b2.a
int_a[2] => one_bit_comparator_sup:bit_b2_sup_a2.a
int_a[3] => one_bit_comparator_eq:bit_a3_eq_b3.a
int_a[3] => one_bit_comparator_sup:bit_b3_sup_a3.a
int_a[4] => one_bit_comparator_eq:bit_a4_eq_b4.a
int_a[4] => one_bit_comparator_sup:bit_b4_sup_a4.a
int_a[5] => one_bit_comparator_eq:bit_a5_eq_b5.a
int_a[5] => one_bit_comparator_sup:bit_b5_sup_a5.a
int_a[6] => one_bit_comparator_eq:bit_a6_eq_b6.a
int_a[6] => one_bit_comparator_sup:bit_b6_sup_a6.a
int_a[7] => one_bit_comparator_eq:bit_a7_eq_b7.a
int_a[7] => one_bit_comparator_sup:bit_b7_sup_a7.a
int_b[0] => one_bit_comparator_eq:bit_a0_eq_b0.b
int_b[0] => one_bit_comparator_sup:bit_b0_sup_a0.b
int_b[1] => one_bit_comparator_eq:bit_a1_eq_b1.b
int_b[1] => one_bit_comparator_sup:bit_b1_sup_a1.b
int_b[2] => one_bit_comparator_eq:bit_a2_eq_b2.b
int_b[2] => one_bit_comparator_sup:bit_b2_sup_a2.b
int_b[3] => one_bit_comparator_eq:bit_a3_eq_b3.b
int_b[3] => one_bit_comparator_sup:bit_b3_sup_a3.b
int_b[4] => one_bit_comparator_eq:bit_a4_eq_b4.b
int_b[4] => one_bit_comparator_sup:bit_b4_sup_a4.b
int_b[5] => one_bit_comparator_eq:bit_a5_eq_b5.b
int_b[5] => one_bit_comparator_sup:bit_b5_sup_a5.b
int_b[6] => one_bit_comparator_eq:bit_a6_eq_b6.b
int_b[6] => one_bit_comparator_sup:bit_b6_sup_a6.b
int_b[7] => one_bit_comparator_eq:bit_a7_eq_b7.b
int_b[7] => one_bit_comparator_sup:bit_b7_sup_a7.b
out_a_sup_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_eq_b <= a_eq_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_inf_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_eq:bit_a7_eq_b7
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_eq:bit_a6_eq_b6
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_eq:bit_a5_eq_b5
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_eq:bit_a4_eq_b4
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_eq:bit_a3_eq_b3
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_eq:bit_a2_eq_b2
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_eq:bit_a1_eq_b1
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_eq:bit_a0_eq_b0
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_sup:bit_b7_sup_a7
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_sup:bit_b6_sup_a6
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_sup:bit_b5_sup_a5
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_sup:bit_b4_sup_a4
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_sup:bit_b3_sup_a3
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_sup:bit_b2_sup_a2
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_sup:bit_b1_sup_a1
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|eight_bit_comparator:Comparateur_A_inf_B|one_bit_comparator_sup:bit_b0_sup_a0
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_8BITS:inst15|mux_8_a_1_8bits:Multiplexeur
a1[0] => Mux7.IN0
a1[1] => Mux6.IN0
a1[2] => Mux5.IN0
a1[3] => Mux4.IN0
a1[4] => Mux3.IN0
a1[5] => Mux2.IN0
a1[6] => Mux1.IN0
a1[7] => Mux0.IN0
a2[0] => Mux7.IN1
a2[1] => Mux6.IN1
a2[2] => Mux5.IN1
a2[3] => Mux4.IN1
a2[4] => Mux3.IN1
a2[5] => Mux2.IN1
a2[6] => Mux1.IN1
a2[7] => Mux0.IN1
a3[0] => Mux7.IN2
a3[1] => Mux6.IN2
a3[2] => Mux5.IN2
a3[3] => Mux4.IN2
a3[4] => Mux3.IN2
a3[5] => Mux2.IN2
a3[6] => Mux1.IN2
a3[7] => Mux0.IN2
a4[0] => Mux7.IN3
a4[1] => Mux6.IN3
a4[2] => Mux5.IN3
a4[3] => Mux4.IN3
a4[4] => Mux3.IN3
a4[5] => Mux2.IN3
a4[6] => Mux1.IN3
a4[7] => Mux0.IN3
a5[0] => Mux7.IN4
a5[1] => Mux6.IN4
a5[2] => Mux5.IN4
a5[3] => Mux4.IN4
a5[4] => Mux3.IN4
a5[5] => Mux2.IN4
a5[6] => Mux1.IN4
a5[7] => Mux0.IN4
a6[0] => Mux7.IN5
a6[1] => Mux6.IN5
a6[2] => Mux5.IN5
a6[3] => Mux4.IN5
a6[4] => Mux3.IN5
a6[5] => Mux2.IN5
a6[6] => Mux1.IN5
a6[7] => Mux0.IN5
a7[0] => Mux7.IN6
a7[1] => Mux6.IN6
a7[2] => Mux5.IN6
a7[3] => Mux4.IN6
a7[4] => Mux3.IN6
a7[5] => Mux2.IN6
a7[6] => Mux1.IN6
a7[7] => Mux0.IN6
a8[0] => Mux7.IN7
a8[1] => Mux6.IN7
a8[2] => Mux5.IN7
a8[3] => Mux4.IN7
a8[4] => Mux3.IN7
a8[5] => Mux2.IN7
a8[6] => Mux1.IN7
a8[7] => Mux0.IN7
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
b[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|mux_4:inst22
a1[0] => Mux7.IN0
a1[1] => Mux6.IN0
a1[2] => Mux5.IN0
a1[3] => Mux4.IN0
a1[4] => Mux3.IN0
a1[5] => Mux2.IN0
a1[6] => Mux1.IN0
a1[7] => Mux0.IN0
a2[0] => Mux7.IN1
a2[1] => Mux6.IN1
a2[2] => Mux5.IN1
a2[3] => Mux4.IN1
a2[4] => Mux3.IN1
a2[5] => Mux2.IN1
a2[6] => Mux1.IN1
a2[7] => Mux0.IN1
a3[0] => Mux7.IN2
a3[1] => Mux6.IN2
a3[2] => Mux5.IN2
a3[3] => Mux4.IN2
a3[4] => Mux3.IN2
a3[5] => Mux2.IN2
a3[6] => Mux1.IN2
a3[7] => Mux0.IN2
a4[0] => Mux7.IN3
a4[1] => Mux6.IN3
a4[2] => Mux5.IN3
a4[3] => Mux4.IN3
a4[4] => Mux3.IN3
a4[5] => Mux2.IN3
a4[6] => Mux1.IN3
a4[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
b[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21
Rs_ID_EX[0] => five_bit_comparator:second_comp.int_b[0]
Rs_ID_EX[0] => five_bit_comparator:fourth_comp.int_b[0]
Rs_ID_EX[1] => five_bit_comparator:second_comp.int_b[1]
Rs_ID_EX[1] => five_bit_comparator:fourth_comp.int_b[1]
Rs_ID_EX[2] => five_bit_comparator:second_comp.int_b[2]
Rs_ID_EX[2] => five_bit_comparator:fourth_comp.int_b[2]
Rs_ID_EX[3] => five_bit_comparator:second_comp.int_b[3]
Rs_ID_EX[3] => five_bit_comparator:fourth_comp.int_b[3]
Rs_ID_EX[4] => five_bit_comparator:second_comp.int_b[4]
Rs_ID_EX[4] => five_bit_comparator:fourth_comp.int_b[4]
Rt_ID_EX[0] => five_bit_comparator:third_comp.int_b[0]
Rt_ID_EX[0] => five_bit_comparator:fifth_comp.int_b[0]
Rt_ID_EX[1] => five_bit_comparator:third_comp.int_b[1]
Rt_ID_EX[1] => five_bit_comparator:fifth_comp.int_b[1]
Rt_ID_EX[2] => five_bit_comparator:third_comp.int_b[2]
Rt_ID_EX[2] => five_bit_comparator:fifth_comp.int_b[2]
Rt_ID_EX[3] => five_bit_comparator:third_comp.int_b[3]
Rt_ID_EX[3] => five_bit_comparator:fifth_comp.int_b[3]
Rt_ID_EX[4] => five_bit_comparator:third_comp.int_b[4]
Rt_ID_EX[4] => five_bit_comparator:fifth_comp.int_b[4]
Rd_EX_MEM[0] => five_bit_comparator:first_comp.int_a[0]
Rd_EX_MEM[0] => five_bit_comparator:second_comp.int_a[0]
Rd_EX_MEM[0] => five_bit_comparator:third_comp.int_a[0]
Rd_EX_MEM[1] => five_bit_comparator:first_comp.int_a[1]
Rd_EX_MEM[1] => five_bit_comparator:second_comp.int_a[1]
Rd_EX_MEM[1] => five_bit_comparator:third_comp.int_a[1]
Rd_EX_MEM[2] => five_bit_comparator:first_comp.int_a[2]
Rd_EX_MEM[2] => five_bit_comparator:second_comp.int_a[2]
Rd_EX_MEM[2] => five_bit_comparator:third_comp.int_a[2]
Rd_EX_MEM[3] => five_bit_comparator:first_comp.int_a[3]
Rd_EX_MEM[3] => five_bit_comparator:second_comp.int_a[3]
Rd_EX_MEM[3] => five_bit_comparator:third_comp.int_a[3]
Rd_EX_MEM[4] => five_bit_comparator:first_comp.int_a[4]
Rd_EX_MEM[4] => five_bit_comparator:second_comp.int_a[4]
Rd_EX_MEM[4] => five_bit_comparator:third_comp.int_a[4]
Rd_MEM_WB[0] => five_bit_comparator:fourth_comp.int_a[0]
Rd_MEM_WB[0] => five_bit_comparator:fifth_comp.int_a[0]
Rd_MEM_WB[1] => five_bit_comparator:fourth_comp.int_a[1]
Rd_MEM_WB[1] => five_bit_comparator:fifth_comp.int_a[1]
Rd_MEM_WB[2] => five_bit_comparator:fourth_comp.int_a[2]
Rd_MEM_WB[2] => five_bit_comparator:fifth_comp.int_a[2]
Rd_MEM_WB[3] => five_bit_comparator:fourth_comp.int_a[3]
Rd_MEM_WB[3] => five_bit_comparator:fifth_comp.int_a[3]
Rd_MEM_WB[4] => five_bit_comparator:fourth_comp.int_a[4]
Rd_MEM_WB[4] => five_bit_comparator:fifth_comp.int_a[4]
REG_WRITE_EX_MEM => FORWARD_A.IN0
REG_WRITE_EX_MEM => FORWARD_A.IN0
REG_WRITE_EX_MEM => FORWARD_A.IN0
REG_WRITE_MEM_WB => FORWARD_A.IN1
REG_WRITE_MEM_WB => FORWARD_A.IN1
REG_WRITE_MEM_WB => FORWARD_A.IN1
FORWARD_A[0] <= FORWARD_A.DB_MAX_OUTPUT_PORT_TYPE
FORWARD_A[1] <= FORWARD_A.DB_MAX_OUTPUT_PORT_TYPE
FORWARD_B[0] <= FORWARD_B.DB_MAX_OUTPUT_PORT_TYPE
FORWARD_B[1] <= FORWARD_B.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:first_comp
int_a[0] => one_bit_comparator_eq:bit_a0_eq_b0.a
int_a[0] => one_bit_comparator_sup:bit_b0_sup_a0.a
int_a[1] => one_bit_comparator_eq:bit_a1_eq_b1.a
int_a[1] => one_bit_comparator_sup:bit_b1_sup_a1.a
int_a[2] => one_bit_comparator_eq:bit_a2_eq_b2.a
int_a[2] => one_bit_comparator_sup:bit_b2_sup_a2.a
int_a[3] => one_bit_comparator_eq:bit_a3_eq_b3.a
int_a[3] => one_bit_comparator_sup:bit_b3_sup_a3.a
int_a[4] => one_bit_comparator_eq:bit_a4_eq_b4.a
int_a[4] => one_bit_comparator_sup:bit_b4_sup_a4.a
int_b[0] => one_bit_comparator_eq:bit_a0_eq_b0.b
int_b[0] => one_bit_comparator_sup:bit_b0_sup_a0.b
int_b[1] => one_bit_comparator_eq:bit_a1_eq_b1.b
int_b[1] => one_bit_comparator_sup:bit_b1_sup_a1.b
int_b[2] => one_bit_comparator_eq:bit_a2_eq_b2.b
int_b[2] => one_bit_comparator_sup:bit_b2_sup_a2.b
int_b[3] => one_bit_comparator_eq:bit_a3_eq_b3.b
int_b[3] => one_bit_comparator_sup:bit_b3_sup_a3.b
int_b[4] => one_bit_comparator_eq:bit_a4_eq_b4.b
int_b[4] => one_bit_comparator_sup:bit_b4_sup_a4.b
out_a_sup_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_eq_b <= a_eq_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_inf_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:first_comp|one_bit_comparator_eq:bit_a4_eq_b4
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:first_comp|one_bit_comparator_eq:bit_a3_eq_b3
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:first_comp|one_bit_comparator_eq:bit_a2_eq_b2
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:first_comp|one_bit_comparator_eq:bit_a1_eq_b1
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:first_comp|one_bit_comparator_eq:bit_a0_eq_b0
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:first_comp|one_bit_comparator_sup:bit_b4_sup_a4
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:first_comp|one_bit_comparator_sup:bit_b3_sup_a3
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:first_comp|one_bit_comparator_sup:bit_b2_sup_a2
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:first_comp|one_bit_comparator_sup:bit_b1_sup_a1
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:first_comp|one_bit_comparator_sup:bit_b0_sup_a0
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:second_comp
int_a[0] => one_bit_comparator_eq:bit_a0_eq_b0.a
int_a[0] => one_bit_comparator_sup:bit_b0_sup_a0.a
int_a[1] => one_bit_comparator_eq:bit_a1_eq_b1.a
int_a[1] => one_bit_comparator_sup:bit_b1_sup_a1.a
int_a[2] => one_bit_comparator_eq:bit_a2_eq_b2.a
int_a[2] => one_bit_comparator_sup:bit_b2_sup_a2.a
int_a[3] => one_bit_comparator_eq:bit_a3_eq_b3.a
int_a[3] => one_bit_comparator_sup:bit_b3_sup_a3.a
int_a[4] => one_bit_comparator_eq:bit_a4_eq_b4.a
int_a[4] => one_bit_comparator_sup:bit_b4_sup_a4.a
int_b[0] => one_bit_comparator_eq:bit_a0_eq_b0.b
int_b[0] => one_bit_comparator_sup:bit_b0_sup_a0.b
int_b[1] => one_bit_comparator_eq:bit_a1_eq_b1.b
int_b[1] => one_bit_comparator_sup:bit_b1_sup_a1.b
int_b[2] => one_bit_comparator_eq:bit_a2_eq_b2.b
int_b[2] => one_bit_comparator_sup:bit_b2_sup_a2.b
int_b[3] => one_bit_comparator_eq:bit_a3_eq_b3.b
int_b[3] => one_bit_comparator_sup:bit_b3_sup_a3.b
int_b[4] => one_bit_comparator_eq:bit_a4_eq_b4.b
int_b[4] => one_bit_comparator_sup:bit_b4_sup_a4.b
out_a_sup_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_eq_b <= a_eq_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_inf_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:second_comp|one_bit_comparator_eq:bit_a4_eq_b4
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:second_comp|one_bit_comparator_eq:bit_a3_eq_b3
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:second_comp|one_bit_comparator_eq:bit_a2_eq_b2
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:second_comp|one_bit_comparator_eq:bit_a1_eq_b1
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:second_comp|one_bit_comparator_eq:bit_a0_eq_b0
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:second_comp|one_bit_comparator_sup:bit_b4_sup_a4
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:second_comp|one_bit_comparator_sup:bit_b3_sup_a3
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:second_comp|one_bit_comparator_sup:bit_b2_sup_a2
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:second_comp|one_bit_comparator_sup:bit_b1_sup_a1
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:second_comp|one_bit_comparator_sup:bit_b0_sup_a0
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:third_comp
int_a[0] => one_bit_comparator_eq:bit_a0_eq_b0.a
int_a[0] => one_bit_comparator_sup:bit_b0_sup_a0.a
int_a[1] => one_bit_comparator_eq:bit_a1_eq_b1.a
int_a[1] => one_bit_comparator_sup:bit_b1_sup_a1.a
int_a[2] => one_bit_comparator_eq:bit_a2_eq_b2.a
int_a[2] => one_bit_comparator_sup:bit_b2_sup_a2.a
int_a[3] => one_bit_comparator_eq:bit_a3_eq_b3.a
int_a[3] => one_bit_comparator_sup:bit_b3_sup_a3.a
int_a[4] => one_bit_comparator_eq:bit_a4_eq_b4.a
int_a[4] => one_bit_comparator_sup:bit_b4_sup_a4.a
int_b[0] => one_bit_comparator_eq:bit_a0_eq_b0.b
int_b[0] => one_bit_comparator_sup:bit_b0_sup_a0.b
int_b[1] => one_bit_comparator_eq:bit_a1_eq_b1.b
int_b[1] => one_bit_comparator_sup:bit_b1_sup_a1.b
int_b[2] => one_bit_comparator_eq:bit_a2_eq_b2.b
int_b[2] => one_bit_comparator_sup:bit_b2_sup_a2.b
int_b[3] => one_bit_comparator_eq:bit_a3_eq_b3.b
int_b[3] => one_bit_comparator_sup:bit_b3_sup_a3.b
int_b[4] => one_bit_comparator_eq:bit_a4_eq_b4.b
int_b[4] => one_bit_comparator_sup:bit_b4_sup_a4.b
out_a_sup_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_eq_b <= a_eq_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_inf_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:third_comp|one_bit_comparator_eq:bit_a4_eq_b4
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:third_comp|one_bit_comparator_eq:bit_a3_eq_b3
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:third_comp|one_bit_comparator_eq:bit_a2_eq_b2
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:third_comp|one_bit_comparator_eq:bit_a1_eq_b1
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:third_comp|one_bit_comparator_eq:bit_a0_eq_b0
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:third_comp|one_bit_comparator_sup:bit_b4_sup_a4
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:third_comp|one_bit_comparator_sup:bit_b3_sup_a3
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:third_comp|one_bit_comparator_sup:bit_b2_sup_a2
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:third_comp|one_bit_comparator_sup:bit_b1_sup_a1
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:third_comp|one_bit_comparator_sup:bit_b0_sup_a0
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fourth_comp
int_a[0] => one_bit_comparator_eq:bit_a0_eq_b0.a
int_a[0] => one_bit_comparator_sup:bit_b0_sup_a0.a
int_a[1] => one_bit_comparator_eq:bit_a1_eq_b1.a
int_a[1] => one_bit_comparator_sup:bit_b1_sup_a1.a
int_a[2] => one_bit_comparator_eq:bit_a2_eq_b2.a
int_a[2] => one_bit_comparator_sup:bit_b2_sup_a2.a
int_a[3] => one_bit_comparator_eq:bit_a3_eq_b3.a
int_a[3] => one_bit_comparator_sup:bit_b3_sup_a3.a
int_a[4] => one_bit_comparator_eq:bit_a4_eq_b4.a
int_a[4] => one_bit_comparator_sup:bit_b4_sup_a4.a
int_b[0] => one_bit_comparator_eq:bit_a0_eq_b0.b
int_b[0] => one_bit_comparator_sup:bit_b0_sup_a0.b
int_b[1] => one_bit_comparator_eq:bit_a1_eq_b1.b
int_b[1] => one_bit_comparator_sup:bit_b1_sup_a1.b
int_b[2] => one_bit_comparator_eq:bit_a2_eq_b2.b
int_b[2] => one_bit_comparator_sup:bit_b2_sup_a2.b
int_b[3] => one_bit_comparator_eq:bit_a3_eq_b3.b
int_b[3] => one_bit_comparator_sup:bit_b3_sup_a3.b
int_b[4] => one_bit_comparator_eq:bit_a4_eq_b4.b
int_b[4] => one_bit_comparator_sup:bit_b4_sup_a4.b
out_a_sup_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_eq_b <= a_eq_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_inf_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fourth_comp|one_bit_comparator_eq:bit_a4_eq_b4
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fourth_comp|one_bit_comparator_eq:bit_a3_eq_b3
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fourth_comp|one_bit_comparator_eq:bit_a2_eq_b2
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fourth_comp|one_bit_comparator_eq:bit_a1_eq_b1
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fourth_comp|one_bit_comparator_eq:bit_a0_eq_b0
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fourth_comp|one_bit_comparator_sup:bit_b4_sup_a4
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fourth_comp|one_bit_comparator_sup:bit_b3_sup_a3
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fourth_comp|one_bit_comparator_sup:bit_b2_sup_a2
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fourth_comp|one_bit_comparator_sup:bit_b1_sup_a1
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fourth_comp|one_bit_comparator_sup:bit_b0_sup_a0
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fifth_comp
int_a[0] => one_bit_comparator_eq:bit_a0_eq_b0.a
int_a[0] => one_bit_comparator_sup:bit_b0_sup_a0.a
int_a[1] => one_bit_comparator_eq:bit_a1_eq_b1.a
int_a[1] => one_bit_comparator_sup:bit_b1_sup_a1.a
int_a[2] => one_bit_comparator_eq:bit_a2_eq_b2.a
int_a[2] => one_bit_comparator_sup:bit_b2_sup_a2.a
int_a[3] => one_bit_comparator_eq:bit_a3_eq_b3.a
int_a[3] => one_bit_comparator_sup:bit_b3_sup_a3.a
int_a[4] => one_bit_comparator_eq:bit_a4_eq_b4.a
int_a[4] => one_bit_comparator_sup:bit_b4_sup_a4.a
int_b[0] => one_bit_comparator_eq:bit_a0_eq_b0.b
int_b[0] => one_bit_comparator_sup:bit_b0_sup_a0.b
int_b[1] => one_bit_comparator_eq:bit_a1_eq_b1.b
int_b[1] => one_bit_comparator_sup:bit_b1_sup_a1.b
int_b[2] => one_bit_comparator_eq:bit_a2_eq_b2.b
int_b[2] => one_bit_comparator_sup:bit_b2_sup_a2.b
int_b[3] => one_bit_comparator_eq:bit_a3_eq_b3.b
int_b[3] => one_bit_comparator_sup:bit_b3_sup_a3.b
int_b[4] => one_bit_comparator_eq:bit_a4_eq_b4.b
int_b[4] => one_bit_comparator_sup:bit_b4_sup_a4.b
out_a_sup_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_eq_b <= a_eq_b.DB_MAX_OUTPUT_PORT_TYPE
out_a_inf_b <= out_a_sup_b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fifth_comp|one_bit_comparator_eq:bit_a4_eq_b4
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fifth_comp|one_bit_comparator_eq:bit_a3_eq_b3
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fifth_comp|one_bit_comparator_eq:bit_a2_eq_b2
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fifth_comp|one_bit_comparator_eq:bit_a1_eq_b1
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fifth_comp|one_bit_comparator_eq:bit_a0_eq_b0
a => eq.IN0
a => eq.IN0
b => eq.IN1
b => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fifth_comp|one_bit_comparator_sup:bit_b4_sup_a4
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fifth_comp|one_bit_comparator_sup:bit_b3_sup_a3
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fifth_comp|one_bit_comparator_sup:bit_b2_sup_a2
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fifth_comp|one_bit_comparator_sup:bit_b1_sup_a1
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|FORWARDING_UNIT:inst21|five_bit_comparator:fifth_comp|one_bit_comparator_sup:bit_b0_sup_a0
a => sup.IN0
b => sup.IN1
sup <= sup.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|mux_4:inst23
a1[0] => Mux7.IN0
a1[1] => Mux6.IN0
a1[2] => Mux5.IN0
a1[3] => Mux4.IN0
a1[4] => Mux3.IN0
a1[5] => Mux2.IN0
a1[6] => Mux1.IN0
a1[7] => Mux0.IN0
a2[0] => Mux7.IN1
a2[1] => Mux6.IN1
a2[2] => Mux5.IN1
a2[3] => Mux4.IN1
a2[4] => Mux3.IN1
a2[5] => Mux2.IN1
a2[6] => Mux1.IN1
a2[7] => Mux0.IN1
a3[0] => Mux7.IN2
a3[1] => Mux6.IN2
a3[2] => Mux5.IN2
a3[3] => Mux4.IN2
a3[4] => Mux3.IN2
a3[5] => Mux2.IN2
a3[6] => Mux1.IN2
a3[7] => Mux0.IN2
a4[0] => Mux7.IN3
a4[1] => Mux6.IN3
a4[2] => Mux5.IN3
a4[3] => Mux4.IN3
a4[4] => Mux3.IN3
a4[5] => Mux2.IN3
a4[6] => Mux1.IN3
a4[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
b[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|mux_2:inst17
a1[0] => b.DATAB
a1[1] => b.DATAB
a1[2] => b.DATAB
a1[3] => b.DATAB
a1[4] => b.DATAB
a1[5] => b.DATAB
a1[6] => b.DATAB
a1[7] => b.DATAB
a2[0] => b.DATAA
a2[1] => b.DATAA
a2[2] => b.DATAA
a2[3] => b.DATAA
a2[4] => b.DATAA
a2[5] => b.DATAA
a2[6] => b.DATAA
a2[7] => b.DATAA
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
b[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|ALU_CONTROL:inst16
ALU_OP[0] => SEL_ALU.IN1
ALU_OP[1] => SEL_ALU.IN0
ALU_OP[1] => SEL_ALU.IN1
ALU_OP[1] => SEL_ALU.IN0
FUNCTION_CODE[0] => SEL_ALU.IN0
FUNCTION_CODE[1] => SEL_ALU.IN1
FUNCTION_CODE[2] => SEL_ALU.IN1
FUNCTION_CODE[3] => SEL_ALU.IN1
FUNCTION_CODE[4] => ~NO_FANOUT~
FUNCTION_CODE[5] => ~NO_FANOUT~
SEL_ALU[0] <= SEL_ALU.DB_MAX_OUTPUT_PORT_TYPE
SEL_ALU[1] <= SEL_ALU.DB_MAX_OUTPUT_PORT_TYPE
SEL_ALU[2] <= SEL_ALU.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|Concatenation_2bits:inst19
entree_0 => sortie[0].DATAIN
entree_1 => sortie[1].DATAIN
sortie[0] <= entree_0.DB_MAX_OUTPUT_PORT_TYPE
sortie[1] <= entree_1.DB_MAX_OUTPUT_PORT_TYPE


|Processor_MIPS_with_Pipelines_diagram|mux_2_a_1_5bits:inst20
a1[0] => b.DATAB
a1[1] => b.DATAB
a1[2] => b.DATAB
a1[3] => b.DATAB
a1[4] => b.DATAB
a2[0] => b.DATAA
a2[1] => b.DATAA
a2[2] => b.DATAA
a2[3] => b.DATAA
a2[4] => b.DATAA
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
sel => b.OUTPUTSELECT
b[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b.DB_MAX_OUTPUT_PORT_TYPE


