$date
	Mon Dec 22 21:30:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module n_bit_adder_tb $end
$var wire 8 ! sum [7:0] $end
$var wire 1 " cout $end
$var parameter 32 # N $end
$var reg 8 $ a [7:0] $end
$var reg 8 % b [7:0] $end
$var reg 1 & cin $end
$scope module uut $end
$var wire 8 ' a [7:0] $end
$var wire 8 ( b [7:0] $end
$var wire 1 & cin $end
$var wire 9 ) temp [8:0] $end
$var wire 8 * sum [7:0] $end
$var wire 1 " cout $end
$var parameter 32 + N $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 +
b1000 #
$end
#0
$dumpvars
b0 *
b0 )
b0 (
b0 '
0&
b0 %
b0 $
0"
b0 !
$end
#10000
b1111 !
b1111 *
b1010 %
b1010 (
b1111 )
b101 $
b101 '
#20000
b100100 !
b100100 *
1&
b10100 %
b10100 (
b100100 )
b1111 $
b1111 '
#30000
b0 !
b0 *
1"
0&
b1 %
b1 (
b100000000 )
b11111111 $
b11111111 '
#40000
b1 !
b1 *
1&
b10000000 %
b10000000 (
b100000001 )
b10000000 $
b10000000 '
#50000
b10100110 !
b10100110 *
0"
b10000001 %
b10000001 (
b10100110 )
b100100 $
b100100 '
#60000
b1110001 !
b1110001 *
b1101 %
b1101 (
b1110001 )
b1100011 $
b1100011 '
#70000
b1111000 !
b1111000 *
b10010 %
b10010 (
b1111000 )
b1100101 $
b1100101 '
#80000
b10000100 !
b10000100 *
b1110110 %
b1110110 (
b10000100 )
b1101 $
b1101 '
#90000
b1111010 !
b1111010 *
1"
b10001100 %
b10001100 (
b101111010 )
b11101101 $
b11101101 '
#100000
b10001011 !
b10001011 *
0&
b11000101 %
b11000101 (
b110001011 )
b11000110 $
b11000110 '
#110000
b1011100 !
b1011100 *
b1110111 %
b1110111 (
b101011100 )
b11100101 $
b11100101 '
#120000
b10000001 !
b10000001 *
b11110010 %
b11110010 (
b110000001 )
b10001111 $
b10001111 '
#130000
b10101101 !
b10101101 *
b11000101 %
b11000101 (
b110101101 )
b11101000 $
b11101000 '
#140000
0"
b11101011 !
b11101011 *
1&
b101101 %
b101101 (
b11101011 )
b10111101 $
b10111101 '
#150000
