#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Apr 14 14:58:12 2023
# Process ID: 2592
# Current directory: C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/hw_project_2/hw2.runs/synth_1
# Command line: vivado.exe -log Shifter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Shifter.tcl
# Log file: C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/hw_project_2/hw2.runs/synth_1/Shifter.vds
# Journal file: C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/hw_project_2/hw2.runs/synth_1\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16537 MB
#-----------------------------------------------------------
source Shifter.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 394.477 ; gain = 68.988
Command: read_checkpoint -auto_incremental -incremental {C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/hw_project_2/hw2.srcs/utils_1/imports/synth_1/ALU.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/hw_project_2/hw2.srcs/utils_1/imports/synth_1/ALU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Shifter -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27316
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'MUX_1bit' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/HW2/MUX.v:13]
INFO: [Synth 8-9937] previous definition of design element 'MUX_1bit' is here [C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/HW2/MUX.v:13]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'MUX_2bit' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/HW2/MUX.v:31]
INFO: [Synth 8-9937] previous definition of design element 'MUX_2bit' is here [C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/HW2/MUX.v:31]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/HW2/Shifter.v:20]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/HW2/Shifter.v:26]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/HW2/Shifter.v:31]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 835.699 ; gain = 409.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Shifter' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/HW2/Shifter.v:2]
ERROR: [Synth 8-7068] Usage of genvar 'i' is illegal here [C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/HW2/Shifter.v:21]
ERROR: [Synth 8-319] illegal variable bit-select in left-hand-side of continuous assignment [C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/HW2/Shifter.v:21]
ERROR: [Synth 8-6156] failed synthesizing module 'Shifter' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer Organization/homework/110550126_hw2/HW2/Shifter.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 923.715 ; gain = 497.797
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 3 Warnings, 2 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Apr 14 14:58:32 2023...
