<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW615 (RLOOP - AUX PROP UNIT (APU)): COMMON_CODE/RM4/LCCM221__RM4__SELFTEST/rm4_selftest.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_180X50.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW615 (RLOOP - AUX PROP UNIT (APU))
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rm4__selftest_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rm4_selftest.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rm4__selftest_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file        rm4_selftest.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief       Selftest functions header file</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @author      Lachlan Grogan</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @copyright   This file contains proprietary and confidential information of</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *              SIL3 Pty. Ltd. (ACN 123 529 064). This code may be distributed</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *              under a license from SIL3 Pty. Ltd., and may be used, copied</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *              and/or disclosed only pursuant to the terms of that license agreement.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *              This copyright notice must be retained as part of this file at all times.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * @copyright   This file is copyright SIL3 Pty. Ltd. 2003-2016, All Rights Reserved.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * @st_fileID   LCCM221R0.FILE.002</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef _RM4_SELFTEST_H_</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define _RM4_SELFTEST_H_</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">    #include &lt;<a class="code" href="localdef_8h.html">localdef.h</a>&gt;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">    #include &lt;<a class="code" href="rm4__selftest____fault__flags_8h.html">RM4/LCCM221__RM4__SELFTEST/rm4_selftest__fault_flags.h</a>&gt;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">    #include &lt;<a class="code" href="fault__tree____public_8h.html">MULTICORE/LCCM284__MULTICORE__FAULT_TREE/fault_tree__public.h</a>&gt;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">    /** Selftest Structure */</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="struct__str_r_m4_s_t.html">   23</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__str_r_m4_s_t.html">_strRM4ST</a></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    {</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="struct__str_r_m4_s_t.html#ab1ad8e4a6d628a6692f99f445c8aee47">   25</a></span>&#160;        <a class="code" href="struct_f_a_u_l_t___t_r_e_e_____p_u_b_l_i_c___t.html">FAULT_TREE__PUBLIC_T</a> <a class="code" href="struct__str_r_m4_s_t.html#ab1ad8e4a6d628a6692f99f445c8aee47">sFaultFlags</a>;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    };</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#aca63e6c2a1e88cd66ed1874570d3dc88">   30</a></span>&#160;<span class="preprocessor">    #define flash1bitError  (*(volatile Luint32 *)(0xF00803F0U))</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a94b582d0aae923f9095eececd94fefcc">   31</a></span>&#160;<span class="preprocessor">    #define flash2bitError  (*(volatile Luint32 *)(0xF00803F8U))</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a63619293391b7d9a87ad0a457ecb4c37">   33</a></span>&#160;<span class="preprocessor">    #define tcramA1bitError (*(volatile Luint32 *)(0x08400000U))</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a4419a755c0c6d378d38e4170dd3d9883">   34</a></span>&#160;<span class="preprocessor">    #define tcramA2bitError (*(volatile Luint32 *)(0x08400010U))</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a8a5abf507de25aad0565e7f8f67521fe">   36</a></span>&#160;<span class="preprocessor">    #define tcramB1bitError (*(volatile Luint32 *)(0x08400008U))</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ad4fa2d7af7df2e74b82bc4e23c05b2c3">   37</a></span>&#160;<span class="preprocessor">    #define tcramB2bitError (*(volatile Luint32 *)(0x08400018U))</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#abac2827564ffe6b9720925fa157299bf">   39</a></span>&#160;<span class="preprocessor">    #define tcramA1bit      (*(volatile Luint64 *)(0x08000000U))</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a714acf7ec1c1aba28a3240e9a1bde19d">   40</a></span>&#160;<span class="preprocessor">    #define tcramA2bit      (*(volatile Luint64 *)(0x08000010U))</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#aa5367b47fa6314d55a55ce16b0b4e51e">   42</a></span>&#160;<span class="preprocessor">    #define tcramB1bit      (*(volatile Luint64 *)(0x08000008U))</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a3f6b60d17766150e9be450a830c45610">   43</a></span>&#160;<span class="preprocessor">    #define tcramB2bit      (*(volatile Luint64 *)(0x08000018U))</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ad6d85b16307d4f0930beea118c29d40b">   45</a></span>&#160;<span class="preprocessor">    #define flashBadECC     (*(volatile Luint32 *)(0x20000000U))</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ae4adc5e9ab5822993da28bd0a3b99da2">   47</a></span>&#160;<span class="preprocessor">    #define CCMSR           (*(volatile Luint32 *)(0xFFFFF600U))</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a3719b8720a1636d0372f1a4280212e6d">   48</a></span>&#160;<span class="preprocessor">    #define CCMKEYR         (*(volatile Luint32 *)(0xFFFFF604U))</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a041c60abaa6ed424ace6fd38f7e6c5e1">   51</a></span>&#160;<span class="preprocessor">    #define DMA_PARCR       (*(volatile Luint32 *)(0xFFFFF1A8U))</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a2ef9e0e6b749e5246b45e99a5d1e6403">   52</a></span>&#160;<span class="preprocessor">    #define DMA_PARADDR     (*(volatile Luint32 *)(0xFFFFF1ACU))</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#af25ff089df077d5e88744732adda6b30">   54</a></span>&#160;<span class="preprocessor">    #define DMARAMLOC       (*(volatile Luint32 *)(0xFFF80000U))</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a32301e7ce6ab2bf8083b2c497d3437a0">   55</a></span>&#160;<span class="preprocessor">    #define DMARAMPARLOC    (*(volatile Luint32 *)(0xFFF80A00U))</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">    /** @enum pbistPort</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    * @brief Alias names for pbist Port number</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">    * This enumeration is used to provide alias names for the pbist Port number</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">    *    - PBIST_PORT0</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">    *    - PBIST_PORT1</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">    *****************************************************************************/</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3">   67</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="rm4__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3">pbistPort</a></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    {</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3a2f1ea5882d645e86e9a7e8f809c5f5ea">   69</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3a2f1ea5882d645e86e9a7e8f809c5f5ea">PBIST_PORT0</a> = 0U, <span class="comment">/**&lt; Alias for PBIST Port 0 */</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3ac933996e0cb7472c44de4b2f2f18e340">   70</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3ac933996e0cb7472c44de4b2f2f18e340">PBIST_PORT1</a> = 1U <span class="comment">/**&lt; Alias for PBIST Port 1 */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    };<span class="comment"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">    /** @enum pbistAlgo</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">    * @brief Alias names for pbist Algorithm</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">    * This enumeration is used to provide alias names for the pbist Algorithm</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">    *    - PBIST_TripleReadSlow</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">    *    - PBIST_TripleReadFast</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">    *    - PBIST_March13N_DP</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">    *    - PBIST_March13N_SP</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">    *    - PBIST_DOWN1a_DP</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">    *    - PBIST_DOWN1a_SP</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">    *    - PBIST_MapColumn_DP</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">    *    - PBIST_MapColumn_SP</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">    *    - PBIST_Precharge_DP</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">    *    - PBIST_Precharge_SP</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">    *    - PBIST_DTXN2a_DP</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">    *    - PBIST_DTXN2a_SP</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">    *    - PBIST_PMOSOpen_DP</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">    *    - PBIST_PMOSOpen_SP</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">    *    - PBIST_PPMOSOpenSlice1_DP</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">    *    - PBIST_PPMOSOpenSlice1_SP</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">    *    - PBIST_PPMOSOpenSlice2_DP</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">    *    - PBIST_PPMOSOpenSlice2_SP</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">    *****************************************************************************/</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0">   98</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0">pbistAlgo</a></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    {</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0af4dbf763a322a39325c6fe8ef24512f3">  100</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0af4dbf763a322a39325c6fe8ef24512f3">PBIST_TripleReadSlow</a>     = 0x00000001U,</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a3cb6e6cbfa091ed9eb5158e68a2bb573">  101</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a3cb6e6cbfa091ed9eb5158e68a2bb573">PBIST_TripleReadFast</a>     = 0x00000002U,</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a145f5abb0d1630f7dc3919cab37af13b">  102</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a145f5abb0d1630f7dc3919cab37af13b">PBIST_March13N_DP</a>       = 0x00000004U,</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5c6bcc919d0ee3f730d98812346148d8">  103</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5c6bcc919d0ee3f730d98812346148d8">PBIST_March13N_SP</a>       = 0x00000008U,</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a31c36c35bbfe957b4f6225cf67dd1f58">  104</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a31c36c35bbfe957b4f6225cf67dd1f58">PBIST_DOWN1a_DP</a>      = 0x00000010U,</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a8702034b17d9db4bb18e08316fcc4b73">  105</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a8702034b17d9db4bb18e08316fcc4b73">PBIST_DOWN1a_SP</a>      = 0x00000020U,</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad17fc4abcff110ca8d3e8fd7ce1c252b">  106</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad17fc4abcff110ca8d3e8fd7ce1c252b">PBIST_MapColumn_DP</a>   = 0x00000040U,</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a73e5dcee238f5f5d45e510363979bd8f">  107</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a73e5dcee238f5f5d45e510363979bd8f">PBIST_MapColumn_SP</a>   = 0x00000080U,</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad80f8831809b125fcf872eb2d8fa2516">  108</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad80f8831809b125fcf872eb2d8fa2516">PBIST_Precharge_DP</a>   = 0x00000100U,</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a3b93011b85a66e4b539f3546d9d511a4">  109</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a3b93011b85a66e4b539f3546d9d511a4">PBIST_Precharge_SP</a>   = 0x00000200U,</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2c1c27da2103ab9b7a079539c19d51b4">  110</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2c1c27da2103ab9b7a079539c19d51b4">PBIST_DTXN2a_DP</a>      = 0x00000400U,</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad9f3d4a20607f6b6b9745a1b8461d5fd">  111</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad9f3d4a20607f6b6b9745a1b8461d5fd">PBIST_DTXN2a_SP</a>      = 0x00000800U,</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2d81c60e8e03c58e685ce600819be3b9">  112</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2d81c60e8e03c58e685ce600819be3b9">PBIST_PMOSOpen_DP</a>       = 0x00001000U,</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a89088597e412ed375f0fb37dfd075e0c">  113</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a89088597e412ed375f0fb37dfd075e0c">PBIST_PMOSOpen_SP</a>       = 0x00002000U,</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2cbd15e057f6952a6ae3e17e419aec79">  114</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2cbd15e057f6952a6ae3e17e419aec79">PBIST_PPMOSOpenSlice1_DP</a> = 0x00004000U,</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0afb1cda150331bf0cf361e08acf4ebeba">  115</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0afb1cda150331bf0cf361e08acf4ebeba">PBIST_PPMOSOpenSlice1_SP</a> = 0x00008000U,</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2d2b586d443245d0b3f19719c8fa595e">  116</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2d2b586d443245d0b3f19719c8fa595e">PBIST_PPMOSOpenSlice2_DP</a> = 0x00010000U,</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5abf31dabee80e33a7edcc1b1c6624c0">  117</a></span>&#160;        <a class="code" href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5abf31dabee80e33a7edcc1b1c6624c0">PBIST_PPMOSOpenSlice2_SP</a> = 0x00020000U</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    };</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="comment">/* PBIST configuration registers */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">    *****************************************************************************/</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structpbist__config__reg.html">  122</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structpbist__config__reg.html">pbist_config_reg</a></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    {</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structpbist__config__reg.html#a90018eabd1bfbdf797efa445263b3a79">  124</a></span>&#160;        Luint32 <a class="code" href="structpbist__config__reg.html#a90018eabd1bfbdf797efa445263b3a79">CONFIG_RAMT</a>;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structpbist__config__reg.html#a2f82bf16c6cac3f750765ad8d5770f14">  125</a></span>&#160;        Luint32 <a class="code" href="structpbist__config__reg.html#a2f82bf16c6cac3f750765ad8d5770f14">CONFIG_DLR</a>;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structpbist__config__reg.html#a23dd1034bc4baa57123edaf6fe67db3a">  126</a></span>&#160;        Luint32 <a class="code" href="structpbist__config__reg.html#a23dd1034bc4baa57123edaf6fe67db3a">CONFIG_PACT</a>;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structpbist__config__reg.html#a60f0defdb2c53aafd0ef88c866104ba8">  127</a></span>&#160;        Luint32 <a class="code" href="structpbist__config__reg.html#a60f0defdb2c53aafd0ef88c866104ba8">CONFIG_PBISTID</a>;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structpbist__config__reg.html#aa9f9d70bb5e738e04b62b7830187015a">  128</a></span>&#160;        Luint32 <a class="code" href="structpbist__config__reg.html#aa9f9d70bb5e738e04b62b7830187015a">CONFIG_OVER</a>;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structpbist__config__reg.html#aba37626b1817a9df1858704f7cdbebfd">  129</a></span>&#160;        Luint32 <a class="code" href="structpbist__config__reg.html#aba37626b1817a9df1858704f7cdbebfd">CONFIG_FSRDL1</a>;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structpbist__config__reg.html#aa3020845ec4d1866eb6db1a79e8ee98c">  130</a></span>&#160;        Luint32 <a class="code" href="structpbist__config__reg.html#aa3020845ec4d1866eb6db1a79e8ee98c">CONFIG_ROM</a>;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structpbist__config__reg.html#ad4b7e3af5b40d87a949c7d1bebb97dfa">  131</a></span>&#160;        Luint32 <a class="code" href="structpbist__config__reg.html#ad4b7e3af5b40d87a949c7d1bebb97dfa">CONFIG_ALGO</a>;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structpbist__config__reg.html#aee7d5bcb9f5d81b9dad19b5027a97813">  132</a></span>&#160;        Luint32 <a class="code" href="structpbist__config__reg.html#aee7d5bcb9f5d81b9dad19b5027a97813">CONFIG_RINFOL</a>;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structpbist__config__reg.html#ada4959ac8d8ffecc736dd4ae79ac1115">  133</a></span>&#160;        Luint32 <a class="code" href="structpbist__config__reg.html#ada4959ac8d8ffecc736dd4ae79ac1115">CONFIG_RINFOU</a>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    } <a class="code" href="rm4__selftest_8h.html#a548b0dd68c450559a31ac21d51191cfc">pbist_config_reg_t</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">/* PBIST and STC ROM - PBIST RAM GROUPING */</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#af96929e92806acd410da3eb0f0fba53c">  137</a></span>&#160;<span class="preprocessor">    #define PBIST_ROM_PBIST_RAM_GROUP   1U</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a5589d05b68ae637d4a60323a3d871e80">  138</a></span>&#160;<span class="preprocessor">    #define STC_ROM_PBIST_RAM_GROUP     2U</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="comment">/* PBIST congiruration registers initial value */</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a016bb102f09739bcc9f7523b2eede9c6">  141</a></span>&#160;<span class="preprocessor">    #define PBIST_RAMT_CONFIGVALUE 0U</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a620f6570db02a6cb9a50022799de4482">  142</a></span>&#160;<span class="preprocessor">    #define PBIST_DLR_CONFIGVALUE 0U</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ae8e2258ebfc6d6f4bbc243d3792f5225">  143</a></span>&#160;<span class="preprocessor">    #define PBIST_PACT_CONFIGVALUE 0U</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a1407e3b64164d0917e1c1926b8b60d69">  144</a></span>&#160;<span class="preprocessor">    #define PBIST_PBISTID_CONFIGVALUE 0U</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a67a2c6a2f8eb2de383255fe5de7cbfdc">  145</a></span>&#160;<span class="preprocessor">    #define PBIST_OVER_CONFIGVALUE 0U</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ae2bb7bef0267b1ece0df630beee533b1">  146</a></span>&#160;<span class="preprocessor">    #define PBIST_FSRDL1_CONFIGVALUE 0U</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a0c59f18403964aa42261b2f862518df5">  147</a></span>&#160;<span class="preprocessor">    #define PBIST_ROM_CONFIGVALUE 0U</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a865b27fac663103182676cdcf0aeb017">  148</a></span>&#160;<span class="preprocessor">    #define PBIST_ALGO_CONFIGVALUE 0U</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a64b5568ebfee5a8d7443a8414ab66e79">  149</a></span>&#160;<span class="preprocessor">    #define PBIST_RINFOL_CONFIGVALUE 0U</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a5419227328645ee895ee5d3ab0403494">  150</a></span>&#160;<span class="preprocessor">    #define PBIST_RINFOU_CONFIGVALUE 0U</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="structstc_base.html">  154</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="structstc_base.html">stcBase</a></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    {</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="structstc_base.html#a3a21b98e3081f19bed5c1c6f6894845a">  156</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#a3a21b98e3081f19bed5c1c6f6894845a">STCGCR0</a>;        <span class="comment">/**&lt; 0x0000: STC Control Register 0 */</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structstc_base.html#a56a5dff3a8c4780aec22a7052209293e">  157</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#a56a5dff3a8c4780aec22a7052209293e">STCGCR1</a>;        <span class="comment">/**&lt; 0x0004: STC Control Register 1 */</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="structstc_base.html#a2f8348d216028cce46424f4db60bb894">  158</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#a2f8348d216028cce46424f4db60bb894">STCTPR</a>;     <span class="comment">/**&lt; 0x0008: STC Self-Test Run Timeout Counter Preload Register */</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structstc_base.html#a92d5ec612f520e32f6051d52d516a1cd">  159</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#a92d5ec612f520e32f6051d52d516a1cd">STCCADDR</a>;       <span class="comment">/**&lt; 0x000C: STC Self-Test Current ROM Address Register */</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structstc_base.html#afaebe198324e8fbc1164b9e41cfcdc8f">  160</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#afaebe198324e8fbc1164b9e41cfcdc8f">STCCICR</a>;        <span class="comment">/**&lt; 0x0010: STC Self-Test Current Interval Count Register */</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structstc_base.html#a23f5009c7bb1ac78129d2bd24fbbada9">  161</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#a23f5009c7bb1ac78129d2bd24fbbada9">STCGSTAT</a>;       <span class="comment">/**&lt; 0x0014: STC Self-Test Global Status Register */</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="structstc_base.html#a7ab8e4f0c361e2d9f3ce4d7bc018541f">  162</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#a7ab8e4f0c361e2d9f3ce4d7bc018541f">STCFSTAT</a>;       <span class="comment">/**&lt; 0x0018: STC Self-Test Fail Status Register */</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="structstc_base.html#ac52f88567da6c6af0dbe0cbd4306c89a">  163</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#ac52f88567da6c6af0dbe0cbd4306c89a">CPU1_CURMISR3</a>;  <span class="comment">/**&lt; 0x001C: STC CPU1 Current MISR Register */</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="structstc_base.html#abeeab1aa84bcb15f7d8d0f7f8b594b49">  164</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#abeeab1aa84bcb15f7d8d0f7f8b594b49">CPU1_CURMISR2</a>;  <span class="comment">/**&lt; 0x0020: STC CPU1 Current MISR Register */</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="structstc_base.html#aa2cc5f8af82bcebe2a4a2f3191af1475">  165</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#aa2cc5f8af82bcebe2a4a2f3191af1475">CPU1_CURMISR1</a>;  <span class="comment">/**&lt; 0x0024: STC CPU1 Current MISR Register */</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="structstc_base.html#ae8e88ba2e3b2c27b5a7c0ecb502bd19f">  166</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#ae8e88ba2e3b2c27b5a7c0ecb502bd19f">CPU1_CURMISR0</a>;  <span class="comment">/**&lt; 0x0028: STC CPU1 Current MISR Register */</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="structstc_base.html#ac649739dfe593b1960d2640178a698e7">  167</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#ac649739dfe593b1960d2640178a698e7">CPU2_CURMISR3</a>;  <span class="comment">/**&lt; 0x002C: STC CPU1 Current MISR Register */</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="structstc_base.html#abb88faafdeeed84a58d86289fbf82e1a">  168</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#abb88faafdeeed84a58d86289fbf82e1a">CPU2_CURMISR2</a>;  <span class="comment">/**&lt; 0x0030: STC CPU1 Current MISR Register */</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="structstc_base.html#a2f1d5a21dfeab4f2f8785ad89d305f6f">  169</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#a2f1d5a21dfeab4f2f8785ad89d305f6f">CPU2_CURMISR1</a>;  <span class="comment">/**&lt; 0x0034: STC CPU1 Current MISR Register */</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="structstc_base.html#a481b394f7613cad9b721f5ade5bc664b">  170</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#a481b394f7613cad9b721f5ade5bc664b">CPU2_CURMISR0</a>;  <span class="comment">/**&lt; 0x0038: STC CPU1 Current MISR Register */</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="structstc_base.html#a775b409faf1dc7fc1d0a47c8dbbfb59f">  171</a></span>&#160;        Luint32 <a class="code" href="structstc_base.html#a775b409faf1dc7fc1d0a47c8dbbfb59f">STCSCSCR</a>;       <span class="comment">/**&lt; 0x003C: STC Signature Compare Self-Check Register */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    } <a class="code" href="rm4__selftest_8h.html#a5e1d7220320431170c837b8c32edef75">stcBASE_t</a>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#aaba7acdc51a0a6c7877702cca595a601">  174</a></span>&#160;<span class="preprocessor">    #define stcREG   ((stcBASE_t *)0xFFFFE600U)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="comment">/* STC General Definitions */</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">/* STC Test Intervals supported in the Device */</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a77a1a54daa67c0657bfa9b6100670b76">  179</a></span>&#160;<span class="preprocessor">    #define STC_INTERVAL 24U</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a03004e33fb008c2eed2f0739bb4a39f7">  180</a></span>&#160;<span class="preprocessor">    #define STC_MAX_TIMEOUT 0xFFFFFFFFU</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">/* Configuration registers */</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="structstc__config__reg.html">  185</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structstc__config__reg.html">stc_config_reg</a></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    {</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="structstc__config__reg.html#a4d7bcf3c741a3220dfb3f23f86cef2df">  187</a></span>&#160;        Luint32 <a class="code" href="structstc__config__reg.html#a4d7bcf3c741a3220dfb3f23f86cef2df">CONFIG_STCGCR0</a>;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="structstc__config__reg.html#ac3463136b1099bbff1c039f8ea77cdb9">  188</a></span>&#160;        Luint32 <a class="code" href="structstc__config__reg.html#ac3463136b1099bbff1c039f8ea77cdb9">CONFIG_STCGCR1</a>;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="structstc__config__reg.html#a04bdf6a978b8ce99d84b83f68150df60">  189</a></span>&#160;        Luint32 <a class="code" href="structstc__config__reg.html#a04bdf6a978b8ce99d84b83f68150df60">CONFIG_STCTPR</a>;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="structstc__config__reg.html#aa6aa74e6ab0a14f58504e1011af96d9a">  190</a></span>&#160;        Luint32 <a class="code" href="structstc__config__reg.html#aa6aa74e6ab0a14f58504e1011af96d9a">CONFIG_STCSCSCR</a>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    } <a class="code" href="rm4__selftest_8h.html#a5610fbb58a6f5e2e7dc9dabf11a69c82">stc_config_reg_t</a>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="comment">/* Configuration registers initial value */</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a22bea734601c10966500516b086befe9">  194</a></span>&#160;<span class="preprocessor">    #define STC_STCGCR0_CONFIGVALUE 0xFFFF0000U</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a0933bbfe847f972c03187cad4d793029">  195</a></span>&#160;<span class="preprocessor">    #define STC_STCGCR1_CONFIGVALUE 0x5U</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a913cae6640515d4117ecfd500ef7f3e9">  196</a></span>&#160;<span class="preprocessor">    #define STC_STCTPR_CONFIGVALUE  0xFFFFFFFFU</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ae0311020e428cc924fc1502999b0a0e5">  197</a></span>&#160;<span class="preprocessor">    #define STC_STCSCSCR_CONFIGVALUE 0x5U</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a6ad4c7f924e24241629dc10ed6b433f9">  202</a></span>&#160;<span class="preprocessor">    #define INPUT_ENABLE         0x0000000FU</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a40984b9ac260aa5f3467e55a91cfff30">  203</a></span>&#160;<span class="preprocessor">    #define INPUT_DISABLE       0x00000000U</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a70963ccca5ce8f7dca6a88b752c9a538">  205</a></span>&#160;<span class="preprocessor">    #define SYS_WS_READ_STATES 0x00000000U</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a7baeb8bdab8847f3907a81219ff9df61">  208</a></span>&#160;<span class="preprocessor">    #define SYS_REPAIR_EN_0  0x00000000U</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a199d403c843879c806d1b470e9708341">  209</a></span>&#160;<span class="preprocessor">    #define SYS_REPAIR_EN_3  0x00000100U</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ab73629f432272dc96d03a3ca4ce14092">  210</a></span>&#160;<span class="preprocessor">    #define SYS_REPAIR_EN_5  0x00000200U</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a023b6896e0c2430b0162782e92bf0cf2">  212</a></span>&#160;<span class="preprocessor">    #define SYS_DEID_AUTOLOAD_EN 0x00000400U</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a5e86a322a5653fa3b3fe3153fd4d89ab">  214</a></span>&#160;<span class="preprocessor">    #define EFC_FDI_EN          0x00000800U</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#acbff457aff1e7185198add1da6e1a59c">  215</a></span>&#160;<span class="preprocessor">    #define EFC_FDI_DIS      0x00000000U</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ae8947cdee7e1ece2f0ddf0b4312fa2cc">  217</a></span>&#160;<span class="preprocessor">    #define SYS_ECC_OVERRIDE_EN 0x00001000U</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a761c6c3c551e08703f4046319c092553">  218</a></span>&#160;<span class="preprocessor">    #define SYS_ECC_OVERRIDE_DIS 0x00000000U</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#aee98d02032ea1d9c25462881906d488f">  220</a></span>&#160;<span class="preprocessor">    #define SYS_ECC_SELF_TEST_EN 0x00002000U</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a84dd968e5c5646e17a635eedfd3d4af6">  221</a></span>&#160;<span class="preprocessor">    #define SYS_ECC_SELF_TEST_DIS 0x00000000U</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#af3986297b99a9f545ec6c28f8b8edbf4">  223</a></span>&#160;<span class="preprocessor">    #define OUTPUT_ENABLE        0x0003C000U</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#acc9eb2479607a79b7af314b985f8d3f0">  224</a></span>&#160;<span class="preprocessor">    #define OUTPUT_DISABLE      0x00000000U</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="comment">/*********** OUTPUT **************/</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a394b60c80e9f57bd372648cca3077d9b">  228</a></span>&#160;<span class="preprocessor">    #define EFC_AUTOLOAD_ERROR_EN   0x00040000U</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a528d36a8cba2cb7437f24a06766b1300">  229</a></span>&#160;<span class="preprocessor">    #define EFC_INSTRUCTION_ERROR_EN 0x00080000U</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a2c45ef8a51ac122bce6633946a838e34">  230</a></span>&#160;<span class="preprocessor">    #define EFC_INSTRUCTION_INFO_EN 0x00100000U</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#addc8c1839388d94cfc070bfcc006ba0d">  231</a></span>&#160;<span class="preprocessor">    #define EFC_SELF_TEST_ERROR_EN 0x00200000U</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a0f0c81a7a3b2ff0d60f0ee590b51ae6f">  234</a></span>&#160;<span class="preprocessor">    #define EFC_AUTOLOAD_ERROR_DIS  0x00000000U</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ae7f57325fb8c6ceb487b2a044364d78b">  235</a></span>&#160;<span class="preprocessor">    #define EFC_INSTRUCTION_ERROR_DIS 0x00000000U</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a9f4eae529953b90ec7d4afe13616606a">  236</a></span>&#160;<span class="preprocessor">    #define EFC_INSTRUCTION_INFO_DIS 0x00000000U</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ada6191d891f9f51176801e0776ee7a6a">  237</a></span>&#160;<span class="preprocessor">    #define EFC_SELF_TEST_ERROR_DIS 0x00000000U</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#af62fab23e0e159851d615cf94022d58a">  239</a></span>&#160;<span class="preprocessor">    #define DISABLE_READ_ROW0        0x00800000U</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">/********************************************************************/</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#abb048a5f37b2970c94621cb4000f198a">  243</a></span>&#160;<span class="preprocessor">    #define SYS_REPAIR_0         0x00000010U</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a628da0579dc45b5aff788e8791191bf1">  244</a></span>&#160;<span class="preprocessor">    #define SYS_REPAIR_3         0x00000010U</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ab865911e5be4a16e27f447c52335aadb">  245</a></span>&#160;<span class="preprocessor">    #define SYS_REPAIR_5         0x00000020U</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ad11f1018dc2cf771d3d059b17439d90b">  247</a></span>&#160;<span class="preprocessor">    #define SYS_DEID_AUTOLOAD   0x00000040U</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a7fdf03c49fd6292a43209e8f1400eb90">  248</a></span>&#160;<span class="preprocessor">    #define SYS_FCLRZ           0x00000080U</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a98046388c8e057daa293f54df7210b5e">  249</a></span>&#160;<span class="preprocessor">    #define EFC_READY           0x00000100U</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ae15537ce27ea12fe06103795acf3c68d">  250</a></span>&#160;<span class="preprocessor">    #define SYS_ECC_OVERRIDE     0x00000200U</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ac167daccd10770e318f9e40076611551">  251</a></span>&#160;<span class="preprocessor">    #define EFC_AUTOLOAD_ERROR 0x00000400U</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a482dc6fc304c6207126886d1e82d9195">  252</a></span>&#160;<span class="preprocessor">    #define EFC_INSTRUCTION_ERROR 0x00000800U</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ae6cbfcf78efd7be2bef30d62906dade2">  253</a></span>&#160;<span class="preprocessor">    #define EFC_INSTRUCTION_INFO 0x00001000U</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#aee231669b49aaec4e6ff7513d5ec196e">  254</a></span>&#160;<span class="preprocessor">    #define SYS_ECC_SELF_TEST   0x00002000U</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a342fe812e02f07a1776dd7e18b6d2e75">  255</a></span>&#160;<span class="preprocessor">    #define EFC_SELF_TEST_ERROR 0x00004000U</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a5b907280d18c6b78b94af98053943371">  256</a></span>&#160;<span class="preprocessor">    #define EFC_SELF_TEST_DONE 0x00008000U</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="comment">/************** 0x3C error status register ******************************************************/</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a799517031a8334a42807b119bb456c53">  260</a></span>&#160;<span class="preprocessor">    #define TIME_OUT 0x01</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a33345c73e3ecd0308d7dfd4d9d6e5068">  261</a></span>&#160;<span class="preprocessor">    #define AUTOLOAD_NO_FUSEROM_DATA     0x02U</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ab55be881def698e013350d3fdf8158b8">  262</a></span>&#160;<span class="preprocessor">    #define AUTOLOAD_SIGN_FAIL          0x03U</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a534ffd478954216e76a4230153feeb40">  263</a></span>&#160;<span class="preprocessor">    #define AUTOLOAD_PROG_INTERRUPT  0x04U</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a1ace6eabf3670e9134a7622538d1032d">  264</a></span>&#160;<span class="preprocessor">    #define AUTOLOAD_TWO_BIT_ERR         0x05U</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#af6776eee94565509c9fc3f154b07e18a">  265</a></span>&#160;<span class="preprocessor">    #define PROGRAME_WR_P_SET            0x06U</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#afad097629429c48d85ebb6b2d20e19ce">  266</a></span>&#160;<span class="preprocessor">    #define PROGRAME_MNY_DATA_ITERTN     0x07U</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a3c107cfa39405533495da56a8dc43487">  267</a></span>&#160;<span class="preprocessor">    #define PROGRAME_MNY_CNTR_ITERTN     0x08U</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a64126aedd15b0eb23868590eb948f8a6">  268</a></span>&#160;<span class="preprocessor">    #define UN_PROGRAME_BIT_SET      0x09U</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a5f6d9bad83b9e7faecefc0b8ae60abf6">  269</a></span>&#160;<span class="preprocessor">    #define REDUNDANT_REPAIR_ROW         0x0AU</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a8e804301a495082cdd76a8905709a8da">  270</a></span>&#160;<span class="preprocessor">    #define PROGRAME_MNY_CRA_ITERTN  0x0BU</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#aa9262e67956257e83cb9c0fe890942c5">  271</a></span>&#160;<span class="preprocessor">    #define PROGRAME_SAME_DATA          0x0CU</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a140b24daaa84cf8383025968c613dbf4">  272</a></span>&#160;<span class="preprocessor">    #define PROGRAME_CMP_SKIP            0x0DU</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#af3a076677668a763e357c24c62e69efb">  273</a></span>&#160;<span class="preprocessor">    #define PROGRAME_ABORT              0x0EU</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a8402fbb5ed7be5e13fb449af283bf4ae">  274</a></span>&#160;<span class="preprocessor">    #define PROGRAME_INCORRECT_KEY       0x0FU</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a6905b6f6b54fa03628867cf89acefaf7">  275</a></span>&#160;<span class="preprocessor">    #define FUSEROM_LASTROW_STUCK        0x10U</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a232bb3ab81ba618561dbd6cfb2406795">  276</a></span>&#160;<span class="preprocessor">    #define AUTOLOAD_SINGLE_BIT_ERR      0x15U</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a45fbe4bce3f0de28d65b17a6ce0204fc">  277</a></span>&#160;<span class="preprocessor">    #define DUMPWORD_TWO_BIT_ERR         0x16U</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a75a35d84247bc076e988d08b47837ca8">  278</a></span>&#160;<span class="preprocessor">    #define DUMPWORD_ONE_BIT_ERR         0x17U</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a1eb43f8f0ef0e6dff8579e43942f68f5">  279</a></span>&#160;<span class="preprocessor">    #define SELF_TEST_ERROR          0x18U</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#aee29a44e45a315579ec9b6d24bbf30e3">  281</a></span>&#160;<span class="preprocessor">    #define INSTRUCTION_DONE             0x20U</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="comment">/************** Efuse Instruction set ******************************************************/</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a2264464750f063ca528884bd1dfabe0f">  285</a></span>&#160;<span class="preprocessor">    #define TEST_UNPROGRAME_ROM 0x01000000U</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a360eb47ba2240230ab1decfb31641be6">  286</a></span>&#160;<span class="preprocessor">    #define PROGRAME_CRA         0x02000000U</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a4ea174de0517304b91eb4c1e219a66b9">  287</a></span>&#160;<span class="preprocessor">    #define DUMP_WORD           0x04000000U</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a89e2d51e6caa9469aadea6e266a3b27f">  288</a></span>&#160;<span class="preprocessor">    #define LOAD_FUSE_SCAN_CHAIN 0x05000000U</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a96503442607870a6024e99421ccdafaf">  289</a></span>&#160;<span class="preprocessor">    #define PROGRAME_DATA       0x07000000U</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a9a91fc9c2f61dd864c7a0a3efc69e225">  290</a></span>&#160;<span class="preprocessor">    #define RUN_AUTOLOAD_8   0x08000000U</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ac14c61a814ae08078433ea5cfdb18af4">  291</a></span>&#160;<span class="preprocessor">    #define RUN_AUTOLOAD_A   0x0A000000U</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="comment">/* Configuration registers */</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="structefc__config__reg.html">  294</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structefc__config__reg.html">efc_config_reg</a></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    {</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="structefc__config__reg.html#a0d7c30354fe4f6aafca792de715a835e">  296</a></span>&#160;        Luint32 <a class="code" href="structefc__config__reg.html#a0d7c30354fe4f6aafca792de715a835e">CONFIG_BOUNDARY</a>;</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="structefc__config__reg.html#a111b3a3551bfd04486490c95c46dcb4f">  297</a></span>&#160;        Luint32 <a class="code" href="structefc__config__reg.html#a111b3a3551bfd04486490c95c46dcb4f">CONFIG_PINS</a>;</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="structefc__config__reg.html#a2ce851df77d84d4d433ace8e6a7287b8">  298</a></span>&#160;        Luint32 <a class="code" href="structefc__config__reg.html#a2ce851df77d84d4d433ace8e6a7287b8">CONFIG_SELFTESTCYCLES</a>;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="structefc__config__reg.html#a8bf154acce29ea8d082986d9099ac55a">  299</a></span>&#160;        Luint32 <a class="code" href="structefc__config__reg.html#a8bf154acce29ea8d082986d9099ac55a">CONFIG_SELFTESTSIGN</a>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    }<a class="code" href="rm4__selftest_8h.html#a0337e3b52f237f6b89048c9fe8c4a210">efc_config_reg_t</a>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="comment">/* Configuration registers initial value */</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a288eecf0ec085c36f466df4551b7164a">  303</a></span>&#160;<span class="preprocessor">    #define EFC_BOUNDARY_CONFIGVALUE    0x0000200FU</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a8e524bdf80ba4e547dd866cc2fe03105">  304</a></span>&#160;<span class="preprocessor">    #define EFC_PINS_CONFIGVALUE        0x000082E0U</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a7ba8312d57a3f0aec5c1ed160f1c694a">  305</a></span>&#160;<span class="preprocessor">    #define EFC_SELFTESTCYCLES_CONFIGVALUE  0x00000258U</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a57f9eb7207341c8048067500147a4b5a">  306</a></span>&#160;<span class="preprocessor">    #define EFC_SELFTESTSIGN_CONFIGVALUE    0x5362F97FU</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">//failure flag defines</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a6a4b462491b2c7905b5cba570ecd4ca2">  310</a></span>&#160;<span class="preprocessor">    #define CCMSELFCHECK_FAIL1          1U</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a38de74d4b442f036fb14557d3674351f">  311</a></span>&#160;<span class="preprocessor">    #define CCMSELFCHECK_FAIL2          2U</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a24224cf0e2e92f068a44fb1d37b73cad">  312</a></span>&#160;<span class="preprocessor">    #define CCMSELFCHECK_FAIL3          3U</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a01fc2a9e922fa7819cae218945564050">  313</a></span>&#160;<span class="preprocessor">    #define CCMSELFCHECK_FAIL4          4U</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a2c715255a484a26947c50634201ddb59">  314</a></span>&#160;<span class="preprocessor">    #define PBISTSELFCHECK_FAIL1         5U</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ad4cd5422a62d7c975be886444583d320">  315</a></span>&#160;<span class="preprocessor">    #define EFCCHECK_FAIL1              6U</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#aab106d935aef8d0fb46b717126a9d501">  316</a></span>&#160;<span class="preprocessor">    #define EFCCHECK_FAIL2              7U</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#aba81c7e85cf7bc8a2b34cbf0f826264a">  317</a></span>&#160;<span class="preprocessor">    #define FMCECCCHECK_FAIL1            8U</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a6108549362abadab5cc3de30c4407797">  318</a></span>&#160;<span class="preprocessor">    #define CHECKB0RAMECC_FAIL1      9U</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a651d3db51690b813ac5c6b46a8a7fefd">  319</a></span>&#160;<span class="preprocessor">    #define CHECKB1RAMECC_FAIL1      10U</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#af9c5aa7ced6f67ab9436a1c545fa2891">  320</a></span>&#160;<span class="preprocessor">    #define CHECKFLASHECC_FAIL1      11U</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a8d9357f464c503e3c03c63675e25e3af">  321</a></span>&#160;<span class="preprocessor">    #define VIMPARITYCHECK_FAIL1         12U</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a329fb87cc87abaad50e23037883b0bad">  322</a></span>&#160;<span class="preprocessor">    #define DMAPARITYCHECK_FAIL1         13U</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a6b491ff4392725401c2b0f0fcdbbeb71">  323</a></span>&#160;<span class="preprocessor">    #define HET1PARITYCHECK_FAIL1       14U</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#adef0d372d5efab7a7050c298926ca599">  324</a></span>&#160;<span class="preprocessor">    #define HTU1PARITYCHECK_FAIL1       15U</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a71b59f48c8b4cd31855bc8be26799fd5">  325</a></span>&#160;<span class="preprocessor">    #define HET2PARITYCHECK_FAIL1       16U</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a3670fe5135c8d58ca7a14494f8bacd1d">  326</a></span>&#160;<span class="preprocessor">    #define HTU2PARITYCHECK_FAIL1       17U</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#aa23673ac7744faf671fa938a4b4aa269">  327</a></span>&#160;<span class="preprocessor">    #define ADC1PARITYCHECK_FAIL1       18U</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#afaf541dd29cf34228788612913ef30a9">  328</a></span>&#160;<span class="preprocessor">    #define ADC2PARITYCHECK_FAIL1       19U</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a037dbcfb034678b2dee3b9b9eeca0cb2">  329</a></span>&#160;<span class="preprocessor">    #define CAN1PARITYCHECK_FAIL1       20U</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a6f82c4db94689255f861b821a4f1252c">  330</a></span>&#160;<span class="preprocessor">    #define CAN2PARITYCHECK_FAIL1       21U</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a65e0f1865820cce3f8116aff76010b4a">  331</a></span>&#160;<span class="preprocessor">    #define CAN3PARITYCHECK_FAIL1       22U</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a4b267a9a1005ec0f21fece5db4c4a868">  332</a></span>&#160;<span class="preprocessor">    #define MIBSPI1PARITYCHECK_FAIL1     23U</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ab7d3f63b7e6d8c2a9936c7d8edd6a10e">  333</a></span>&#160;<span class="preprocessor">    #define MIBSPI3PARITYCHECK_FAIL1     24U</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ae508f304998876bd980e454daddbbfeb">  334</a></span>&#160;<span class="preprocessor">    #define MIBSPI5PARITYCHECK_FAIL1     25U</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ae9894f581ca5c3693744a405d1bd9139">  335</a></span>&#160;<span class="preprocessor">    #define CHECKRAMECC_FAIL1           26U</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a31c67cbe6dae94e62e3e7d9c60e81ecd">  336</a></span>&#160;<span class="preprocessor">    #define CHECKRAMECC_FAIL2           27U</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ac78720f87a8cc27894655da45c5dce72">  337</a></span>&#160;<span class="preprocessor">    #define CHECKCLOCKMONITOR_FAIL1  28U</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a4f1d71b18109c9e69133e31bf6b1f816">  338</a></span>&#160;<span class="preprocessor">    #define CHECKFLASHEEPROMECC_FAIL1   29U</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a2fec5649dfd374b3e1445a3e9f2f6e11">  339</a></span>&#160;<span class="preprocessor">    #define CHECKFLASHEEPROMECC_FAIL2   31U</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a98b1e3e27d73d1e82e3b0e3e70f6b30a">  340</a></span>&#160;<span class="preprocessor">    #define CHECKFLASHEEPROMECC_FAIL3   32U</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#abb27d83424219db43bb0510f0700fa09">  341</a></span>&#160;<span class="preprocessor">    #define CHECKFLASHEEPROMECC_FAIL4   33U</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#aff5c5a26aae744c0f4f08b377fc1a600">  342</a></span>&#160;<span class="preprocessor">    #define CHECKPLL1SLIP_FAIL1      34U</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a4e3184d98e0ce9f972ca6d99b4a33b89">  343</a></span>&#160;<span class="preprocessor">    #define CHECKRAMADDRPARITY_FAIL1     35U</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#ad8b7df35ad159115c9c5d9f31180d23e">  344</a></span>&#160;<span class="preprocessor">    #define CHECKRAMADDRPARITY_FAIL2     36U</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a4e6a4641e6e1910d58b6aa5f15ebd30a">  345</a></span>&#160;<span class="preprocessor">    #define CHECKRAMUERRTEST_FAIL1   37U</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a2058f60f557d121472d78be2a1e0be56">  346</a></span>&#160;<span class="preprocessor">    #define CHECKRAMUERRTEST_FAIL2   38U</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#a1cd0263f8d9e1086d16872a1d161911d">  347</a></span>&#160;<span class="preprocessor">    #define FMCBUS1PARITYCHECK_FAIL1     39U</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="rm4__selftest_8h.html#acd60ff5ea372fd4b33bc0d0f10a0f0a3">  348</a></span>&#160;<span class="preprocessor">    #define FMCBUS1PARITYCHECK_FAIL2     40U</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="comment">/* lint -e762*/</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    </div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="comment">//function protos</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga96edfd9ec9f3baa919d75b907c2c5ff5">vRM4_SELFTEST__Init</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    Luint32 <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#gae7b0851ce931738d8db61af89d5033f2">u32RM4_SELFTEST__Get_FaultFlags</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga0e7ff6fb715b75449e4296142bb7c8b9">vRM4_SELFTEST__STC_Check</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga796a022ffe118b558d9f238f45587202">vRM4_SELFTEST__CPU_Test</a>(Luint32 no_of_intervals, Luint32 max_timeout, Luint8 restart_test);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga15e09cb40dd00912791c8cf65bb8bfff">vRM4_SELFTEST__EnableParity</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga9904a2084b59a46cbcfb382d9454fe59">vRM4_SELFTEST__DisableParity</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga5db9bc503762a08d21e72aeec09538c5">vRM4_SELFTEST__CCM_Check</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga980059e7eb022e1e80b3e1bddf1671e1">vRM4_SELFTEST__Set_FailNotification</a>(Luint32 flag);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga7c04ed15049253821c4c9df645d504f3">vRM4_SELFTEST__EFuse_Check</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga723ef36ec258fdc87773b77be64bc29d">vRM4_SELFTEST__EFuse_SelfTest</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    Luint8 <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#gaf42e5ed15f2802e8cd2246349ff6bc86">u8RM4_SELFTEST__EFuse_StuckZeroTest</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    Luint8 <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga623abf706f7336c17fd0f85f99ef3577">u8RM4_SELFTEST__EFuse_CheckSelfTest</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga7e0a51d5bf4d9ce68c9c48c0f8c86c8d">vRM4_SELFTEST__MemoryInit</a>(Luint32 ram);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga55d9b9b8b0cbe6cd78f26e79f1769cca">vRM4_SELFTEST__Check_RAMECC</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga342db8e52cdacb3d5d244f7b2c4ab1e5">vRM4_SELFTEST__DMA_ParityCheck</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga99486c52cfcdaefae8274b8d52e1e979">vRM4_SELFTEST__VIM_ParityCheck</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#gae8278c13f5c483fcd91db96f7178a4e1">vRM4_SELFTEST__MIBSPI1_ParityCheck</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga7e1048e4ba958d2f354218c25788640e">vRM4_SELFTEST__MIBSPI3_ParityCheck</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga87e7352ba346f394970f344d2b6e07e1">vRM4_SELFTEST__MIBSPI5_ParityCheck</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga8013df43e890af1c86bf75522b855da1">vRM4_SELFTEST__N2HET1_ParityCheck</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="rm4__selftest_8h.html#ab9b17fb94fc00164a4f297752a013394">vRM4_SELFTEST__N2HET2_ParityCheck</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga227eee17f7e701e6a3edd6c34d207ad5">vRM4_SELFTEST__CAN1_ParityCheck</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga38219fe108dc27b0ab4aa6e0f9378653">vRM4_SELFTEST__CAN2_ParityCheck</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga4f39c1122f6c3c26e4133b56b0ce0ff1">vRM4_SELFTEST__CAN3_ParityCheck</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga6be7d3bfe42660f3218df1516236e076">vRM4_SELFTEST__ADC1_ParityCheck</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="rm4__selftest_8h.html#adb6e7ce163730f9ec7b48064c2208e87">vRM4_SELFTEST__ADC2_ParityCheck</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="comment">/* lint +e762*/</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    </div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a31c36c35bbfe957b4f6225cf67dd1f58"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a31c36c35bbfe957b4f6225cf67dd1f58">PBIST_DOWN1a_DP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:104</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga7c04ed15049253821c4c9df645d504f3"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga7c04ed15049253821c4c9df645d504f3">vRM4_SELFTEST__EFuse_Check</a></div><div class="ttdeci">void vRM4_SELFTEST__EFuse_Check(void)</div><div class="ttdoc">EFUSE module self check Driver. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:171</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga15e09cb40dd00912791c8cf65bb8bfff"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga15e09cb40dd00912791c8cf65bb8bfff">vRM4_SELFTEST__EnableParity</a></div><div class="ttdeci">void vRM4_SELFTEST__EnableParity(void)</div><div class="ttdoc">This function enables RAM parity for all peripherals for which RAM parity check is enabled...</div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:1265</div></div>
<div class="ttc" id="rm4__selftest____fault__flags_8h_html"><div class="ttname"><a href="rm4__selftest____fault__flags_8h.html">rm4_selftest__fault_flags.h</a></div></div>
<div class="ttc" id="structstc_base_html_a3a21b98e3081f19bed5c1c6f6894845a"><div class="ttname"><a href="structstc_base.html#a3a21b98e3081f19bed5c1c6f6894845a">stcBase::STCGCR0</a></div><div class="ttdeci">Luint32 STCGCR0</div><div class="ttdoc">0x0000: STC Control Register 0 </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:156</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga8013df43e890af1c86bf75522b855da1"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga8013df43e890af1c86bf75522b855da1">vRM4_SELFTEST__N2HET1_ParityCheck</a></div><div class="ttdeci">void vRM4_SELFTEST__N2HET1_ParityCheck(void)</div><div class="ttdoc">Routine to check HET1 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:788</div></div>
<div class="ttc" id="structstc__config__reg_html"><div class="ttname"><a href="structstc__config__reg.html">stc_config_reg</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:185</div></div>
<div class="ttc" id="rm4__selftest_8h_html_aedcde68ef8c4640e211695cebd10afa3"><div class="ttname"><a href="rm4__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3">pbistPort</a></div><div class="ttdeci">pbistPort</div><div class="ttdoc">Alias names for pbist Port number. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:67</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga55d9b9b8b0cbe6cd78f26e79f1769cca"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga55d9b9b8b0cbe6cd78f26e79f1769cca">vRM4_SELFTEST__Check_RAMECC</a></div><div class="ttdeci">void vRM4_SELFTEST__Check_RAMECC(void)</div><div class="ttdoc">Check TCRAM ECC error detection logic. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:892</div></div>
<div class="ttc" id="rm4__selftest_8h_html_aedcde68ef8c4640e211695cebd10afa3a2f1ea5882d645e86e9a7e8f809c5f5ea"><div class="ttname"><a href="rm4__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3a2f1ea5882d645e86e9a7e8f809c5f5ea">PBIST_PORT0</a></div><div class="ttdoc">Alias for PBIST Port 0. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:69</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a2c1c27da2103ab9b7a079539c19d51b4"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2c1c27da2103ab9b7a079539c19d51b4">PBIST_DTXN2a_DP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:110</div></div>
<div class="ttc" id="fault__tree____public_8h_html"><div class="ttname"><a href="fault__tree____public_8h.html">fault_tree__public.h</a></div><div class="ttdoc">Public structures for the fault tree. </div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga38219fe108dc27b0ab4aa6e0f9378653"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga38219fe108dc27b0ab4aa6e0f9378653">vRM4_SELFTEST__CAN2_ParityCheck</a></div><div class="ttdeci">void vRM4_SELFTEST__CAN2_ParityCheck(void)</div><div class="ttdoc">Routine to check CAN2 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:1045</div></div>
<div class="ttc" id="structstc__config__reg_html_ac3463136b1099bbff1c039f8ea77cdb9"><div class="ttname"><a href="structstc__config__reg.html#ac3463136b1099bbff1c039f8ea77cdb9">stc_config_reg::CONFIG_STCGCR1</a></div><div class="ttdeci">Luint32 CONFIG_STCGCR1</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:188</div></div>
<div class="ttc" id="structstc_base_html_a2f1d5a21dfeab4f2f8785ad89d305f6f"><div class="ttname"><a href="structstc_base.html#a2f1d5a21dfeab4f2f8785ad89d305f6f">stcBase::CPU2_CURMISR1</a></div><div class="ttdeci">Luint32 CPU2_CURMISR1</div><div class="ttdoc">0x0034: STC CPU1 Current MISR Register </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:169</div></div>
<div class="ttc" id="struct_f_a_u_l_t___t_r_e_e_____p_u_b_l_i_c___t_html"><div class="ttname"><a href="struct_f_a_u_l_t___t_r_e_e_____p_u_b_l_i_c___t.html">FAULT_TREE__PUBLIC_T</a></div><div class="ttdoc">The public structure for the fault tree data type to be used with every application. </div><div class="ttdef"><b>Definition:</b> fault_tree__public.h:21</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adb6e7ce163730f9ec7b48064c2208e87"><div class="ttname"><a href="rm4__selftest_8h.html#adb6e7ce163730f9ec7b48064c2208e87">vRM4_SELFTEST__ADC2_ParityCheck</a></div><div class="ttdeci">void vRM4_SELFTEST__ADC2_ParityCheck(void)</div></div>
<div class="ttc" id="structstc_base_html_aa2cc5f8af82bcebe2a4a2f3191af1475"><div class="ttname"><a href="structstc_base.html#aa2cc5f8af82bcebe2a4a2f3191af1475">stcBase::CPU1_CURMISR1</a></div><div class="ttdeci">Luint32 CPU1_CURMISR1</div><div class="ttdoc">0x0024: STC CPU1 Current MISR Register </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:165</div></div>
<div class="ttc" id="structstc_base_html_a56a5dff3a8c4780aec22a7052209293e"><div class="ttname"><a href="structstc_base.html#a56a5dff3a8c4780aec22a7052209293e">stcBase::STCGCR1</a></div><div class="ttdeci">Luint32 STCGCR1</div><div class="ttdoc">0x0004: STC Control Register 1 </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:157</div></div>
<div class="ttc" id="structstc_base_html_abb88faafdeeed84a58d86289fbf82e1a"><div class="ttname"><a href="structstc_base.html#abb88faafdeeed84a58d86289fbf82e1a">stcBase::CPU2_CURMISR2</a></div><div class="ttdeci">Luint32 CPU2_CURMISR2</div><div class="ttdoc">0x0030: STC CPU1 Current MISR Register </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:168</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga5db9bc503762a08d21e72aeec09538c5"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga5db9bc503762a08d21e72aeec09538c5">vRM4_SELFTEST__CCM_Check</a></div><div class="ttdeci">void vRM4_SELFTEST__CCM_Check(void)</div><div class="ttdoc">This function self checks the CCM module. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:354</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga342db8e52cdacb3d5d244f7b2c4ab1e5"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga342db8e52cdacb3d5d244f7b2c4ab1e5">vRM4_SELFTEST__DMA_ParityCheck</a></div><div class="ttdeci">void vRM4_SELFTEST__DMA_ParityCheck(void)</div><div class="ttdoc">Routine to check DMA control packet RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:541</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_gae8278c13f5c483fcd91db96f7178a4e1"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#gae8278c13f5c483fcd91db96f7178a4e1">vRM4_SELFTEST__MIBSPI1_ParityCheck</a></div><div class="ttdeci">void vRM4_SELFTEST__MIBSPI1_ParityCheck(void)</div><div class="ttdoc">Routine to check MIBSPI1 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:596</div></div>
<div class="ttc" id="structpbist__config__reg_html_aa9f9d70bb5e738e04b62b7830187015a"><div class="ttname"><a href="structpbist__config__reg.html#aa9f9d70bb5e738e04b62b7830187015a">pbist_config_reg::CONFIG_OVER</a></div><div class="ttdeci">Luint32 CONFIG_OVER</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:128</div></div>
<div class="ttc" id="localdef_8h_html"><div class="ttname"><a href="localdef_8h.html">localdef.h</a></div></div>
<div class="ttc" id="rm4__selftest_8h_html_ab9b17fb94fc00164a4f297752a013394"><div class="ttname"><a href="rm4__selftest_8h.html#ab9b17fb94fc00164a4f297752a013394">vRM4_SELFTEST__N2HET2_ParityCheck</a></div><div class="ttdeci">void vRM4_SELFTEST__N2HET2_ParityCheck(void)</div></div>
<div class="ttc" id="structpbist__config__reg_html_ada4959ac8d8ffecc736dd4ae79ac1115"><div class="ttname"><a href="structpbist__config__reg.html#ada4959ac8d8ffecc736dd4ae79ac1115">pbist_config_reg::CONFIG_RINFOU</a></div><div class="ttdeci">Luint32 CONFIG_RINFOU</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:133</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a8702034b17d9db4bb18e08316fcc4b73"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a8702034b17d9db4bb18e08316fcc4b73">PBIST_DOWN1a_SP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:105</div></div>
<div class="ttc" id="rm4__selftest_8h_html_a0337e3b52f237f6b89048c9fe8c4a210"><div class="ttname"><a href="rm4__selftest_8h.html#a0337e3b52f237f6b89048c9fe8c4a210">efc_config_reg_t</a></div><div class="ttdeci">struct efc_config_reg efc_config_reg_t</div></div>
<div class="ttc" id="structstc_base_html_ac52f88567da6c6af0dbe0cbd4306c89a"><div class="ttname"><a href="structstc_base.html#ac52f88567da6c6af0dbe0cbd4306c89a">stcBase::CPU1_CURMISR3</a></div><div class="ttdeci">Luint32 CPU1_CURMISR3</div><div class="ttdoc">0x001C: STC CPU1 Current MISR Register </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:163</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga0e7ff6fb715b75449e4296142bb7c8b9"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga0e7ff6fb715b75449e4296142bb7c8b9">vRM4_SELFTEST__STC_Check</a></div><div class="ttdeci">void vRM4_SELFTEST__STC_Check(void)</div><div class="ttdoc">This function is called to perform STC module self check. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:52</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a5c6bcc919d0ee3f730d98812346148d8"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5c6bcc919d0ee3f730d98812346148d8">PBIST_March13N_SP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:103</div></div>
<div class="ttc" id="rm4__selftest_8h_html_a5610fbb58a6f5e2e7dc9dabf11a69c82"><div class="ttname"><a href="rm4__selftest_8h.html#a5610fbb58a6f5e2e7dc9dabf11a69c82">stc_config_reg_t</a></div><div class="ttdeci">struct stc_config_reg stc_config_reg_t</div></div>
<div class="ttc" id="struct__str_r_m4_s_t_html_ab1ad8e4a6d628a6692f99f445c8aee47"><div class="ttname"><a href="struct__str_r_m4_s_t.html#ab1ad8e4a6d628a6692f99f445c8aee47">_strRM4ST::sFaultFlags</a></div><div class="ttdeci">FAULT_TREE__PUBLIC_T sFaultFlags</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:25</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga87e7352ba346f394970f344d2b6e07e1"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga87e7352ba346f394970f344d2b6e07e1">vRM4_SELFTEST__MIBSPI5_ParityCheck</a></div><div class="ttdeci">void vRM4_SELFTEST__MIBSPI5_ParityCheck(void)</div><div class="ttdoc">Routine to check MIBSPI5 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:722</div></div>
<div class="ttc" id="structstc_base_html_afaebe198324e8fbc1164b9e41cfcdc8f"><div class="ttname"><a href="structstc_base.html#afaebe198324e8fbc1164b9e41cfcdc8f">stcBase::STCCICR</a></div><div class="ttdeci">Luint32 STCCICR</div><div class="ttdoc">0x0010: STC Self-Test Current Interval Count Register </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:160</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a145f5abb0d1630f7dc3919cab37af13b"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a145f5abb0d1630f7dc3919cab37af13b">PBIST_March13N_DP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:102</div></div>
<div class="ttc" id="structstc_base_html_a92d5ec612f520e32f6051d52d516a1cd"><div class="ttname"><a href="structstc_base.html#a92d5ec612f520e32f6051d52d516a1cd">stcBase::STCCADDR</a></div><div class="ttdeci">Luint32 STCCADDR</div><div class="ttdoc">0x000C: STC Self-Test Current ROM Address Register </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:159</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0af4dbf763a322a39325c6fe8ef24512f3"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0af4dbf763a322a39325c6fe8ef24512f3">PBIST_TripleReadSlow</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:100</div></div>
<div class="ttc" id="structstc__config__reg_html_a4d7bcf3c741a3220dfb3f23f86cef2df"><div class="ttname"><a href="structstc__config__reg.html#a4d7bcf3c741a3220dfb3f23f86cef2df">stc_config_reg::CONFIG_STCGCR0</a></div><div class="ttdeci">Luint32 CONFIG_STCGCR0</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:187</div></div>
<div class="ttc" id="struct__str_r_m4_s_t_html"><div class="ttname"><a href="struct__str_r_m4_s_t.html">_strRM4ST</a></div><div class="ttdoc">Selftest Structure. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:23</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a3cb6e6cbfa091ed9eb5158e68a2bb573"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a3cb6e6cbfa091ed9eb5158e68a2bb573">PBIST_TripleReadFast</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:101</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga96edfd9ec9f3baa919d75b907c2c5ff5"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga96edfd9ec9f3baa919d75b907c2c5ff5">vRM4_SELFTEST__Init</a></div><div class="ttdeci">void vRM4_SELFTEST__Init(void)</div><div class="ttdoc">Init the self test module. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:38</div></div>
<div class="ttc" id="structstc_base_html_abeeab1aa84bcb15f7d8d0f7f8b594b49"><div class="ttname"><a href="structstc_base.html#abeeab1aa84bcb15f7d8d0f7f8b594b49">stcBase::CPU1_CURMISR2</a></div><div class="ttdeci">Luint32 CPU1_CURMISR2</div><div class="ttdoc">0x0020: STC CPU1 Current MISR Register </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:164</div></div>
<div class="ttc" id="structefc__config__reg_html"><div class="ttname"><a href="structefc__config__reg.html">efc_config_reg</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:294</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a2d2b586d443245d0b3f19719c8fa595e"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2d2b586d443245d0b3f19719c8fa595e">PBIST_PPMOSOpenSlice2_DP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:116</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a2cbd15e057f6952a6ae3e17e419aec79"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2cbd15e057f6952a6ae3e17e419aec79">PBIST_PPMOSOpenSlice1_DP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:114</div></div>
<div class="ttc" id="structpbist__config__reg_html_aa3020845ec4d1866eb6db1a79e8ee98c"><div class="ttname"><a href="structpbist__config__reg.html#aa3020845ec4d1866eb6db1a79e8ee98c">pbist_config_reg::CONFIG_ROM</a></div><div class="ttdeci">Luint32 CONFIG_ROM</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:130</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga9904a2084b59a46cbcfb382d9454fe59"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga9904a2084b59a46cbcfb382d9454fe59">vRM4_SELFTEST__DisableParity</a></div><div class="ttdeci">void vRM4_SELFTEST__DisableParity(void)</div><div class="ttdoc">This function disables RAM parity for all peripherals for which RAM parity check is enabled...</div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:1297</div></div>
<div class="ttc" id="structpbist__config__reg_html_aee7d5bcb9f5d81b9dad19b5027a97813"><div class="ttname"><a href="structpbist__config__reg.html#aee7d5bcb9f5d81b9dad19b5027a97813">pbist_config_reg::CONFIG_RINFOL</a></div><div class="ttdeci">Luint32 CONFIG_RINFOL</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:132</div></div>
<div class="ttc" id="structefc__config__reg_html_a111b3a3551bfd04486490c95c46dcb4f"><div class="ttname"><a href="structefc__config__reg.html#a111b3a3551bfd04486490c95c46dcb4f">efc_config_reg::CONFIG_PINS</a></div><div class="ttdeci">Luint32 CONFIG_PINS</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:297</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga723ef36ec258fdc87773b77be64bc29d"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga723ef36ec258fdc87773b77be64bc29d">vRM4_SELFTEST__EFuse_SelfTest</a></div><div class="ttdeci">void vRM4_SELFTEST__EFuse_SelfTest(void)</div><div class="ttdoc">EFUSE module self check Driver. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:291</div></div>
<div class="ttc" id="structstc_base_html_a7ab8e4f0c361e2d9f3ce4d7bc018541f"><div class="ttname"><a href="structstc_base.html#a7ab8e4f0c361e2d9f3ce4d7bc018541f">stcBase::STCFSTAT</a></div><div class="ttdeci">Luint32 STCFSTAT</div><div class="ttdoc">0x0018: STC Self-Test Fail Status Register </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:162</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a2d81c60e8e03c58e685ce600819be3b9"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a2d81c60e8e03c58e685ce600819be3b9">PBIST_PMOSOpen_DP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:112</div></div>
<div class="ttc" id="structpbist__config__reg_html_a90018eabd1bfbdf797efa445263b3a79"><div class="ttname"><a href="structpbist__config__reg.html#a90018eabd1bfbdf797efa445263b3a79">pbist_config_reg::CONFIG_RAMT</a></div><div class="ttdeci">Luint32 CONFIG_RAMT</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:124</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga796a022ffe118b558d9f238f45587202"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga796a022ffe118b558d9f238f45587202">vRM4_SELFTEST__CPU_Test</a></div><div class="ttdeci">void vRM4_SELFTEST__CPU_Test(Luint32 no_of_intervals, Luint32 max_timeout, Luint8 restart_test)</div><div class="ttdoc">This function is called to perform CPU self test using STC module. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:103</div></div>
<div class="ttc" id="structstc_base_html_a481b394f7613cad9b721f5ade5bc664b"><div class="ttname"><a href="structstc_base.html#a481b394f7613cad9b721f5ade5bc664b">stcBase::CPU2_CURMISR0</a></div><div class="ttdeci">Luint32 CPU2_CURMISR0</div><div class="ttdoc">0x0038: STC CPU1 Current MISR Register </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:170</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a3b93011b85a66e4b539f3546d9d511a4"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a3b93011b85a66e4b539f3546d9d511a4">PBIST_Precharge_SP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:109</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga7e0a51d5bf4d9ce68c9c48c0f8c86c8d"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga7e0a51d5bf4d9ce68c9c48c0f8c86c8d">vRM4_SELFTEST__MemoryInit</a></div><div class="ttdeci">void vRM4_SELFTEST__MemoryInit(Luint32 ram)</div><div class="ttdoc">This function is called to perform Memory initialization of selected RAM&amp;#39;s. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:460</div></div>
<div class="ttc" id="structpbist__config__reg_html"><div class="ttname"><a href="structpbist__config__reg.html">pbist_config_reg</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:122</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0ad17fc4abcff110ca8d3e8fd7ce1c252b"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad17fc4abcff110ca8d3e8fd7ce1c252b">PBIST_MapColumn_DP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:106</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a89088597e412ed375f0fb37dfd075e0c"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a89088597e412ed375f0fb37dfd075e0c">PBIST_PMOSOpen_SP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:113</div></div>
<div class="ttc" id="rm4__selftest_8h_html_a548b0dd68c450559a31ac21d51191cfc"><div class="ttname"><a href="rm4__selftest_8h.html#a548b0dd68c450559a31ac21d51191cfc">pbist_config_reg_t</a></div><div class="ttdeci">struct pbist_config_reg pbist_config_reg_t</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga6be7d3bfe42660f3218df1516236e076"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga6be7d3bfe42660f3218df1516236e076">vRM4_SELFTEST__ADC1_ParityCheck</a></div><div class="ttdeci">void vRM4_SELFTEST__ADC1_ParityCheck(void)</div><div class="ttdoc">Routine to check ADC1 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:1164</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0ad80f8831809b125fcf872eb2d8fa2516"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad80f8831809b125fcf872eb2d8fa2516">PBIST_Precharge_DP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:108</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga4f39c1122f6c3c26e4133b56b0ce0ff1"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga4f39c1122f6c3c26e4133b56b0ce0ff1">vRM4_SELFTEST__CAN3_ParityCheck</a></div><div class="ttdeci">void vRM4_SELFTEST__CAN3_ParityCheck(void)</div><div class="ttdoc">Routine to check CAN3 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:1102</div></div>
<div class="ttc" id="structstc_base_html_a23f5009c7bb1ac78129d2bd24fbbada9"><div class="ttname"><a href="structstc_base.html#a23f5009c7bb1ac78129d2bd24fbbada9">stcBase::STCGSTAT</a></div><div class="ttdeci">Luint32 STCGSTAT</div><div class="ttdoc">0x0014: STC Self-Test Global Status Register </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:161</div></div>
<div class="ttc" id="structstc__config__reg_html_aa6aa74e6ab0a14f58504e1011af96d9a"><div class="ttname"><a href="structstc__config__reg.html#aa6aa74e6ab0a14f58504e1011af96d9a">stc_config_reg::CONFIG_STCSCSCR</a></div><div class="ttdeci">Luint32 CONFIG_STCSCSCR</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:190</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0afb1cda150331bf0cf361e08acf4ebeba"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0afb1cda150331bf0cf361e08acf4ebeba">PBIST_PPMOSOpenSlice1_SP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:115</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga7e1048e4ba958d2f354218c25788640e"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga7e1048e4ba958d2f354218c25788640e">vRM4_SELFTEST__MIBSPI3_ParityCheck</a></div><div class="ttdeci">void vRM4_SELFTEST__MIBSPI3_ParityCheck(void)</div><div class="ttdoc">Routine to check MIBSPI3 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:660</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_gaf42e5ed15f2802e8cd2246349ff6bc86"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#gaf42e5ed15f2802e8cd2246349ff6bc86">u8RM4_SELFTEST__EFuse_StuckZeroTest</a></div><div class="ttdeci">Luint8 u8RM4_SELFTEST__EFuse_StuckZeroTest(void)</div><div class="ttdoc">Checks to see if the EFUSE Stuck at zero test is completed successfully. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:224</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga99486c52cfcdaefae8274b8d52e1e979"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga99486c52cfcdaefae8274b8d52e1e979">vRM4_SELFTEST__VIM_ParityCheck</a></div><div class="ttdeci">void vRM4_SELFTEST__VIM_ParityCheck(void)</div><div class="ttdoc">Routine to check VIM RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:487</div></div>
<div class="ttc" id="rm4__selftest_8h_html_a5e1d7220320431170c837b8c32edef75"><div class="ttname"><a href="rm4__selftest_8h.html#a5e1d7220320431170c837b8c32edef75">stcBASE_t</a></div><div class="ttdeci">volatile struct stcBase stcBASE_t</div></div>
<div class="ttc" id="rm4__selftest_8h_html_aedcde68ef8c4640e211695cebd10afa3ac933996e0cb7472c44de4b2f2f18e340"><div class="ttname"><a href="rm4__selftest_8h.html#aedcde68ef8c4640e211695cebd10afa3ac933996e0cb7472c44de4b2f2f18e340">PBIST_PORT1</a></div><div class="ttdoc">Alias for PBIST Port 1. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:70</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga227eee17f7e701e6a3edd6c34d207ad5"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga227eee17f7e701e6a3edd6c34d207ad5">vRM4_SELFTEST__CAN1_ParityCheck</a></div><div class="ttdeci">void vRM4_SELFTEST__CAN1_ParityCheck(void)</div><div class="ttdoc">Routine to check CAN1 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:987</div></div>
<div class="ttc" id="structstc_base_html_ac649739dfe593b1960d2640178a698e7"><div class="ttname"><a href="structstc_base.html#ac649739dfe593b1960d2640178a698e7">stcBase::CPU2_CURMISR3</a></div><div class="ttdeci">Luint32 CPU2_CURMISR3</div><div class="ttdoc">0x002C: STC CPU1 Current MISR Register </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:167</div></div>
<div class="ttc" id="structefc__config__reg_html_a0d7c30354fe4f6aafca792de715a835e"><div class="ttname"><a href="structefc__config__reg.html#a0d7c30354fe4f6aafca792de715a835e">efc_config_reg::CONFIG_BOUNDARY</a></div><div class="ttdeci">Luint32 CONFIG_BOUNDARY</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:296</div></div>
<div class="ttc" id="structpbist__config__reg_html_ad4b7e3af5b40d87a949c7d1bebb97dfa"><div class="ttname"><a href="structpbist__config__reg.html#ad4b7e3af5b40d87a949c7d1bebb97dfa">pbist_config_reg::CONFIG_ALGO</a></div><div class="ttdeci">Luint32 CONFIG_ALGO</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:131</div></div>
<div class="ttc" id="structpbist__config__reg_html_aba37626b1817a9df1858704f7cdbebfd"><div class="ttname"><a href="structpbist__config__reg.html#aba37626b1817a9df1858704f7cdbebfd">pbist_config_reg::CONFIG_FSRDL1</a></div><div class="ttdeci">Luint32 CONFIG_FSRDL1</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:129</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a5abf31dabee80e33a7edcc1b1c6624c0"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5abf31dabee80e33a7edcc1b1c6624c0">PBIST_PPMOSOpenSlice2_SP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:117</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0">pbistAlgo</a></div><div class="ttdeci">pbistAlgo</div><div class="ttdoc">Alias names for pbist Algorithm. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:98</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_gae7b0851ce931738d8db61af89d5033f2"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#gae7b0851ce931738d8db61af89d5033f2">u32RM4_SELFTEST__Get_FaultFlags</a></div><div class="ttdeci">Luint32 u32RM4_SELFTEST__Get_FaultFlags(void)</div><div class="ttdoc">Return the self test fault flags. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:144</div></div>
<div class="ttc" id="structstc_base_html"><div class="ttname"><a href="structstc_base.html">stcBase</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:154</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga980059e7eb022e1e80b3e1bddf1671e1"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga980059e7eb022e1e80b3e1bddf1671e1">vRM4_SELFTEST__Set_FailNotification</a></div><div class="ttdeci">void vRM4_SELFTEST__Set_FailNotification(Luint32 flag)</div><div class="ttdoc">This function is called if there is a self test fail with appropriate flag. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:157</div></div>
<div class="ttc" id="structpbist__config__reg_html_a2f82bf16c6cac3f750765ad8d5770f14"><div class="ttname"><a href="structpbist__config__reg.html#a2f82bf16c6cac3f750765ad8d5770f14">pbist_config_reg::CONFIG_DLR</a></div><div class="ttdeci">Luint32 CONFIG_DLR</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:125</div></div>
<div class="ttc" id="structstc_base_html_a775b409faf1dc7fc1d0a47c8dbbfb59f"><div class="ttname"><a href="structstc_base.html#a775b409faf1dc7fc1d0a47c8dbbfb59f">stcBase::STCSCSCR</a></div><div class="ttdeci">Luint32 STCSCSCR</div><div class="ttdoc">0x003C: STC Signature Compare Self-Check Register </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:171</div></div>
<div class="ttc" id="structstc__config__reg_html_a04bdf6a978b8ce99d84b83f68150df60"><div class="ttname"><a href="structstc__config__reg.html#a04bdf6a978b8ce99d84b83f68150df60">stc_config_reg::CONFIG_STCTPR</a></div><div class="ttdeci">Luint32 CONFIG_STCTPR</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:189</div></div>
<div class="ttc" id="group___s_e_l_f_t_e_s_t_____c_o_r_e_html_ga623abf706f7336c17fd0f85f99ef3577"><div class="ttname"><a href="group___s_e_l_f_t_e_s_t_____c_o_r_e.html#ga623abf706f7336c17fd0f85f99ef3577">u8RM4_SELFTEST__EFuse_CheckSelfTest</a></div><div class="ttdeci">Luint8 u8RM4_SELFTEST__EFuse_CheckSelfTest(void)</div><div class="ttdoc">EFUSE module self check Driver. </div><div class="ttdef"><b>Definition:</b> rm4_selftest.c:311</div></div>
<div class="ttc" id="structstc_base_html_a2f8348d216028cce46424f4db60bb894"><div class="ttname"><a href="structstc_base.html#a2f8348d216028cce46424f4db60bb894">stcBase::STCTPR</a></div><div class="ttdeci">Luint32 STCTPR</div><div class="ttdoc">0x0008: STC Self-Test Run Timeout Counter Preload Register </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:158</div></div>
<div class="ttc" id="structpbist__config__reg_html_a60f0defdb2c53aafd0ef88c866104ba8"><div class="ttname"><a href="structpbist__config__reg.html#a60f0defdb2c53aafd0ef88c866104ba8">pbist_config_reg::CONFIG_PBISTID</a></div><div class="ttdeci">Luint32 CONFIG_PBISTID</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:127</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0ad9f3d4a20607f6b6b9745a1b8461d5fd"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0ad9f3d4a20607f6b6b9745a1b8461d5fd">PBIST_DTXN2a_SP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:111</div></div>
<div class="ttc" id="structefc__config__reg_html_a2ce851df77d84d4d433ace8e6a7287b8"><div class="ttname"><a href="structefc__config__reg.html#a2ce851df77d84d4d433ace8e6a7287b8">efc_config_reg::CONFIG_SELFTESTCYCLES</a></div><div class="ttdeci">Luint32 CONFIG_SELFTESTCYCLES</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:298</div></div>
<div class="ttc" id="structpbist__config__reg_html_a23dd1034bc4baa57123edaf6fe67db3a"><div class="ttname"><a href="structpbist__config__reg.html#a23dd1034bc4baa57123edaf6fe67db3a">pbist_config_reg::CONFIG_PACT</a></div><div class="ttdeci">Luint32 CONFIG_PACT</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:126</div></div>
<div class="ttc" id="rm4__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a73e5dcee238f5f5d45e510363979bd8f"><div class="ttname"><a href="rm4__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a73e5dcee238f5f5d45e510363979bd8f">PBIST_MapColumn_SP</a></div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:107</div></div>
<div class="ttc" id="structstc_base_html_ae8e88ba2e3b2c27b5a7c0ecb502bd19f"><div class="ttname"><a href="structstc_base.html#ae8e88ba2e3b2c27b5a7c0ecb502bd19f">stcBase::CPU1_CURMISR0</a></div><div class="ttdeci">Luint32 CPU1_CURMISR0</div><div class="ttdoc">0x0028: STC CPU1 Current MISR Register </div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:166</div></div>
<div class="ttc" id="structefc__config__reg_html_a8bf154acce29ea8d082986d9099ac55a"><div class="ttname"><a href="structefc__config__reg.html#a8bf154acce29ea8d082986d9099ac55a">efc_config_reg::CONFIG_SELFTESTSIGN</a></div><div class="ttdeci">Luint32 CONFIG_SELFTESTSIGN</div><div class="ttdef"><b>Definition:</b> rm4_selftest.h:299</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2816495b1f5d63754796a37cec6ece7c.html">COMMON_CODE</a></li><li class="navelem"><a class="el" href="dir_07710f0e203861a2cde128d568f0b75e.html">RM4</a></li><li class="navelem"><a class="el" href="dir_332ab047cb2fab30da908097b30f786e.html">LCCM221__RM4__SELFTEST</a></li><li class="navelem"><a class="el" href="rm4__selftest_8h.html">rm4_selftest.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
