; Listing generated by Microsoft (R) Optimizing Compiler Version 14.01.60511.01 

	TTL	C:\WINCE600\PLATFORM\COMMON\SRC\SOC\PXA27X_MS_V1\OAL\TIMER\VARTICK\idle.c
	CODE32

  00000			 AREA	 |.drectve|, DRECTVE
	DCB	"-defaultlib:LIBCMT "
	DCB	"-defaultlib:OLDNAMES "


  00000			 AREA	 |.bss|, NOINIT
|m_pMemCtrl| %	0x4

  00000			 AREA	 |.rdata|, DATA, READONLY
|EdbgVendorIds| DCW 0x0
	DCW	0x0
	DCD	0x4033
	DCB	0x1
	DCB	"AD", 0x0
	DCW	0x1050
	DCW	0x940
	DCD	0x4005
	DCB	0x1
	DCB	"LS", 0x0
	DCW	0x1050
	DCW	0x940
	DCD	0x2078
	DCB	0x1
	DCB	"LS", 0x0
	DCW	0x10ec
	DCW	0x8029
	DCD	0xc0f0
	DCB	0x1
	DCB	"KS", 0x0
	DCW	0x10ec
	DCW	0x8129
	DCD	0x0
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x10ec
	DCW	0x8139
	DCD	0x900b
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x10ec
	DCW	0x8139
	DCD	0xd0c9
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x10ec
	DCW	0x8139
	DCD	0xe04c
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x1186
	DCW	0x1300
	DCD	0x50ba
	DCB	0x4
	DCB	"DL", 0x0
	DCW	0x100b
	DCW	0x20
	DCD	0xa0cc
	DCB	0x5
	DCB	"NG", 0x0
	DCW	0x10b7
	DCW	0x9050
	DCD	0x6008
	DCB	0x6
	DCB	"3C", 0x0
	DCW	0x10b7
	DCW	0x9200
	DCD	0x476
	DCB	0x6
	DCB	"3C", 0x0
	EXPORT	|OALCPUIdle|
	IMPORT	|INTERRUPTS_OFF|
	IMPORT	|CPUEnterIdle|
	IMPORT	|OALPAtoVA|
; File c:\wince600\platform\common\src\soc\pxa27x_ms_v1\oal\timer\vartick\idle.c

  00000			 AREA	 |.pdata|, PDATA
|$T43157| DCD	|$LN6@OALCPUIdle|
	DCD	0x40001501
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |OALCPUIdle| PROC

; 53   : {

  00000		 |$LN6@OALCPUIdle|
  00000	e92d4010	 stmdb       sp!, {r4, lr}
  00004		 |$M43154|

; 54   :     extern void CPUEnterIdle(void);
; 55   : 
; 56   :     if (!m_pMemCtrl)

  00004	e59f4044	 ldr         r4, [pc, #0x44]
  00008	e5940000	 ldr         r0, [r4]
  0000c	e3500000	 cmp         r0, #0
  00010	1a000003	 bne         |$LN1@OALCPUIdle|

; 57   :         m_pMemCtrl = (PBULVERSE_MEMCTRL_REG) OALPAtoUA(BULVERDE_BASE_REG_PA_MEMC);

  00014	e3a01000	 mov         r1, #0
  00018	e3a00312	 mov         r0, #0x12, 6
  0001c	eb000000	 bl          OALPAtoVA
  00020	e5840000	 str         r0, [r4]
  00024		 |$LN1@OALCPUIdle|

; 58   : 
; 59   :     // Enable Auto power down of SDRAM & synchronous flash
; 60   :     //
; 61   :     m_pMemCtrl->mdrefr |= MEMCTRL_MDREFR_APD;

  00024	e5903004	 ldr         r3, [r0, #4]
  00028	e3833601	 orr         r3, r3, #1, 12
  0002c	e5803004	 str         r3, [r0, #4]

; 62   :     
; 63   :     // No need to turn interrupts on, CPUEnterIdle will do this automatically.
; 64   :     // The scheduler does not handle interrupts that occur before 
; 65   :     // CPUEnterIdle executes! 
; 66   : 
; 67   :     // Do not call INTERRUPTS_ON()
; 68   :     
; 69   :     CPUEnterIdle();

  00030	eb000000	 bl          CPUEnterIdle

; 70   : 
; 71   :     INTERRUPTS_OFF();

  00034	eb000000	 bl          INTERRUPTS_OFF

; 72   : 
; 73   :     // Disable auto power down of SDRAM & synchronous flash
; 74   :     // (If APD is set a latency penalty of one memory cycle is incurred for 
; 75   :     //  restarting SDCLK and SDCKE between non-consecutive SDRAM/synchronous
; 76   :     //  memory flash transfers. Disabling APD improves the memory throughput
; 77   :     //  during normal operation)
; 78   :     //
; 79   :     m_pMemCtrl->mdrefr &= ~(MEMCTRL_MDREFR_APD);

  00038	e5942000	 ldr         r2, [r4]
  0003c	e5923004	 ldr         r3, [r2, #4]
  00040	e3c33601	 bic         r3, r3, #1, 12
  00044	e5823004	 str         r3, [r2, #4]

; 80   : 
; 81   : }

  00048	e8bd4010	 ldmia       sp!, {r4, lr}
  0004c	e12fff1e	 bx          lr
  00050		 |$LN7@OALCPUIdle|
  00050		 |$LN8@OALCPUIdle|
  00050	00000000	 DCD         |m_pMemCtrl|
  00054		 |$M43155|

			 ENDP  ; |OALCPUIdle|

	END
