/**
 * @module MatMul_Controller
 * @brief Controller for Tiled Matrix Multiplication on the Systolic Array.
 *
 * Handles the feeding of data into the SA with proper skew (delay) for systolic execution.
 * Manages both Weight Stationary (WS) and Output Stationary (OS) schedules.
 *
 * @param M Row dimension of the Tile (SA size).
 * @param N Col dimension of the Tile (SA size).
 */
module MatMul_Controller #(
    parameter M = 3,
    parameter N = 3
)(
    input wire clk,
    input wire reset,
    input wire start,
    output reg done,
    input wire output_stationary,
    input wire [64*M*M-1:0] A_tile_flat,
    input wire [64*M*M-1:0] W_tile_flat,
    output wire [64*M*M-1:0] C_tile_flat,
    input wire [7:0] k1,
    input wire [7:0] k2,
    input wire [7:0] k3
);

    wire [63:0] A_tile [0:M*M-1];
    wire [63:0] W_tile [0:M*M-1];
    reg [63:0] C_tile [0:M*M-1];
    
    genvar unpack_idx;
    generate
        for (unpack_idx = 0; unpack_idx < M*M; unpack_idx = unpack_idx + 1) begin : unpack_tiles
            assign A_tile[unpack_idx] = A_tile_flat[64*(unpack_idx+1)-1:64*unpack_idx];
            assign W_tile[unpack_idx] = W_tile_flat[64*(unpack_idx+1)-1:64*unpack_idx];
            assign C_tile_flat[64*(unpack_idx+1)-1:64*unpack_idx] = C_tile[unpack_idx];
        end
    endgenerate

    localparam IDLE = 4'd0;
    localparam WS_PRELOAD = 4'd1;
    localparam WS_COMPUTE = 4'd2;
    localparam WS_DONE = 4'd3;
    localparam OS_RESET = 4'd4;
    localparam OS_ACCUMULATE = 4'd5;
    localparam OS_DRAIN = 4'd6;
    localparam OS_DONE = 4'd7;
    
    reg [3:0] state, next_state;
    reg [15:0] cycle_counter;
    reg [15:0] total_cycles;
    
    reg sa_reset;
    reg sa_preload_valid;
    wire [64*N-1:0] sa_in_top_flat;
    wire [64*M-1:0] sa_in_left_flat;
    wire [64*M-1:0] sa_out_right_flat;
    wire [64*N-1:0] sa_out_bottom_flat;
    wire [64*M*N-1:0] sa_preload_data_flat;
    
    reg [63:0] sa_in_top [0:N-1];
    reg [63:0] sa_in_left [0:M-1];
    wire [63:0] sa_out_right [0:M-1];
    wire [63:0] sa_out_bottom [0:N-1];
    reg [63:0] sa_preload_data [0:M*N-1];
    
    genvar sa_idx;
    generate
        for (sa_idx = 0; sa_idx < N; sa_idx = sa_idx + 1) begin : pack_sa_top
            assign sa_in_top_flat[64*(sa_idx+1)-1:64*sa_idx] = sa_in_top[sa_idx];
            assign sa_out_bottom[sa_idx] = sa_out_bottom_flat[64*(sa_idx+1)-1:64*sa_idx];
        end
        for (sa_idx = 0; sa_idx < M; sa_idx = sa_idx + 1) begin : pack_sa_left
            assign sa_in_left_flat[64*(sa_idx+1)-1:64*sa_idx] = sa_in_left[sa_idx];
            assign sa_out_right[sa_idx] = sa_out_right_flat[64*(sa_idx+1)-1:64*sa_idx];
        end
        for (sa_idx = 0; sa_idx < M*N; sa_idx = sa_idx + 1) begin : pack_sa_preload
            assign sa_preload_data_flat[64*(sa_idx+1)-1:64*sa_idx] = sa_preload_data[sa_idx];
        end
    endgenerate
    
    integer i, j, k_idx, a_row, r_out, k_val;
    
    SA_MxN #(.M(M), .N(N)) sa_inst (
        .clk(clk),
        .reset(sa_reset),
        .output_stationary(output_stationary),
        .in_top(sa_in_top_flat),
        .in_left(sa_in_left_flat),
        .out_right(sa_out_right_flat),
        .out_bottom(sa_out_bottom_flat),
        .preload_valid(sa_preload_valid),
        .preload_data(sa_preload_data_flat)
    );
    
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            state <= IDLE;
        end else begin
            state <= next_state;
        end
    end
    
    always @(*) begin
        next_state = state;
        case (state)
            IDLE: begin
                if (start) begin
                    if (!output_stationary) begin
                        next_state = WS_PRELOAD;
                    end else begin
                        next_state = OS_RESET;
                    end
                end
            end
            
            WS_PRELOAD: begin
                next_state = WS_COMPUTE;
            end
            
            WS_COMPUTE: begin
                if (cycle_counter >= total_cycles - 1) begin
                    next_state = WS_DONE;
                end
            end
            
            WS_DONE: begin
                next_state = IDLE;
            end
            
            OS_RESET: begin
                next_state = OS_ACCUMULATE;
            end
            
            OS_ACCUMULATE: begin
                if (cycle_counter >= total_cycles - 1) begin
                    next_state = OS_DRAIN;
                end
            end
            
            OS_DRAIN: begin
                if (cycle_counter >= M - 1) begin
                    next_state = OS_DONE;
                end
            end
            
            OS_DONE: begin
                next_state = IDLE;
            end
            
            default: next_state = IDLE;
        endcase
    end
    
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            done <= 1'b0;
            sa_reset <= 1'b1;
            sa_preload_valid <= 1'b0;
            cycle_counter <= 16'd0;
            total_cycles <= 16'd0;
            
            for (i = 0; i < N; i = i + 1) begin
                sa_in_top[i] <= 64'h0;
            end
            for (i = 0; i < M; i = i + 1) begin
                sa_in_left[i] <= 64'h0;
            end
            for (i = 0; i < M*N; i = i + 1) begin
                sa_preload_data[i] <= 64'h0;
            end
            for (i = 0; i < M*M; i = i + 1) begin
                C_tile[i] <= 64'h0;
            end
        end else begin
            case (state)
                IDLE: begin
                    done <= 1'b0;
                    sa_reset <= 1'b0;
                    sa_preload_valid <= 1'b0;
                    cycle_counter <= 16'd0;
                    
                    if (start) begin
                        if (!output_stationary) begin
                            total_cycles <= k1 + M + N;
                        end else begin
                            total_cycles <= k2 + M + N;
                        end
                        
                        for (i = 0; i < M*M; i = i + 1) begin
                            C_tile[i] <= 64'h0;
                        end
                    end
                end
                
                WS_PRELOAD: begin
                    sa_preload_valid <= 1'b1;
                    
                    for (i = 0; i < M; i = i + 1) begin
                        for (j = 0; j < N; j = j + 1) begin
                            if ((i < k2) && (j < k3)) begin
                                sa_preload_data[i*N + j] <= W_tile[i*M + j];
                            end else begin
                                sa_preload_data[i*N + j] <= 64'h0;
                            end
                        end
                    end
                    
                    for (j = 0; j < N; j = j + 1) begin
                        sa_in_top[j] <= 64'h0;
                    end
                end
                
                WS_COMPUTE: begin
                    sa_preload_valid <= 1'b0;
                    
                    for (i = 0; i < M; i = i + 1) begin
                        a_row = cycle_counter - i;
                        if ((a_row >= 0) && (a_row < k1) && (i < k2)) begin
                            sa_in_left[i] <= A_tile[a_row * M + i];
                        end else begin
                            sa_in_left[i] <= 64'h0;
                        end
                    end
                    
                    for (j = 0; j < N; j = j + 1) begin
                        r_out = cycle_counter - M - j;
                        if ((r_out >= 0) && (r_out < k1) && (j < k3)) begin
                            C_tile[r_out * M + j] <= $realtobits($bitstoreal(C_tile[r_out * M + j]) + $bitstoreal(sa_out_bottom[j]));
                        end
                    end
                    
                    cycle_counter <= cycle_counter + 1;
                end
                
                WS_DONE: begin
                    done <= 1'b1;
                end
                
                OS_RESET: begin
                    sa_reset <= 1'b1;
                    cycle_counter <= 16'd0;
                end
                
                OS_ACCUMULATE: begin
                    sa_reset <= 1'b0;
                    sa_preload_valid <= 1'b0;
                    
                    for (i = 0; i < M; i = i + 1) begin
                        k_val = cycle_counter - i;
                        if ((k_val >= 0) && (k_val < k2) && (i < k1)) begin
                            sa_in_left[i] <= A_tile[i * M + k_val];
                        end else begin
                            sa_in_left[i] <= 64'h0;
                        end
                    end
                    
                    for (j = 0; j < N; j = j + 1) begin
                        k_val = cycle_counter - j;
                        if ((k_val >= 0) && (k_val < k2) && (j < k3)) begin
                            sa_in_top[j] <= W_tile[k_val * M + j];
                        end else begin
                            sa_in_top[j] <= 64'h0;
                        end
                    end
                    
                    cycle_counter <= cycle_counter + 1;
                end
                
                OS_DRAIN: begin
                    sa_preload_valid <= 1'b1;
                    
                    for (j = 0; j < N; j = j + 1) begin
                        sa_in_top[j] <= 64'h0;
                    end
                    for (i = 0; i < M; i = i + 1) begin
                        sa_in_left[i] <= 64'h0;
                    end
                    
                    for (j = 0; j < N; j = j + 1) begin
                        k_idx = M - 1 - cycle_counter;
                        if ((k_idx >= 0) && (k_idx < k1) && (j < k3)) begin
                            C_tile[k_idx * M + j] <= $realtobits($bitstoreal(C_tile[k_idx * M + j]) + $bitstoreal(sa_out_bottom[j]));
                        end
                    end
                    
                    cycle_counter <= cycle_counter + 1;
                end
                
                OS_DONE: begin
                    done <= 1'b1;
                    sa_preload_valid <= 1'b0;
                end
                
                default: begin
                    done <= 1'b0;
                    sa_reset <= 1'b0;
                    sa_preload_valid <= 1'b0;
                end
            endcase
        end
    end

endmodule
