
punto1.cpp.elf:     file format elf32-avr


Disassembly of section .text:

00000000 <__vectors>:
   0:	72 c0       	rjmp	.+228    	; 0xe6 <__ctors_end>
   2:	00 00       	nop
   4:	9e c0       	rjmp	.+316    	; 0x142 <__bad_interrupt>
   6:	00 00       	nop
   8:	9c c0       	rjmp	.+312    	; 0x142 <__bad_interrupt>
   a:	00 00       	nop
   c:	9a c0       	rjmp	.+308    	; 0x142 <__bad_interrupt>
   e:	00 00       	nop
  10:	98 c0       	rjmp	.+304    	; 0x142 <__bad_interrupt>
  12:	00 00       	nop
  14:	96 c0       	rjmp	.+300    	; 0x142 <__bad_interrupt>
  16:	00 00       	nop
  18:	94 c0       	rjmp	.+296    	; 0x142 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	92 c0       	rjmp	.+292    	; 0x142 <__bad_interrupt>
  1e:	00 00       	nop
  20:	90 c0       	rjmp	.+288    	; 0x142 <__bad_interrupt>
  22:	00 00       	nop
  24:	8e c0       	rjmp	.+284    	; 0x142 <__bad_interrupt>
  26:	00 00       	nop
  28:	8c c0       	rjmp	.+280    	; 0x142 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	8a c0       	rjmp	.+276    	; 0x142 <__bad_interrupt>
  2e:	00 00       	nop
  30:	88 c0       	rjmp	.+272    	; 0x142 <__bad_interrupt>
  32:	00 00       	nop
  34:	86 c0       	rjmp	.+268    	; 0x142 <__bad_interrupt>
  36:	00 00       	nop
  38:	84 c0       	rjmp	.+264    	; 0x142 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	82 c0       	rjmp	.+260    	; 0x142 <__bad_interrupt>
  3e:	00 00       	nop
  40:	80 c0       	rjmp	.+256    	; 0x142 <__bad_interrupt>
  42:	00 00       	nop
  44:	7e c0       	rjmp	.+252    	; 0x142 <__bad_interrupt>
  46:	00 00       	nop
  48:	7c c0       	rjmp	.+248    	; 0x142 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	7a c0       	rjmp	.+244    	; 0x142 <__bad_interrupt>
  4e:	00 00       	nop
  50:	78 c0       	rjmp	.+240    	; 0x142 <__bad_interrupt>
  52:	00 00       	nop
  54:	76 c0       	rjmp	.+236    	; 0x142 <__bad_interrupt>
  56:	00 00       	nop
  58:	74 c0       	rjmp	.+232    	; 0x142 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	97 c5       	rjmp	.+2862   	; 0xb8c <__vector_23>
  5e:	00 00       	nop
  60:	70 c0       	rjmp	.+224    	; 0x142 <__bad_interrupt>
  62:	00 00       	nop
  64:	5b c2       	rjmp	.+1206   	; 0x51c <__vector_25>
  66:	00 00       	nop
  68:	3d c3       	rjmp	.+1658   	; 0x6e4 <__vector_26>
  6a:	00 00       	nop
  6c:	6a c0       	rjmp	.+212    	; 0x142 <__bad_interrupt>
  6e:	00 00       	nop
  70:	68 c0       	rjmp	.+208    	; 0x142 <__bad_interrupt>
  72:	00 00       	nop
  74:	66 c0       	rjmp	.+204    	; 0x142 <__bad_interrupt>
  76:	00 00       	nop
  78:	64 c0       	rjmp	.+200    	; 0x142 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	62 c0       	rjmp	.+196    	; 0x142 <__bad_interrupt>
  7e:	00 00       	nop
  80:	60 c0       	rjmp	.+192    	; 0x142 <__bad_interrupt>
  82:	00 00       	nop
  84:	5e c0       	rjmp	.+188    	; 0x142 <__bad_interrupt>
  86:	00 00       	nop
  88:	5c c0       	rjmp	.+184    	; 0x142 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	5a c0       	rjmp	.+180    	; 0x142 <__bad_interrupt>
  8e:	00 00       	nop
  90:	78 c2       	rjmp	.+1264   	; 0x582 <__vector_36>
  92:	00 00       	nop
  94:	66 c3       	rjmp	.+1740   	; 0x762 <__vector_37>
  96:	00 00       	nop
  98:	54 c0       	rjmp	.+168    	; 0x142 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	52 c0       	rjmp	.+164    	; 0x142 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	50 c0       	rjmp	.+160    	; 0x142 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	4e c0       	rjmp	.+156    	; 0x142 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	4c c0       	rjmp	.+152    	; 0x142 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	4a c0       	rjmp	.+148    	; 0x142 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	48 c0       	rjmp	.+144    	; 0x142 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	46 c0       	rjmp	.+140    	; 0x142 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	44 c0       	rjmp	.+136    	; 0x142 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	42 c0       	rjmp	.+132    	; 0x142 <__bad_interrupt>
  be:	00 00       	nop
  c0:	40 c0       	rjmp	.+128    	; 0x142 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	3e c0       	rjmp	.+124    	; 0x142 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	3c c0       	rjmp	.+120    	; 0x142 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	8d c2       	rjmp	.+1306   	; 0x5e8 <__vector_51>
  ce:	00 00       	nop
  d0:	87 c3       	rjmp	.+1806   	; 0x7e0 <__vector_52>
  d2:	00 00       	nop
  d4:	36 c0       	rjmp	.+108    	; 0x142 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	ba c2       	rjmp	.+1396   	; 0x64e <__vector_54>
  da:	00 00       	nop
  dc:	c0 c3       	rjmp	.+1920   	; 0x85e <__vector_55>
  de:	00 00       	nop
  e0:	30 c0       	rjmp	.+96     	; 0x142 <__bad_interrupt>
	...

000000e4 <__ctors_start>:
  e4:	f4 04       	cpc	r15, r4

000000e6 <__ctors_end>:
  e6:	11 24       	eor	r1, r1
  e8:	1f be       	out	0x3f, r1	; 63
  ea:	cf ef       	ldi	r28, 0xFF	; 255
  ec:	d1 e2       	ldi	r29, 0x21	; 33
  ee:	de bf       	out	0x3e, r29	; 62
  f0:	cd bf       	out	0x3d, r28	; 61
  f2:	00 e0       	ldi	r16, 0x00	; 0
  f4:	0c bf       	out	0x3c, r16	; 60

000000f6 <__do_copy_data>:
  f6:	12 e0       	ldi	r17, 0x02	; 2
  f8:	a0 e0       	ldi	r26, 0x00	; 0
  fa:	b2 e0       	ldi	r27, 0x02	; 2
  fc:	ec e3       	ldi	r30, 0x3C	; 60
  fe:	fd e0       	ldi	r31, 0x0D	; 13
 100:	00 e0       	ldi	r16, 0x00	; 0
 102:	0b bf       	out	0x3b, r16	; 59
 104:	02 c0       	rjmp	.+4      	; 0x10a <__do_copy_data+0x14>
 106:	07 90       	elpm	r0, Z+
 108:	0d 92       	st	X+, r0
 10a:	a4 32       	cpi	r26, 0x24	; 36
 10c:	b1 07       	cpc	r27, r17
 10e:	d9 f7       	brne	.-10     	; 0x106 <__do_copy_data+0x10>

00000110 <__do_clear_bss>:
 110:	24 e0       	ldi	r18, 0x04	; 4
 112:	a4 e2       	ldi	r26, 0x24	; 36
 114:	b2 e0       	ldi	r27, 0x02	; 2
 116:	01 c0       	rjmp	.+2      	; 0x11a <.do_clear_bss_start>

00000118 <.do_clear_bss_loop>:
 118:	1d 92       	st	X+, r1

0000011a <.do_clear_bss_start>:
 11a:	a5 3d       	cpi	r26, 0xD5	; 213
 11c:	b2 07       	cpc	r27, r18
 11e:	e1 f7       	brne	.-8      	; 0x118 <.do_clear_bss_loop>

00000120 <__do_global_ctors>:
 120:	10 e0       	ldi	r17, 0x00	; 0
 122:	c3 e7       	ldi	r28, 0x73	; 115
 124:	d0 e0       	ldi	r29, 0x00	; 0
 126:	00 e0       	ldi	r16, 0x00	; 0
 128:	05 c0       	rjmp	.+10     	; 0x134 <__do_global_ctors+0x14>
 12a:	21 97       	sbiw	r28, 0x01	; 1
 12c:	01 09       	sbc	r16, r1
 12e:	80 2f       	mov	r24, r16
 130:	fe 01       	movw	r30, r28
 132:	fa d5       	rcall	.+3060   	; 0xd28 <__tablejump2__>
 134:	c2 37       	cpi	r28, 0x72	; 114
 136:	d1 07       	cpc	r29, r17
 138:	80 e0       	ldi	r24, 0x00	; 0
 13a:	08 07       	cpc	r16, r24
 13c:	b1 f7       	brne	.-20     	; 0x12a <__do_global_ctors+0xa>
 13e:	31 d1       	rcall	.+610    	; 0x3a2 <main>
 140:	fb c5       	rjmp	.+3062   	; 0xd38 <_exit>

00000142 <__bad_interrupt>:
 142:	5e cf       	rjmp	.-324    	; 0x0 <__vectors>

00000144 <setup>:
 144:	40 e8       	ldi	r20, 0x80	; 128
 146:	55 e2       	ldi	r21, 0x25	; 37
 148:	60 e0       	ldi	r22, 0x00	; 0
 14a:	70 e0       	ldi	r23, 0x00	; 0
 14c:	8a e8       	ldi	r24, 0x8A	; 138
 14e:	92 e0       	ldi	r25, 0x02	; 2
 150:	c5 c3       	rjmp	.+1930   	; 0x8dc <_ZN14HardwareSerial5beginEm>

00000152 <loop>:
 152:	60 e0       	ldi	r22, 0x00	; 0
 154:	72 e0       	ldi	r23, 0x02	; 2
 156:	8a e8       	ldi	r24, 0x8A	; 138
 158:	92 e0       	ldi	r25, 0x02	; 2
 15a:	49 d0       	rcall	.+146    	; 0x1ee <_ZN5Print5printEPKc>
 15c:	4a e0       	ldi	r20, 0x0A	; 10
 15e:	50 e0       	ldi	r21, 0x00	; 0
 160:	60 ee       	ldi	r22, 0xE0	; 224
 162:	7c ef       	ldi	r23, 0xFC	; 252
 164:	8a e8       	ldi	r24, 0x8A	; 138
 166:	92 e0       	ldi	r25, 0x02	; 2
 168:	07 d1       	rcall	.+526    	; 0x378 <_ZN5Print7printlnEii>
 16a:	63 e1       	ldi	r22, 0x13	; 19
 16c:	72 e0       	ldi	r23, 0x02	; 2
 16e:	8a e8       	ldi	r24, 0x8A	; 138
 170:	92 e0       	ldi	r25, 0x02	; 2
 172:	57 c0       	rjmp	.+174    	; 0x222 <_ZN5Print7printlnEPKc>

00000174 <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
 174:	cf 92       	push	r12
 176:	df 92       	push	r13
 178:	ef 92       	push	r14
 17a:	ff 92       	push	r15
 17c:	0f 93       	push	r16
 17e:	1f 93       	push	r17
 180:	cf 93       	push	r28
 182:	df 93       	push	r29
 184:	6c 01       	movw	r12, r24
 186:	eb 01       	movw	r28, r22
 188:	7b 01       	movw	r14, r22
 18a:	e4 0e       	add	r14, r20
 18c:	f5 1e       	adc	r15, r21
  size_t n = 0;
 18e:	00 e0       	ldi	r16, 0x00	; 0
 190:	10 e0       	ldi	r17, 0x00	; 0
  while (size--) {
 192:	ce 15       	cp	r28, r14
 194:	df 05       	cpc	r29, r15
 196:	61 f0       	breq	.+24     	; 0x1b0 <_ZN5Print5writeEPKhj+0x3c>
    n += write(*buffer++);
 198:	69 91       	ld	r22, Y+
 19a:	d6 01       	movw	r26, r12
 19c:	ed 91       	ld	r30, X+
 19e:	fc 91       	ld	r31, X
 1a0:	01 90       	ld	r0, Z+
 1a2:	f0 81       	ld	r31, Z
 1a4:	e0 2d       	mov	r30, r0
 1a6:	c6 01       	movw	r24, r12
 1a8:	19 95       	eicall
 1aa:	08 0f       	add	r16, r24
 1ac:	19 1f       	adc	r17, r25
 1ae:	f1 cf       	rjmp	.-30     	; 0x192 <_ZN5Print5writeEPKhj+0x1e>
  }
  return n;
}
 1b0:	c8 01       	movw	r24, r16
 1b2:	df 91       	pop	r29
 1b4:	cf 91       	pop	r28
 1b6:	1f 91       	pop	r17
 1b8:	0f 91       	pop	r16
 1ba:	ff 90       	pop	r15
 1bc:	ef 90       	pop	r14
 1be:	df 90       	pop	r13
 1c0:	cf 90       	pop	r12
 1c2:	08 95       	ret

000001c4 <_ZN5Print5writeEPKc>:
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
 1c4:	61 15       	cp	r22, r1
 1c6:	71 05       	cpc	r23, r1
 1c8:	79 f0       	breq	.+30     	; 0x1e8 <_ZN5Print5writeEPKc+0x24>
      return write((const uint8_t *)str, strlen(str));
 1ca:	fb 01       	movw	r30, r22
 1cc:	01 90       	ld	r0, Z+
 1ce:	00 20       	and	r0, r0
 1d0:	e9 f7       	brne	.-6      	; 0x1cc <_ZN5Print5writeEPKc+0x8>
 1d2:	31 97       	sbiw	r30, 0x01	; 1
 1d4:	af 01       	movw	r20, r30
 1d6:	46 1b       	sub	r20, r22
 1d8:	57 0b       	sbc	r21, r23
 1da:	dc 01       	movw	r26, r24
 1dc:	ed 91       	ld	r30, X+
 1de:	fc 91       	ld	r31, X
 1e0:	02 80       	ldd	r0, Z+2	; 0x02
 1e2:	f3 81       	ldd	r31, Z+3	; 0x03
 1e4:	e0 2d       	mov	r30, r0
 1e6:	19 94       	eijmp
    }
 1e8:	80 e0       	ldi	r24, 0x00	; 0
 1ea:	90 e0       	ldi	r25, 0x00	; 0
 1ec:	08 95       	ret

000001ee <_ZN5Print5printEPKc>:
    size_t print(int, int = DEC);
    size_t print(unsigned int, int = DEC);
    size_t print(long, int = DEC);
    size_t print(unsigned long, int = DEC);
    size_t print(double, int = 2);
    size_t print(const Printable&);
 1ee:	ea cf       	rjmp	.-44     	; 0x1c4 <_ZN5Print5writeEPKc>

000001f0 <_ZN5Print5printEc>:

    size_t println(const __FlashStringHelper *);
    size_t println(const String &s);
    size_t println(const char[]);
    size_t println(char);
 1f0:	dc 01       	movw	r26, r24
 1f2:	ed 91       	ld	r30, X+
 1f4:	fc 91       	ld	r31, X
 1f6:	01 90       	ld	r0, Z+
 1f8:	f0 81       	ld	r31, Z
 1fa:	e0 2d       	mov	r30, r0
 1fc:	19 94       	eijmp

000001fe <_ZN5Print7printlnEv>:
 1fe:	0f 93       	push	r16
 200:	1f 93       	push	r17
 202:	cf 93       	push	r28
 204:	df 93       	push	r29
 206:	ec 01       	movw	r28, r24
 208:	6d e0       	ldi	r22, 0x0D	; 13
 20a:	f2 df       	rcall	.-28     	; 0x1f0 <_ZN5Print5printEc>
 20c:	8c 01       	movw	r16, r24
 20e:	6a e0       	ldi	r22, 0x0A	; 10
 210:	ce 01       	movw	r24, r28
 212:	ee df       	rcall	.-36     	; 0x1f0 <_ZN5Print5printEc>
 214:	80 0f       	add	r24, r16
 216:	91 1f       	adc	r25, r17
 218:	df 91       	pop	r29
 21a:	cf 91       	pop	r28
 21c:	1f 91       	pop	r17
 21e:	0f 91       	pop	r16
 220:	08 95       	ret

00000222 <_ZN5Print7printlnEPKc>:
 222:	0f 93       	push	r16
 224:	1f 93       	push	r17
 226:	cf 93       	push	r28
 228:	df 93       	push	r29
 22a:	ec 01       	movw	r28, r24
    size_t print(int, int = DEC);
    size_t print(unsigned int, int = DEC);
    size_t print(long, int = DEC);
    size_t print(unsigned long, int = DEC);
    size_t print(double, int = 2);
    size_t print(const Printable&);
 22c:	cb df       	rcall	.-106    	; 0x1c4 <_ZN5Print5writeEPKc>
 22e:	8c 01       	movw	r16, r24
 230:	ce 01       	movw	r24, r28
 232:	e5 df       	rcall	.-54     	; 0x1fe <_ZN5Print7printlnEv>
 234:	80 0f       	add	r24, r16
 236:	91 1f       	adc	r25, r17
 238:	df 91       	pop	r29
 23a:	cf 91       	pop	r28
 23c:	1f 91       	pop	r17
 23e:	0f 91       	pop	r16
 240:	08 95       	ret

00000242 <_ZN5Print11printNumberEmh>:
 242:	8f 92       	push	r8
 244:	9f 92       	push	r9
 246:	af 92       	push	r10
 248:	bf 92       	push	r11
 24a:	cf 92       	push	r12
 24c:	df 92       	push	r13
 24e:	ef 92       	push	r14
 250:	ff 92       	push	r15
 252:	0f 93       	push	r16
 254:	1f 93       	push	r17
 256:	cf 93       	push	r28
 258:	df 93       	push	r29
 25a:	cd b7       	in	r28, 0x3d	; 61
 25c:	de b7       	in	r29, 0x3e	; 62
 25e:	a1 97       	sbiw	r28, 0x21	; 33
 260:	0f b6       	in	r0, 0x3f	; 63
 262:	f8 94       	cli
 264:	de bf       	out	0x3e, r29	; 62
 266:	0f be       	out	0x3f, r0	; 63
 268:	cd bf       	out	0x3d, r28	; 61
 26a:	6c 01       	movw	r12, r24
 26c:	14 2f       	mov	r17, r20
 26e:	e5 2f       	mov	r30, r21
 270:	cb 01       	movw	r24, r22
 272:	02 2f       	mov	r16, r18
 274:	19 a2       	std	Y+33, r1	; 0x21
 276:	22 30       	cpi	r18, 0x02	; 2
 278:	08 f4       	brcc	.+2      	; 0x27c <_ZN5Print11printNumberEmh+0x3a>
 27a:	0a e0       	ldi	r16, 0x0A	; 10
 27c:	7e 01       	movw	r14, r28
 27e:	21 e2       	ldi	r18, 0x21	; 33
 280:	e2 0e       	add	r14, r18
 282:	f1 1c       	adc	r15, r1
 284:	80 2e       	mov	r8, r16
 286:	91 2c       	mov	r9, r1
 288:	a1 2c       	mov	r10, r1
 28a:	b1 2c       	mov	r11, r1
 28c:	61 2f       	mov	r22, r17
 28e:	7e 2f       	mov	r23, r30
 290:	a5 01       	movw	r20, r10
 292:	94 01       	movw	r18, r8
 294:	27 d5       	rcall	.+2638   	; 0xce4 <__udivmodsi4>
 296:	02 9f       	mul	r16, r18
 298:	10 19       	sub	r17, r0
 29a:	11 24       	eor	r1, r1
 29c:	81 e0       	ldi	r24, 0x01	; 1
 29e:	e8 1a       	sub	r14, r24
 2a0:	f1 08       	sbc	r15, r1
 2a2:	1a 30       	cpi	r17, 0x0A	; 10
 2a4:	14 f4       	brge	.+4      	; 0x2aa <_ZN5Print11printNumberEmh+0x68>
 2a6:	10 5d       	subi	r17, 0xD0	; 208
 2a8:	01 c0       	rjmp	.+2      	; 0x2ac <_ZN5Print11printNumberEmh+0x6a>
 2aa:	19 5c       	subi	r17, 0xC9	; 201
 2ac:	f7 01       	movw	r30, r14
 2ae:	10 83       	st	Z, r17
 2b0:	12 2f       	mov	r17, r18
 2b2:	e3 2f       	mov	r30, r19
 2b4:	ca 01       	movw	r24, r20
 2b6:	23 2b       	or	r18, r19
 2b8:	24 2b       	or	r18, r20
 2ba:	25 2b       	or	r18, r21
 2bc:	39 f7       	brne	.-50     	; 0x28c <_ZN5Print11printNumberEmh+0x4a>
 2be:	b7 01       	movw	r22, r14
 2c0:	c6 01       	movw	r24, r12
 2c2:	80 df       	rcall	.-256    	; 0x1c4 <_ZN5Print5writeEPKc>
 2c4:	a1 96       	adiw	r28, 0x21	; 33
 2c6:	0f b6       	in	r0, 0x3f	; 63
 2c8:	f8 94       	cli
 2ca:	de bf       	out	0x3e, r29	; 62
 2cc:	0f be       	out	0x3f, r0	; 63
 2ce:	cd bf       	out	0x3d, r28	; 61
 2d0:	df 91       	pop	r29
 2d2:	cf 91       	pop	r28
 2d4:	1f 91       	pop	r17
 2d6:	0f 91       	pop	r16
 2d8:	ff 90       	pop	r15
 2da:	ef 90       	pop	r14
 2dc:	df 90       	pop	r13
 2de:	cf 90       	pop	r12
 2e0:	bf 90       	pop	r11
 2e2:	af 90       	pop	r10
 2e4:	9f 90       	pop	r9
 2e6:	8f 90       	pop	r8
 2e8:	08 95       	ret

000002ea <_ZN5Print5printEli>:
 2ea:	cf 92       	push	r12
 2ec:	df 92       	push	r13
 2ee:	ef 92       	push	r14
 2f0:	ff 92       	push	r15
 2f2:	0f 93       	push	r16
 2f4:	1f 93       	push	r17
 2f6:	cf 93       	push	r28
 2f8:	df 93       	push	r29
 2fa:	ec 01       	movw	r28, r24
 2fc:	6a 01       	movw	r12, r20
 2fe:	7b 01       	movw	r14, r22
 300:	21 15       	cp	r18, r1
 302:	31 05       	cpc	r19, r1
 304:	79 f4       	brne	.+30     	; 0x324 <_ZN5Print5printEli+0x3a>
 306:	e8 81       	ld	r30, Y
 308:	f9 81       	ldd	r31, Y+1	; 0x01
 30a:	01 90       	ld	r0, Z+
 30c:	f0 81       	ld	r31, Z
 30e:	e0 2d       	mov	r30, r0
 310:	64 2f       	mov	r22, r20
 312:	df 91       	pop	r29
 314:	cf 91       	pop	r28
 316:	1f 91       	pop	r17
 318:	0f 91       	pop	r16
 31a:	ff 90       	pop	r15
 31c:	ef 90       	pop	r14
 31e:	df 90       	pop	r13
 320:	cf 90       	pop	r12
 322:	19 94       	eijmp
 324:	2a 30       	cpi	r18, 0x0A	; 10
 326:	31 05       	cpc	r19, r1
 328:	d9 f4       	brne	.+54     	; 0x360 <_ZN5Print5printEli+0x76>
 32a:	77 ff       	sbrs	r23, 7
 32c:	18 c0       	rjmp	.+48     	; 0x35e <_ZN5Print5printEli+0x74>
 32e:	6d e2       	ldi	r22, 0x2D	; 45
 330:	5f df       	rcall	.-322    	; 0x1f0 <_ZN5Print5printEc>
 332:	8c 01       	movw	r16, r24
 334:	44 27       	eor	r20, r20
 336:	55 27       	eor	r21, r21
 338:	ba 01       	movw	r22, r20
 33a:	4c 19       	sub	r20, r12
 33c:	5d 09       	sbc	r21, r13
 33e:	6e 09       	sbc	r22, r14
 340:	7f 09       	sbc	r23, r15
 342:	2a e0       	ldi	r18, 0x0A	; 10
 344:	ce 01       	movw	r24, r28
 346:	7d df       	rcall	.-262    	; 0x242 <_ZN5Print11printNumberEmh>
 348:	80 0f       	add	r24, r16
 34a:	91 1f       	adc	r25, r17
 34c:	df 91       	pop	r29
 34e:	cf 91       	pop	r28
 350:	1f 91       	pop	r17
 352:	0f 91       	pop	r16
 354:	ff 90       	pop	r15
 356:	ef 90       	pop	r14
 358:	df 90       	pop	r13
 35a:	cf 90       	pop	r12
 35c:	08 95       	ret
 35e:	2a e0       	ldi	r18, 0x0A	; 10
 360:	b7 01       	movw	r22, r14
 362:	a6 01       	movw	r20, r12
 364:	ce 01       	movw	r24, r28
 366:	df 91       	pop	r29
 368:	cf 91       	pop	r28
 36a:	1f 91       	pop	r17
 36c:	0f 91       	pop	r16
 36e:	ff 90       	pop	r15
 370:	ef 90       	pop	r14
 372:	df 90       	pop	r13
 374:	cf 90       	pop	r12
 376:	65 cf       	rjmp	.-310    	; 0x242 <_ZN5Print11printNumberEmh>

00000378 <_ZN5Print7printlnEii>:
 378:	0f 93       	push	r16
 37a:	1f 93       	push	r17
 37c:	cf 93       	push	r28
 37e:	df 93       	push	r29
 380:	ec 01       	movw	r28, r24
 382:	9a 01       	movw	r18, r20
    size_t println(unsigned long, int = DEC);
    size_t println(double, int = 2);
    size_t println(const Printable&);
    size_t println(void);
};

 384:	ab 01       	movw	r20, r22
 386:	77 0f       	add	r23, r23
 388:	66 0b       	sbc	r22, r22
 38a:	77 0b       	sbc	r23, r23
 38c:	ae df       	rcall	.-164    	; 0x2ea <_ZN5Print5printEli>
 38e:	8c 01       	movw	r16, r24
 390:	ce 01       	movw	r24, r28
 392:	35 df       	rcall	.-406    	; 0x1fe <_ZN5Print7printlnEv>
 394:	80 0f       	add	r24, r16
 396:	91 1f       	adc	r25, r17
 398:	df 91       	pop	r29
 39a:	cf 91       	pop	r28
 39c:	1f 91       	pop	r17
 39e:	0f 91       	pop	r16
 3a0:	08 95       	ret

000003a2 <main>:
#include <Arduino.h>

int main(void)
{
	init();
 3a2:	3e d4       	rcall	.+2172   	; 0xc20 <init>
 3a4:	cf de       	rcall	.-610    	; 0x144 <setup>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
 3a6:	c9 e5       	ldi	r28, 0x59	; 89
 3a8:	d3 e0       	ldi	r29, 0x03	; 3
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
 3aa:	d3 de       	rcall	.-602    	; 0x152 <loop>
 3ac:	20 97       	sbiw	r28, 0x00	; 0
#endif
	
	setup();
    
	for (;;) {
		loop();
 3ae:	e9 f3       	breq	.-6      	; 0x3aa <main+0x8>
 3b0:	80 d1       	rcall	.+768    	; 0x6b2 <_Z14serialEventRunv>
		if (serialEventRun) serialEventRun();
 3b2:	fb cf       	rjmp	.-10     	; 0x3aa <main+0x8>

000003b4 <_ZN14HardwareSerial9availableEv>:
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
 3b4:	fc 01       	movw	r30, r24
 3b6:	24 85       	ldd	r18, Z+12	; 0x0c
 3b8:	35 85       	ldd	r19, Z+13	; 0x0d
 3ba:	f9 01       	movw	r30, r18
 3bc:	e0 5c       	subi	r30, 0xC0	; 192
 3be:	ff 4f       	sbci	r31, 0xFF	; 255
 3c0:	80 81       	ld	r24, Z
 3c2:	91 81       	ldd	r25, Z+1	; 0x01
 3c4:	32 96       	adiw	r30, 0x02	; 2
 3c6:	20 81       	ld	r18, Z
 3c8:	31 81       	ldd	r19, Z+1	; 0x01
 3ca:	82 1b       	sub	r24, r18
 3cc:	93 0b       	sbc	r25, r19
}
 3ce:	8f 73       	andi	r24, 0x3F	; 63
 3d0:	99 27       	eor	r25, r25
 3d2:	08 95       	ret

000003d4 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
  if (_rx_buffer->head == _rx_buffer->tail) {
 3d4:	dc 01       	movw	r26, r24
 3d6:	1c 96       	adiw	r26, 0x0c	; 12
 3d8:	ed 91       	ld	r30, X+
 3da:	fc 91       	ld	r31, X
 3dc:	1d 97       	sbiw	r26, 0x0d	; 13
 3de:	df 01       	movw	r26, r30
 3e0:	a0 5c       	subi	r26, 0xC0	; 192
 3e2:	bf 4f       	sbci	r27, 0xFF	; 255
 3e4:	2d 91       	ld	r18, X+
 3e6:	3c 91       	ld	r19, X
 3e8:	11 97       	sbiw	r26, 0x01	; 1
 3ea:	12 96       	adiw	r26, 0x02	; 2
 3ec:	8d 91       	ld	r24, X+
 3ee:	9c 91       	ld	r25, X
 3f0:	11 97       	sbiw	r26, 0x01	; 1
 3f2:	28 17       	cp	r18, r24
 3f4:	39 07       	cpc	r19, r25
 3f6:	39 f0       	breq	.+14     	; 0x406 <_ZN14HardwareSerial4peekEv+0x32>
    return -1;
  } else {
    return _rx_buffer->buffer[_rx_buffer->tail];
 3f8:	8d 91       	ld	r24, X+
 3fa:	9c 91       	ld	r25, X
 3fc:	e8 0f       	add	r30, r24
 3fe:	f9 1f       	adc	r31, r25
 400:	80 81       	ld	r24, Z
 402:	90 e0       	ldi	r25, 0x00	; 0
 404:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer->head == _rx_buffer->tail) {
    return -1;
 406:	8f ef       	ldi	r24, 0xFF	; 255
 408:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer->buffer[_rx_buffer->tail];
  }
}
 40a:	08 95       	ret

0000040c <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer->head == _rx_buffer->tail) {
 40c:	fc 01       	movw	r30, r24
 40e:	a4 85       	ldd	r26, Z+12	; 0x0c
 410:	b5 85       	ldd	r27, Z+13	; 0x0d
 412:	fd 01       	movw	r30, r26
 414:	e0 5c       	subi	r30, 0xC0	; 192
 416:	ff 4f       	sbci	r31, 0xFF	; 255
 418:	20 81       	ld	r18, Z
 41a:	31 81       	ldd	r19, Z+1	; 0x01
 41c:	32 96       	adiw	r30, 0x02	; 2
 41e:	80 81       	ld	r24, Z
 420:	91 81       	ldd	r25, Z+1	; 0x01
 422:	28 17       	cp	r18, r24
 424:	39 07       	cpc	r19, r25
 426:	79 f0       	breq	.+30     	; 0x446 <_ZN14HardwareSerial4readEv+0x3a>
    return -1;
  } else {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 428:	80 81       	ld	r24, Z
 42a:	91 81       	ldd	r25, Z+1	; 0x01
 42c:	a8 0f       	add	r26, r24
 42e:	b9 1f       	adc	r27, r25
 430:	8c 91       	ld	r24, X
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % SERIAL_BUFFER_SIZE;
 432:	20 81       	ld	r18, Z
 434:	31 81       	ldd	r19, Z+1	; 0x01
 436:	2f 5f       	subi	r18, 0xFF	; 255
 438:	3f 4f       	sbci	r19, 0xFF	; 255
 43a:	2f 73       	andi	r18, 0x3F	; 63
 43c:	33 27       	eor	r19, r19
 43e:	31 83       	std	Z+1, r19	; 0x01
 440:	20 83       	st	Z, r18
    return c;
 442:	90 e0       	ldi	r25, 0x00	; 0
 444:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer->head == _rx_buffer->tail) {
    return -1;
 446:	8f ef       	ldi	r24, 0xFF	; 255
 448:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % SERIAL_BUFFER_SIZE;
    return c;
  }
}
 44a:	08 95       	ret

0000044c <_ZN14HardwareSerial5flushEv>:

void HardwareSerial::flush()
{
 44c:	fc 01       	movw	r30, r24
  // UDR is kept full while the buffer is not empty, so TXC triggers when EMPTY && SENT
  while (transmitting && ! (*_ucsra & _BV(TXC0)));
 44e:	81 a1       	ldd	r24, Z+33	; 0x21
 450:	88 23       	and	r24, r24
 452:	29 f0       	breq	.+10     	; 0x45e <_ZN14HardwareSerial5flushEv+0x12>
 454:	a4 89       	ldd	r26, Z+20	; 0x14
 456:	b5 89       	ldd	r27, Z+21	; 0x15
 458:	8c 91       	ld	r24, X
 45a:	86 ff       	sbrs	r24, 6
 45c:	fb cf       	rjmp	.-10     	; 0x454 <_ZN14HardwareSerial5flushEv+0x8>
  transmitting = false;
 45e:	11 a2       	std	Z+33, r1	; 0x21
 460:	08 95       	ret

00000462 <_ZN14HardwareSerial5writeEh>:
}

size_t HardwareSerial::write(uint8_t c)
{
 462:	0f 93       	push	r16
 464:	1f 93       	push	r17
 466:	cf 93       	push	r28
 468:	df 93       	push	r29
 46a:	fc 01       	movw	r30, r24
  int i = (_tx_buffer->head + 1) % SERIAL_BUFFER_SIZE;
 46c:	a6 85       	ldd	r26, Z+14	; 0x0e
 46e:	b7 85       	ldd	r27, Z+15	; 0x0f
 470:	8d 01       	movw	r16, r26
 472:	00 5c       	subi	r16, 0xC0	; 192
 474:	1f 4f       	sbci	r17, 0xFF	; 255
 476:	e8 01       	movw	r28, r16
 478:	88 81       	ld	r24, Y
 47a:	99 81       	ldd	r25, Y+1	; 0x01
 47c:	01 96       	adiw	r24, 0x01	; 1
 47e:	8f 73       	andi	r24, 0x3F	; 63
 480:	99 27       	eor	r25, r25
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  // ???: return 0 here instead?
  while (i == _tx_buffer->tail)
 482:	ad 01       	movw	r20, r26
 484:	4e 5b       	subi	r20, 0xBE	; 190
 486:	5f 4f       	sbci	r21, 0xFF	; 255
 488:	ea 01       	movw	r28, r20
 48a:	28 81       	ld	r18, Y
 48c:	39 81       	ldd	r19, Y+1	; 0x01
 48e:	82 17       	cp	r24, r18
 490:	93 07       	cpc	r25, r19
 492:	d1 f3       	breq	.-12     	; 0x488 <_ZN14HardwareSerial5writeEh+0x26>
    ;
	
  _tx_buffer->buffer[_tx_buffer->head] = c;
 494:	e8 01       	movw	r28, r16
 496:	28 81       	ld	r18, Y
 498:	39 81       	ldd	r19, Y+1	; 0x01
 49a:	a2 0f       	add	r26, r18
 49c:	b3 1f       	adc	r27, r19
 49e:	6c 93       	st	X, r22
  _tx_buffer->head = i;
 4a0:	a6 85       	ldd	r26, Z+14	; 0x0e
 4a2:	b7 85       	ldd	r27, Z+15	; 0x0f
 4a4:	a0 5c       	subi	r26, 0xC0	; 192
 4a6:	bf 4f       	sbci	r27, 0xFF	; 255
 4a8:	11 96       	adiw	r26, 0x01	; 1
 4aa:	9c 93       	st	X, r25
 4ac:	8e 93       	st	-X, r24
	
  sbi(*_ucsrb, _udrie);
 4ae:	a6 89       	ldd	r26, Z+22	; 0x16
 4b0:	b7 89       	ldd	r27, Z+23	; 0x17
 4b2:	2c 91       	ld	r18, X
 4b4:	81 e0       	ldi	r24, 0x01	; 1
 4b6:	90 e0       	ldi	r25, 0x00	; 0
 4b8:	07 8c       	ldd	r0, Z+31	; 0x1f
 4ba:	02 c0       	rjmp	.+4      	; 0x4c0 <_ZN14HardwareSerial5writeEh+0x5e>
 4bc:	88 0f       	add	r24, r24
 4be:	99 1f       	adc	r25, r25
 4c0:	0a 94       	dec	r0
 4c2:	e2 f7       	brpl	.-8      	; 0x4bc <_ZN14HardwareSerial5writeEh+0x5a>
 4c4:	82 2b       	or	r24, r18
 4c6:	8c 93       	st	X, r24
  // clear the TXC bit -- "can be cleared by writing a one to its bit location"
  transmitting = true;
 4c8:	81 e0       	ldi	r24, 0x01	; 1
 4ca:	81 a3       	std	Z+33, r24	; 0x21
  sbi(*_ucsra, TXC0);
 4cc:	04 88       	ldd	r0, Z+20	; 0x14
 4ce:	f5 89       	ldd	r31, Z+21	; 0x15
 4d0:	e0 2d       	mov	r30, r0
 4d2:	80 81       	ld	r24, Z
 4d4:	80 64       	ori	r24, 0x40	; 64
 4d6:	80 83       	st	Z, r24
  
  return 1;
}
 4d8:	81 e0       	ldi	r24, 0x01	; 1
 4da:	90 e0       	ldi	r25, 0x00	; 0
 4dc:	df 91       	pop	r29
 4de:	cf 91       	pop	r28
 4e0:	1f 91       	pop	r17
 4e2:	0f 91       	pop	r16
 4e4:	08 95       	ret

000004e6 <_Z10store_charhP11ring_buffer>:
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
 4e6:	fb 01       	movw	r30, r22
 4e8:	e0 5c       	subi	r30, 0xC0	; 192
 4ea:	ff 4f       	sbci	r31, 0xFF	; 255
 4ec:	20 81       	ld	r18, Z
 4ee:	31 81       	ldd	r19, Z+1	; 0x01
 4f0:	2f 5f       	subi	r18, 0xFF	; 255
 4f2:	3f 4f       	sbci	r19, 0xFF	; 255
 4f4:	2f 73       	andi	r18, 0x3F	; 63
 4f6:	33 27       	eor	r19, r19

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
 4f8:	db 01       	movw	r26, r22
 4fa:	ae 5b       	subi	r26, 0xBE	; 190
 4fc:	bf 4f       	sbci	r27, 0xFF	; 255
 4fe:	4d 91       	ld	r20, X+
 500:	5c 91       	ld	r21, X
 502:	24 17       	cp	r18, r20
 504:	35 07       	cpc	r19, r21
 506:	41 f0       	breq	.+16     	; 0x518 <_Z10store_charhP11ring_buffer+0x32>
    buffer->buffer[buffer->head] = c;
 508:	40 81       	ld	r20, Z
 50a:	51 81       	ldd	r21, Z+1	; 0x01
 50c:	db 01       	movw	r26, r22
 50e:	a4 0f       	add	r26, r20
 510:	b5 1f       	adc	r27, r21
 512:	8c 93       	st	X, r24
    buffer->head = i;
 514:	31 83       	std	Z+1, r19	; 0x01
 516:	20 83       	st	Z, r18
 518:	08 95       	ret

0000051a <_Z11serialEventv>:
#if !defined(USART_RX_vect) && !defined(USART0_RX_vect) && \
    !defined(USART_RXC_vect)
  #error "Don't know what the Data Received vector is called for the first UART"
#else
  void serialEvent() __attribute__((weak));
  void serialEvent() {}
 51a:	08 95       	ret

0000051c <__vector_25>:
#elif defined(USART0_RX_vect)
  ISR(USART0_RX_vect)
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#endif
  {
 51c:	1f 92       	push	r1
 51e:	0f 92       	push	r0
 520:	0f b6       	in	r0, 0x3f	; 63
 522:	0f 92       	push	r0
 524:	11 24       	eor	r1, r1
 526:	0b b6       	in	r0, 0x3b	; 59
 528:	0f 92       	push	r0
 52a:	2f 93       	push	r18
 52c:	3f 93       	push	r19
 52e:	4f 93       	push	r20
 530:	5f 93       	push	r21
 532:	6f 93       	push	r22
 534:	7f 93       	push	r23
 536:	8f 93       	push	r24
 538:	9f 93       	push	r25
 53a:	af 93       	push	r26
 53c:	bf 93       	push	r27
 53e:	ef 93       	push	r30
 540:	ff 93       	push	r31
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
 542:	80 91 c0 00 	lds	r24, 0x00C0
 546:	82 fd       	sbrc	r24, 2
 548:	06 c0       	rjmp	.+12     	; 0x556 <__vector_25+0x3a>
      unsigned char c = UDR0;
 54a:	80 91 c6 00 	lds	r24, 0x00C6
      store_char(c, &rx_buffer);
 54e:	68 e8       	ldi	r22, 0x88	; 136
 550:	74 e0       	ldi	r23, 0x04	; 4
 552:	c9 df       	rcall	.-110    	; 0x4e6 <_Z10store_charhP11ring_buffer>
 554:	02 c0       	rjmp	.+4      	; 0x55a <__vector_25+0x3e>
 556:	80 91 c6 00 	lds	r24, 0x00C6
    } else {
      unsigned char c = UDR0;
 55a:	ff 91       	pop	r31
      unsigned char c = UDR;
    };
  #else
    #error UDR not defined
  #endif
  }
 55c:	ef 91       	pop	r30
 55e:	bf 91       	pop	r27
 560:	af 91       	pop	r26
 562:	9f 91       	pop	r25
 564:	8f 91       	pop	r24
 566:	7f 91       	pop	r23
 568:	6f 91       	pop	r22
 56a:	5f 91       	pop	r21
 56c:	4f 91       	pop	r20
 56e:	3f 91       	pop	r19
 570:	2f 91       	pop	r18
 572:	0f 90       	pop	r0
 574:	0b be       	out	0x3b, r0	; 59
 576:	0f 90       	pop	r0
 578:	0f be       	out	0x3f, r0	; 63
 57a:	0f 90       	pop	r0
 57c:	1f 90       	pop	r1
 57e:	18 95       	reti

00000580 <_Z12serialEvent1v>:
#endif
#endif

#if defined(USART1_RX_vect)
  void serialEvent1() __attribute__((weak));
  void serialEvent1() {}
 580:	08 95       	ret

00000582 <__vector_36>:
  #define serialEvent1_implemented
  ISR(USART1_RX_vect)
  {
 582:	1f 92       	push	r1
 584:	0f 92       	push	r0
 586:	0f b6       	in	r0, 0x3f	; 63
 588:	0f 92       	push	r0
 58a:	11 24       	eor	r1, r1
 58c:	0b b6       	in	r0, 0x3b	; 59
 58e:	0f 92       	push	r0
 590:	2f 93       	push	r18
 592:	3f 93       	push	r19
 594:	4f 93       	push	r20
 596:	5f 93       	push	r21
 598:	6f 93       	push	r22
 59a:	7f 93       	push	r23
 59c:	8f 93       	push	r24
 59e:	9f 93       	push	r25
 5a0:	af 93       	push	r26
 5a2:	bf 93       	push	r27
 5a4:	ef 93       	push	r30
 5a6:	ff 93       	push	r31
    if (bit_is_clear(UCSR1A, UPE1)) {
 5a8:	80 91 c8 00 	lds	r24, 0x00C8
 5ac:	82 fd       	sbrc	r24, 2
 5ae:	06 c0       	rjmp	.+12     	; 0x5bc <__vector_36+0x3a>
      unsigned char c = UDR1;
 5b0:	80 91 ce 00 	lds	r24, 0x00CE
      store_char(c, &rx_buffer1);
 5b4:	60 e0       	ldi	r22, 0x00	; 0
 5b6:	74 e0       	ldi	r23, 0x04	; 4
 5b8:	96 df       	rcall	.-212    	; 0x4e6 <_Z10store_charhP11ring_buffer>
 5ba:	02 c0       	rjmp	.+4      	; 0x5c0 <__vector_36+0x3e>
 5bc:	80 91 ce 00 	lds	r24, 0x00CE
    } else {
      unsigned char c = UDR1;
 5c0:	ff 91       	pop	r31
    };
  }
 5c2:	ef 91       	pop	r30
 5c4:	bf 91       	pop	r27
 5c6:	af 91       	pop	r26
 5c8:	9f 91       	pop	r25
 5ca:	8f 91       	pop	r24
 5cc:	7f 91       	pop	r23
 5ce:	6f 91       	pop	r22
 5d0:	5f 91       	pop	r21
 5d2:	4f 91       	pop	r20
 5d4:	3f 91       	pop	r19
 5d6:	2f 91       	pop	r18
 5d8:	0f 90       	pop	r0
 5da:	0b be       	out	0x3b, r0	; 59
 5dc:	0f 90       	pop	r0
 5de:	0f be       	out	0x3f, r0	; 63
 5e0:	0f 90       	pop	r0
 5e2:	1f 90       	pop	r1
 5e4:	18 95       	reti

000005e6 <_Z12serialEvent2v>:
#endif

#if defined(USART2_RX_vect) && defined(UDR2)
  void serialEvent2() __attribute__((weak));
  void serialEvent2() {}
 5e6:	08 95       	ret

000005e8 <__vector_51>:
  #define serialEvent2_implemented
  ISR(USART2_RX_vect)
  {
 5e8:	1f 92       	push	r1
 5ea:	0f 92       	push	r0
 5ec:	0f b6       	in	r0, 0x3f	; 63
 5ee:	0f 92       	push	r0
 5f0:	11 24       	eor	r1, r1
 5f2:	0b b6       	in	r0, 0x3b	; 59
 5f4:	0f 92       	push	r0
 5f6:	2f 93       	push	r18
 5f8:	3f 93       	push	r19
 5fa:	4f 93       	push	r20
 5fc:	5f 93       	push	r21
 5fe:	6f 93       	push	r22
 600:	7f 93       	push	r23
 602:	8f 93       	push	r24
 604:	9f 93       	push	r25
 606:	af 93       	push	r26
 608:	bf 93       	push	r27
 60a:	ef 93       	push	r30
 60c:	ff 93       	push	r31
    if (bit_is_clear(UCSR2A, UPE2)) {
 60e:	80 91 d0 00 	lds	r24, 0x00D0
 612:	82 fd       	sbrc	r24, 2
 614:	06 c0       	rjmp	.+12     	; 0x622 <__vector_51+0x3a>
      unsigned char c = UDR2;
 616:	80 91 d6 00 	lds	r24, 0x00D6
      store_char(c, &rx_buffer2);
 61a:	68 e7       	ldi	r22, 0x78	; 120
 61c:	73 e0       	ldi	r23, 0x03	; 3
 61e:	63 df       	rcall	.-314    	; 0x4e6 <_Z10store_charhP11ring_buffer>
 620:	02 c0       	rjmp	.+4      	; 0x626 <__vector_51+0x3e>
 622:	80 91 d6 00 	lds	r24, 0x00D6
    } else {
      unsigned char c = UDR2;
 626:	ff 91       	pop	r31
    };
  }
 628:	ef 91       	pop	r30
 62a:	bf 91       	pop	r27
 62c:	af 91       	pop	r26
 62e:	9f 91       	pop	r25
 630:	8f 91       	pop	r24
 632:	7f 91       	pop	r23
 634:	6f 91       	pop	r22
 636:	5f 91       	pop	r21
 638:	4f 91       	pop	r20
 63a:	3f 91       	pop	r19
 63c:	2f 91       	pop	r18
 63e:	0f 90       	pop	r0
 640:	0b be       	out	0x3b, r0	; 59
 642:	0f 90       	pop	r0
 644:	0f be       	out	0x3f, r0	; 63
 646:	0f 90       	pop	r0
 648:	1f 90       	pop	r1
 64a:	18 95       	reti

0000064c <_Z12serialEvent3v>:
#endif

#if defined(USART3_RX_vect) && defined(UDR3)
  void serialEvent3() __attribute__((weak));
  void serialEvent3() {}
 64c:	08 95       	ret

0000064e <__vector_54>:
  #define serialEvent3_implemented
  ISR(USART3_RX_vect)
  {
 64e:	1f 92       	push	r1
 650:	0f 92       	push	r0
 652:	0f b6       	in	r0, 0x3f	; 63
 654:	0f 92       	push	r0
 656:	11 24       	eor	r1, r1
 658:	0b b6       	in	r0, 0x3b	; 59
 65a:	0f 92       	push	r0
 65c:	2f 93       	push	r18
 65e:	3f 93       	push	r19
 660:	4f 93       	push	r20
 662:	5f 93       	push	r21
 664:	6f 93       	push	r22
 666:	7f 93       	push	r23
 668:	8f 93       	push	r24
 66a:	9f 93       	push	r25
 66c:	af 93       	push	r26
 66e:	bf 93       	push	r27
 670:	ef 93       	push	r30
 672:	ff 93       	push	r31
    if (bit_is_clear(UCSR3A, UPE3)) {
 674:	80 91 30 01 	lds	r24, 0x0130
 678:	82 fd       	sbrc	r24, 2
 67a:	06 c0       	rjmp	.+12     	; 0x688 <__vector_54+0x3a>
      unsigned char c = UDR3;
 67c:	80 91 36 01 	lds	r24, 0x0136
      store_char(c, &rx_buffer3);
 680:	60 ef       	ldi	r22, 0xF0	; 240
 682:	72 e0       	ldi	r23, 0x02	; 2
 684:	30 df       	rcall	.-416    	; 0x4e6 <_Z10store_charhP11ring_buffer>
 686:	02 c0       	rjmp	.+4      	; 0x68c <__vector_54+0x3e>
 688:	80 91 36 01 	lds	r24, 0x0136
    } else {
      unsigned char c = UDR3;
 68c:	ff 91       	pop	r31
    };
  }
 68e:	ef 91       	pop	r30
 690:	bf 91       	pop	r27
 692:	af 91       	pop	r26
 694:	9f 91       	pop	r25
 696:	8f 91       	pop	r24
 698:	7f 91       	pop	r23
 69a:	6f 91       	pop	r22
 69c:	5f 91       	pop	r21
 69e:	4f 91       	pop	r20
 6a0:	3f 91       	pop	r19
 6a2:	2f 91       	pop	r18
 6a4:	0f 90       	pop	r0
 6a6:	0b be       	out	0x3b, r0	; 59
 6a8:	0f 90       	pop	r0
 6aa:	0f be       	out	0x3f, r0	; 63
 6ac:	0f 90       	pop	r0
 6ae:	1f 90       	pop	r1
 6b0:	18 95       	reti

000006b2 <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#ifdef serialEvent_implemented
  if (Serial.available()) serialEvent();
 6b2:	8a e8       	ldi	r24, 0x8A	; 138
 6b4:	92 e0       	ldi	r25, 0x02	; 2
 6b6:	7e de       	rcall	.-772    	; 0x3b4 <_ZN14HardwareSerial9availableEv>
 6b8:	89 2b       	or	r24, r25
 6ba:	09 f0       	breq	.+2      	; 0x6be <_Z14serialEventRunv+0xc>
 6bc:	2e df       	rcall	.-420    	; 0x51a <_Z11serialEventv>
 6be:	88 e6       	ldi	r24, 0x68	; 104
 6c0:	92 e0       	ldi	r25, 0x02	; 2
#endif
#ifdef serialEvent1_implemented
  if (Serial1.available()) serialEvent1();
 6c2:	78 de       	rcall	.-784    	; 0x3b4 <_ZN14HardwareSerial9availableEv>
 6c4:	89 2b       	or	r24, r25
 6c6:	09 f0       	breq	.+2      	; 0x6ca <_Z14serialEventRunv+0x18>
 6c8:	5b df       	rcall	.-330    	; 0x580 <_Z12serialEvent1v>
 6ca:	86 e4       	ldi	r24, 0x46	; 70
 6cc:	92 e0       	ldi	r25, 0x02	; 2
 6ce:	72 de       	rcall	.-796    	; 0x3b4 <_ZN14HardwareSerial9availableEv>
 6d0:	89 2b       	or	r24, r25
#endif
#ifdef serialEvent2_implemented
  if (Serial2.available()) serialEvent2();
 6d2:	09 f0       	breq	.+2      	; 0x6d6 <_Z14serialEventRunv+0x24>
 6d4:	88 df       	rcall	.-240    	; 0x5e6 <_Z12serialEvent2v>
 6d6:	84 e2       	ldi	r24, 0x24	; 36
 6d8:	92 e0       	ldi	r25, 0x02	; 2
 6da:	6c de       	rcall	.-808    	; 0x3b4 <_ZN14HardwareSerial9availableEv>
 6dc:	89 2b       	or	r24, r25
 6de:	09 f0       	breq	.+2      	; 0x6e2 <_Z14serialEventRunv+0x30>
 6e0:	b5 cf       	rjmp	.-150    	; 0x64c <_Z12serialEvent3v>
#endif
#ifdef serialEvent3_implemented
  if (Serial3.available()) serialEvent3();
 6e2:	08 95       	ret

000006e4 <__vector_26>:
#elif defined(USART0_UDRE_vect)
ISR(USART0_UDRE_vect)
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#endif
{
 6e4:	1f 92       	push	r1
 6e6:	0f 92       	push	r0
 6e8:	0f b6       	in	r0, 0x3f	; 63
 6ea:	0f 92       	push	r0
 6ec:	11 24       	eor	r1, r1
 6ee:	0b b6       	in	r0, 0x3b	; 59
 6f0:	0f 92       	push	r0
 6f2:	2f 93       	push	r18
 6f4:	3f 93       	push	r19
 6f6:	8f 93       	push	r24
 6f8:	9f 93       	push	r25
 6fa:	ef 93       	push	r30
 6fc:	ff 93       	push	r31
  if (tx_buffer.head == tx_buffer.tail) {
 6fe:	20 91 84 04 	lds	r18, 0x0484
 702:	30 91 85 04 	lds	r19, 0x0485
 706:	80 91 86 04 	lds	r24, 0x0486
 70a:	90 91 87 04 	lds	r25, 0x0487
 70e:	28 17       	cp	r18, r24
 710:	39 07       	cpc	r19, r25
 712:	31 f4       	brne	.+12     	; 0x720 <__vector_26+0x3c>
	// Buffer empty, so disable interrupts
#if defined(UCSR0B)
    cbi(UCSR0B, UDRIE0);
 714:	80 91 c1 00 	lds	r24, 0x00C1
 718:	8f 7d       	andi	r24, 0xDF	; 223
 71a:	80 93 c1 00 	sts	0x00C1, r24
 71e:	14 c0       	rjmp	.+40     	; 0x748 <__vector_26+0x64>
    cbi(UCSRB, UDRIE);
#endif
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 720:	e0 91 86 04 	lds	r30, 0x0486
 724:	f0 91 87 04 	lds	r31, 0x0487
 728:	ec 5b       	subi	r30, 0xBC	; 188
 72a:	fb 4f       	sbci	r31, 0xFB	; 251
 72c:	20 81       	ld	r18, Z
    tx_buffer.tail = (tx_buffer.tail + 1) % SERIAL_BUFFER_SIZE;
 72e:	80 91 86 04 	lds	r24, 0x0486
 732:	90 91 87 04 	lds	r25, 0x0487
 736:	01 96       	adiw	r24, 0x01	; 1
 738:	8f 73       	andi	r24, 0x3F	; 63
 73a:	99 27       	eor	r25, r25
 73c:	90 93 87 04 	sts	0x0487, r25
 740:	80 93 86 04 	sts	0x0486, r24
	
  #if defined(UDR0)
    UDR0 = c;
 744:	20 93 c6 00 	sts	0x00C6, r18
    UDR = c;
  #else
    #error UDR not defined
  #endif
  }
}
 748:	ff 91       	pop	r31
 74a:	ef 91       	pop	r30
 74c:	9f 91       	pop	r25
 74e:	8f 91       	pop	r24
 750:	3f 91       	pop	r19
 752:	2f 91       	pop	r18
 754:	0f 90       	pop	r0
 756:	0b be       	out	0x3b, r0	; 59
 758:	0f 90       	pop	r0
 75a:	0f be       	out	0x3f, r0	; 63
 75c:	0f 90       	pop	r0
 75e:	1f 90       	pop	r1
 760:	18 95       	reti

00000762 <__vector_37>:
#endif
#endif

#ifdef USART1_UDRE_vect
ISR(USART1_UDRE_vect)
{
 762:	1f 92       	push	r1
 764:	0f 92       	push	r0
 766:	0f b6       	in	r0, 0x3f	; 63
 768:	0f 92       	push	r0
 76a:	11 24       	eor	r1, r1
 76c:	0b b6       	in	r0, 0x3b	; 59
 76e:	0f 92       	push	r0
 770:	2f 93       	push	r18
 772:	3f 93       	push	r19
 774:	8f 93       	push	r24
 776:	9f 93       	push	r25
 778:	ef 93       	push	r30
 77a:	ff 93       	push	r31
  if (tx_buffer1.head == tx_buffer1.tail) {
 77c:	20 91 fc 03 	lds	r18, 0x03FC
 780:	30 91 fd 03 	lds	r19, 0x03FD
 784:	80 91 fe 03 	lds	r24, 0x03FE
 788:	90 91 ff 03 	lds	r25, 0x03FF
 78c:	28 17       	cp	r18, r24
 78e:	39 07       	cpc	r19, r25
 790:	31 f4       	brne	.+12     	; 0x79e <__vector_37+0x3c>
	// Buffer empty, so disable interrupts
    cbi(UCSR1B, UDRIE1);
 792:	80 91 c9 00 	lds	r24, 0x00C9
 796:	8f 7d       	andi	r24, 0xDF	; 223
 798:	80 93 c9 00 	sts	0x00C9, r24
 79c:	14 c0       	rjmp	.+40     	; 0x7c6 <__vector_37+0x64>
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer1.buffer[tx_buffer1.tail];
 79e:	e0 91 fe 03 	lds	r30, 0x03FE
 7a2:	f0 91 ff 03 	lds	r31, 0x03FF
 7a6:	e4 54       	subi	r30, 0x44	; 68
 7a8:	fc 4f       	sbci	r31, 0xFC	; 252
 7aa:	20 81       	ld	r18, Z
    tx_buffer1.tail = (tx_buffer1.tail + 1) % SERIAL_BUFFER_SIZE;
 7ac:	80 91 fe 03 	lds	r24, 0x03FE
 7b0:	90 91 ff 03 	lds	r25, 0x03FF
 7b4:	01 96       	adiw	r24, 0x01	; 1
 7b6:	8f 73       	andi	r24, 0x3F	; 63
 7b8:	99 27       	eor	r25, r25
 7ba:	90 93 ff 03 	sts	0x03FF, r25
 7be:	80 93 fe 03 	sts	0x03FE, r24
	
    UDR1 = c;
 7c2:	20 93 ce 00 	sts	0x00CE, r18
  }
}
 7c6:	ff 91       	pop	r31
 7c8:	ef 91       	pop	r30
 7ca:	9f 91       	pop	r25
 7cc:	8f 91       	pop	r24
 7ce:	3f 91       	pop	r19
 7d0:	2f 91       	pop	r18
 7d2:	0f 90       	pop	r0
 7d4:	0b be       	out	0x3b, r0	; 59
 7d6:	0f 90       	pop	r0
 7d8:	0f be       	out	0x3f, r0	; 63
 7da:	0f 90       	pop	r0
 7dc:	1f 90       	pop	r1
 7de:	18 95       	reti

000007e0 <__vector_52>:
#endif

#ifdef USART2_UDRE_vect
ISR(USART2_UDRE_vect)
{
 7e0:	1f 92       	push	r1
 7e2:	0f 92       	push	r0
 7e4:	0f b6       	in	r0, 0x3f	; 63
 7e6:	0f 92       	push	r0
 7e8:	11 24       	eor	r1, r1
 7ea:	0b b6       	in	r0, 0x3b	; 59
 7ec:	0f 92       	push	r0
 7ee:	2f 93       	push	r18
 7f0:	3f 93       	push	r19
 7f2:	8f 93       	push	r24
 7f4:	9f 93       	push	r25
 7f6:	ef 93       	push	r30
 7f8:	ff 93       	push	r31
  if (tx_buffer2.head == tx_buffer2.tail) {
 7fa:	20 91 74 03 	lds	r18, 0x0374
 7fe:	30 91 75 03 	lds	r19, 0x0375
 802:	80 91 76 03 	lds	r24, 0x0376
 806:	90 91 77 03 	lds	r25, 0x0377
 80a:	28 17       	cp	r18, r24
 80c:	39 07       	cpc	r19, r25
 80e:	31 f4       	brne	.+12     	; 0x81c <__vector_52+0x3c>
	// Buffer empty, so disable interrupts
    cbi(UCSR2B, UDRIE2);
 810:	80 91 d1 00 	lds	r24, 0x00D1
 814:	8f 7d       	andi	r24, 0xDF	; 223
 816:	80 93 d1 00 	sts	0x00D1, r24
 81a:	14 c0       	rjmp	.+40     	; 0x844 <__vector_52+0x64>
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer2.buffer[tx_buffer2.tail];
 81c:	e0 91 76 03 	lds	r30, 0x0376
 820:	f0 91 77 03 	lds	r31, 0x0377
 824:	ec 5c       	subi	r30, 0xCC	; 204
 826:	fc 4f       	sbci	r31, 0xFC	; 252
 828:	20 81       	ld	r18, Z
    tx_buffer2.tail = (tx_buffer2.tail + 1) % SERIAL_BUFFER_SIZE;
 82a:	80 91 76 03 	lds	r24, 0x0376
 82e:	90 91 77 03 	lds	r25, 0x0377
 832:	01 96       	adiw	r24, 0x01	; 1
 834:	8f 73       	andi	r24, 0x3F	; 63
 836:	99 27       	eor	r25, r25
 838:	90 93 77 03 	sts	0x0377, r25
 83c:	80 93 76 03 	sts	0x0376, r24
	
    UDR2 = c;
 840:	20 93 d6 00 	sts	0x00D6, r18
  }
}
 844:	ff 91       	pop	r31
 846:	ef 91       	pop	r30
 848:	9f 91       	pop	r25
 84a:	8f 91       	pop	r24
 84c:	3f 91       	pop	r19
 84e:	2f 91       	pop	r18
 850:	0f 90       	pop	r0
 852:	0b be       	out	0x3b, r0	; 59
 854:	0f 90       	pop	r0
 856:	0f be       	out	0x3f, r0	; 63
 858:	0f 90       	pop	r0
 85a:	1f 90       	pop	r1
 85c:	18 95       	reti

0000085e <__vector_55>:
#endif

#ifdef USART3_UDRE_vect
ISR(USART3_UDRE_vect)
{
 85e:	1f 92       	push	r1
 860:	0f 92       	push	r0
 862:	0f b6       	in	r0, 0x3f	; 63
 864:	0f 92       	push	r0
 866:	11 24       	eor	r1, r1
 868:	0b b6       	in	r0, 0x3b	; 59
 86a:	0f 92       	push	r0
 86c:	2f 93       	push	r18
 86e:	3f 93       	push	r19
 870:	8f 93       	push	r24
 872:	9f 93       	push	r25
 874:	ef 93       	push	r30
 876:	ff 93       	push	r31
  if (tx_buffer3.head == tx_buffer3.tail) {
 878:	20 91 ec 02 	lds	r18, 0x02EC
 87c:	30 91 ed 02 	lds	r19, 0x02ED
 880:	80 91 ee 02 	lds	r24, 0x02EE
 884:	90 91 ef 02 	lds	r25, 0x02EF
 888:	28 17       	cp	r18, r24
 88a:	39 07       	cpc	r19, r25
 88c:	31 f4       	brne	.+12     	; 0x89a <__vector_55+0x3c>
	// Buffer empty, so disable interrupts
    cbi(UCSR3B, UDRIE3);
 88e:	80 91 31 01 	lds	r24, 0x0131
 892:	8f 7d       	andi	r24, 0xDF	; 223
 894:	80 93 31 01 	sts	0x0131, r24
 898:	14 c0       	rjmp	.+40     	; 0x8c2 <__vector_55+0x64>
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer3.buffer[tx_buffer3.tail];
 89a:	e0 91 ee 02 	lds	r30, 0x02EE
 89e:	f0 91 ef 02 	lds	r31, 0x02EF
 8a2:	e4 55       	subi	r30, 0x54	; 84
 8a4:	fd 4f       	sbci	r31, 0xFD	; 253
 8a6:	20 81       	ld	r18, Z
    tx_buffer3.tail = (tx_buffer3.tail + 1) % SERIAL_BUFFER_SIZE;
 8a8:	80 91 ee 02 	lds	r24, 0x02EE
 8ac:	90 91 ef 02 	lds	r25, 0x02EF
 8b0:	01 96       	adiw	r24, 0x01	; 1
 8b2:	8f 73       	andi	r24, 0x3F	; 63
 8b4:	99 27       	eor	r25, r25
 8b6:	90 93 ef 02 	sts	0x02EF, r25
 8ba:	80 93 ee 02 	sts	0x02EE, r24
	
    UDR3 = c;
 8be:	20 93 36 01 	sts	0x0136, r18
  }
}
 8c2:	ff 91       	pop	r31
 8c4:	ef 91       	pop	r30
 8c6:	9f 91       	pop	r25
 8c8:	8f 91       	pop	r24
 8ca:	3f 91       	pop	r19
 8cc:	2f 91       	pop	r18
 8ce:	0f 90       	pop	r0
 8d0:	0b be       	out	0x3b, r0	; 59
 8d2:	0f 90       	pop	r0
 8d4:	0f be       	out	0x3f, r0	; 63
 8d6:	0f 90       	pop	r0
 8d8:	1f 90       	pop	r1
 8da:	18 95       	reti

000008dc <_ZN14HardwareSerial5beginEm>:
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud)
{
 8dc:	cf 92       	push	r12
 8de:	df 92       	push	r13
 8e0:	ef 92       	push	r14
 8e2:	ff 92       	push	r15
 8e4:	0f 93       	push	r16
 8e6:	1f 93       	push	r17
 8e8:	cf 93       	push	r28
 8ea:	df 93       	push	r29
 8ec:	ec 01       	movw	r28, r24
 8ee:	6a 01       	movw	r12, r20
 8f0:	7b 01       	movw	r14, r22
  }
#endif

try_again:
  
  if (use_u2x) {
 8f2:	41 15       	cp	r20, r1
 8f4:	51 4e       	sbci	r21, 0xE1	; 225
 8f6:	61 05       	cpc	r22, r1
 8f8:	71 05       	cpc	r23, r1
 8fa:	01 f1       	breq	.+64     	; 0x93c <_ZN14HardwareSerial5beginEm+0x60>
    *_ucsra = 1 << _u2x;
 8fc:	ec 89       	ldd	r30, Y+20	; 0x14
 8fe:	fd 89       	ldd	r31, Y+21	; 0x15
 900:	81 e0       	ldi	r24, 0x01	; 1
 902:	90 e0       	ldi	r25, 0x00	; 0
 904:	08 a0       	ldd	r0, Y+32	; 0x20
 906:	02 c0       	rjmp	.+4      	; 0x90c <_ZN14HardwareSerial5beginEm+0x30>
 908:	88 0f       	add	r24, r24
 90a:	99 1f       	adc	r25, r25
 90c:	0a 94       	dec	r0
 90e:	e2 f7       	brpl	.-8      	; 0x908 <_ZN14HardwareSerial5beginEm+0x2c>
 910:	80 83       	st	Z, r24
    baud_setting = (F_CPU / 4 / baud - 1) / 2;
 912:	60 e0       	ldi	r22, 0x00	; 0
 914:	79 e0       	ldi	r23, 0x09	; 9
 916:	8d e3       	ldi	r24, 0x3D	; 61
 918:	90 e0       	ldi	r25, 0x00	; 0
 91a:	a7 01       	movw	r20, r14
 91c:	96 01       	movw	r18, r12
 91e:	e2 d1       	rcall	.+964    	; 0xce4 <__udivmodsi4>
 920:	89 01       	movw	r16, r18
 922:	9a 01       	movw	r18, r20
 924:	01 50       	subi	r16, 0x01	; 1
 926:	11 09       	sbc	r17, r1
 928:	21 09       	sbc	r18, r1
 92a:	31 09       	sbc	r19, r1
 92c:	36 95       	lsr	r19
 92e:	27 95       	ror	r18
 930:	17 95       	ror	r17
 932:	07 95       	ror	r16
 934:	98 01       	movw	r18, r16
 936:	01 15       	cp	r16, r1
  } else {
    *_ucsra = 0;
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
  }
  
  if ((baud_setting > 4095) && use_u2x)
 938:	10 41       	sbci	r17, 0x10	; 16
 93a:	a0 f0       	brcs	.+40     	; 0x964 <_ZN14HardwareSerial5beginEm+0x88>
 93c:	ec 89       	ldd	r30, Y+20	; 0x14
  
  if (use_u2x) {
    *_ucsra = 1 << _u2x;
    baud_setting = (F_CPU / 4 / baud - 1) / 2;
  } else {
    *_ucsra = 0;
 93e:	fd 89       	ldd	r31, Y+21	; 0x15
 940:	10 82       	st	Z, r1
 942:	60 e8       	ldi	r22, 0x80	; 128
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
 944:	74 e8       	ldi	r23, 0x84	; 132
 946:	8e e1       	ldi	r24, 0x1E	; 30
 948:	90 e0       	ldi	r25, 0x00	; 0
 94a:	a7 01       	movw	r20, r14
 94c:	96 01       	movw	r18, r12
 94e:	ca d1       	rcall	.+916    	; 0xce4 <__udivmodsi4>
 950:	da 01       	movw	r26, r20
 952:	c9 01       	movw	r24, r18
 954:	01 97       	sbiw	r24, 0x01	; 1
 956:	a1 09       	sbc	r26, r1
 958:	b1 09       	sbc	r27, r1
 95a:	b6 95       	lsr	r27
 95c:	a7 95       	ror	r26
 95e:	97 95       	ror	r25
 960:	87 95       	ror	r24
 962:	9c 01       	movw	r18, r24
 964:	e8 89       	ldd	r30, Y+16	; 0x10
 966:	f9 89       	ldd	r31, Y+17	; 0x11
    use_u2x = false;
    goto try_again;
  }

  // assign the baud_setting, a.k.a. ubbr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
 968:	30 83       	st	Z, r19
 96a:	ea 89       	ldd	r30, Y+18	; 0x12
 96c:	fb 89       	ldd	r31, Y+19	; 0x13
  *_ubrrl = baud_setting;
 96e:	20 83       	st	Z, r18
 970:	19 a2       	std	Y+33, r1	; 0x21
 972:	ee 89       	ldd	r30, Y+22	; 0x16

  transmitting = false;
 974:	ff 89       	ldd	r31, Y+23	; 0x17

  sbi(*_ucsrb, _rxen);
 976:	40 81       	ld	r20, Z
 978:	81 e0       	ldi	r24, 0x01	; 1
 97a:	90 e0       	ldi	r25, 0x00	; 0
 97c:	9c 01       	movw	r18, r24
 97e:	0c 8c       	ldd	r0, Y+28	; 0x1c
 980:	02 c0       	rjmp	.+4      	; 0x986 <_ZN14HardwareSerial5beginEm+0xaa>
 982:	22 0f       	add	r18, r18
 984:	33 1f       	adc	r19, r19
 986:	0a 94       	dec	r0
 988:	e2 f7       	brpl	.-8      	; 0x982 <_ZN14HardwareSerial5beginEm+0xa6>
 98a:	24 2b       	or	r18, r20
 98c:	20 83       	st	Z, r18
 98e:	ee 89       	ldd	r30, Y+22	; 0x16
 990:	ff 89       	ldd	r31, Y+23	; 0x17
  sbi(*_ucsrb, _txen);
 992:	40 81       	ld	r20, Z
 994:	9c 01       	movw	r18, r24
 996:	0d 8c       	ldd	r0, Y+29	; 0x1d
 998:	02 c0       	rjmp	.+4      	; 0x99e <_ZN14HardwareSerial5beginEm+0xc2>
 99a:	22 0f       	add	r18, r18
 99c:	33 1f       	adc	r19, r19
 99e:	0a 94       	dec	r0
 9a0:	e2 f7       	brpl	.-8      	; 0x99a <_ZN14HardwareSerial5beginEm+0xbe>
 9a2:	24 2b       	or	r18, r20
 9a4:	20 83       	st	Z, r18
 9a6:	ee 89       	ldd	r30, Y+22	; 0x16
 9a8:	ff 89       	ldd	r31, Y+23	; 0x17
  sbi(*_ucsrb, _rxcie);
 9aa:	40 81       	ld	r20, Z
 9ac:	9c 01       	movw	r18, r24
 9ae:	0e 8c       	ldd	r0, Y+30	; 0x1e
 9b0:	02 c0       	rjmp	.+4      	; 0x9b6 <_ZN14HardwareSerial5beginEm+0xda>
 9b2:	22 0f       	add	r18, r18
 9b4:	33 1f       	adc	r19, r19
 9b6:	0a 94       	dec	r0
 9b8:	e2 f7       	brpl	.-8      	; 0x9b2 <_ZN14HardwareSerial5beginEm+0xd6>
 9ba:	24 2b       	or	r18, r20
 9bc:	20 83       	st	Z, r18
 9be:	ee 89       	ldd	r30, Y+22	; 0x16
 9c0:	ff 89       	ldd	r31, Y+23	; 0x17
  cbi(*_ucsrb, _udrie);
 9c2:	20 81       	ld	r18, Z
 9c4:	0f 8c       	ldd	r0, Y+31	; 0x1f
 9c6:	02 c0       	rjmp	.+4      	; 0x9cc <_ZN14HardwareSerial5beginEm+0xf0>
 9c8:	88 0f       	add	r24, r24
 9ca:	99 1f       	adc	r25, r25
 9cc:	0a 94       	dec	r0
 9ce:	e2 f7       	brpl	.-8      	; 0x9c8 <_ZN14HardwareSerial5beginEm+0xec>
 9d0:	80 95       	com	r24
 9d2:	82 23       	and	r24, r18
 9d4:	80 83       	st	Z, r24
 9d6:	df 91       	pop	r29
 9d8:	cf 91       	pop	r28
}
 9da:	1f 91       	pop	r17
 9dc:	0f 91       	pop	r16
 9de:	ff 90       	pop	r15
 9e0:	ef 90       	pop	r14
 9e2:	df 90       	pop	r13
 9e4:	cf 90       	pop	r12
 9e6:	08 95       	ret

000009e8 <_GLOBAL__sub_I_rx_buffer>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UCSR2C, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UCSR3C, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
 9e8:	cf 92       	push	r12
 9ea:	df 92       	push	r13
 9ec:	ef 92       	push	r14
 9ee:	ff 92       	push	r15
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
 9f0:	ea e8       	ldi	r30, 0x8A	; 138
 9f2:	f2 e0       	ldi	r31, 0x02	; 2
 9f4:	13 82       	std	Z+3, r1	; 0x03
 9f6:	12 82       	std	Z+2, r1	; 0x02
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
 9f8:	88 ee       	ldi	r24, 0xE8	; 232
 9fa:	c8 2e       	mov	r12, r24
 9fc:	83 e0       	ldi	r24, 0x03	; 3
 9fe:	d8 2e       	mov	r13, r24
 a00:	e1 2c       	mov	r14, r1
 a02:	f1 2c       	mov	r15, r1
 a04:	c4 82       	std	Z+4, r12	; 0x04
 a06:	d5 82       	std	Z+5, r13	; 0x05
 a08:	e6 82       	std	Z+6, r14	; 0x06
 a0a:	f7 82       	std	Z+7, r15	; 0x07

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
 a0c:	68 e1       	ldi	r22, 0x18	; 24
 a0e:	72 e0       	ldi	r23, 0x02	; 2
 a10:	71 83       	std	Z+1, r23	; 0x01
 a12:	60 83       	st	Z, r22
{
  _rx_buffer = rx_buffer;
 a14:	88 e8       	ldi	r24, 0x88	; 136
 a16:	94 e0       	ldi	r25, 0x04	; 4
 a18:	95 87       	std	Z+13, r25	; 0x0d
 a1a:	84 87       	std	Z+12, r24	; 0x0c
  _tx_buffer = tx_buffer;
 a1c:	84 e4       	ldi	r24, 0x44	; 68
 a1e:	94 e0       	ldi	r25, 0x04	; 4
 a20:	97 87       	std	Z+15, r25	; 0x0f
 a22:	86 87       	std	Z+14, r24	; 0x0e
  _ubrrh = ubrrh;
 a24:	85 ec       	ldi	r24, 0xC5	; 197
 a26:	90 e0       	ldi	r25, 0x00	; 0
 a28:	91 8b       	std	Z+17, r25	; 0x11
 a2a:	80 8b       	std	Z+16, r24	; 0x10
  _ubrrl = ubrrl;
 a2c:	84 ec       	ldi	r24, 0xC4	; 196
 a2e:	90 e0       	ldi	r25, 0x00	; 0
 a30:	93 8b       	std	Z+19, r25	; 0x13
 a32:	82 8b       	std	Z+18, r24	; 0x12
  _ucsra = ucsra;
 a34:	80 ec       	ldi	r24, 0xC0	; 192
 a36:	90 e0       	ldi	r25, 0x00	; 0
 a38:	95 8b       	std	Z+21, r25	; 0x15
 a3a:	84 8b       	std	Z+20, r24	; 0x14
  _ucsrb = ucsrb;
 a3c:	81 ec       	ldi	r24, 0xC1	; 193
 a3e:	90 e0       	ldi	r25, 0x00	; 0
 a40:	97 8b       	std	Z+23, r25	; 0x17
 a42:	86 8b       	std	Z+22, r24	; 0x16
  _ucsrc = ucsrc;
 a44:	82 ec       	ldi	r24, 0xC2	; 194
 a46:	90 e0       	ldi	r25, 0x00	; 0
 a48:	91 8f       	std	Z+25, r25	; 0x19
 a4a:	80 8f       	std	Z+24, r24	; 0x18
  _udr = udr;
 a4c:	86 ec       	ldi	r24, 0xC6	; 198
 a4e:	90 e0       	ldi	r25, 0x00	; 0
 a50:	93 8f       	std	Z+27, r25	; 0x1b
 a52:	82 8f       	std	Z+26, r24	; 0x1a
  _rxen = rxen;
 a54:	44 e0       	ldi	r20, 0x04	; 4
 a56:	44 8f       	std	Z+28, r20	; 0x1c
  _txen = txen;
 a58:	33 e0       	ldi	r19, 0x03	; 3
 a5a:	35 8f       	std	Z+29, r19	; 0x1d
  _rxcie = rxcie;
 a5c:	27 e0       	ldi	r18, 0x07	; 7
 a5e:	26 8f       	std	Z+30, r18	; 0x1e
  _udrie = udrie;
 a60:	95 e0       	ldi	r25, 0x05	; 5
 a62:	97 8f       	std	Z+31, r25	; 0x1f
  _u2x = u2x;
 a64:	81 e0       	ldi	r24, 0x01	; 1
 a66:	80 a3       	std	Z+32, r24	; 0x20
 a68:	e8 e6       	ldi	r30, 0x68	; 104
 a6a:	f2 e0       	ldi	r31, 0x02	; 2
 a6c:	13 82       	std	Z+3, r1	; 0x03
 a6e:	12 82       	std	Z+2, r1	; 0x02
 a70:	c4 82       	std	Z+4, r12	; 0x04
 a72:	d5 82       	std	Z+5, r13	; 0x05
 a74:	e6 82       	std	Z+6, r14	; 0x06
 a76:	f7 82       	std	Z+7, r15	; 0x07

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
 a78:	71 83       	std	Z+1, r23	; 0x01
 a7a:	60 83       	st	Z, r22
{
  _rx_buffer = rx_buffer;
 a7c:	a0 e0       	ldi	r26, 0x00	; 0
 a7e:	b4 e0       	ldi	r27, 0x04	; 4
 a80:	b5 87       	std	Z+13, r27	; 0x0d
 a82:	a4 87       	std	Z+12, r26	; 0x0c
  _tx_buffer = tx_buffer;
 a84:	ac eb       	ldi	r26, 0xBC	; 188
 a86:	b3 e0       	ldi	r27, 0x03	; 3
 a88:	b7 87       	std	Z+15, r27	; 0x0f
 a8a:	a6 87       	std	Z+14, r26	; 0x0e
  _ubrrh = ubrrh;
 a8c:	ad ec       	ldi	r26, 0xCD	; 205
 a8e:	b0 e0       	ldi	r27, 0x00	; 0
 a90:	b1 8b       	std	Z+17, r27	; 0x11
 a92:	a0 8b       	std	Z+16, r26	; 0x10
  _ubrrl = ubrrl;
 a94:	ac ec       	ldi	r26, 0xCC	; 204
 a96:	b0 e0       	ldi	r27, 0x00	; 0
 a98:	b3 8b       	std	Z+19, r27	; 0x13
 a9a:	a2 8b       	std	Z+18, r26	; 0x12
  _ucsra = ucsra;
 a9c:	a8 ec       	ldi	r26, 0xC8	; 200
 a9e:	b0 e0       	ldi	r27, 0x00	; 0
 aa0:	b5 8b       	std	Z+21, r27	; 0x15
 aa2:	a4 8b       	std	Z+20, r26	; 0x14
  _ucsrb = ucsrb;
 aa4:	a9 ec       	ldi	r26, 0xC9	; 201
 aa6:	b0 e0       	ldi	r27, 0x00	; 0
 aa8:	b7 8b       	std	Z+23, r27	; 0x17
 aaa:	a6 8b       	std	Z+22, r26	; 0x16
  _ucsrc = ucsrc;
 aac:	aa ec       	ldi	r26, 0xCA	; 202
 aae:	b0 e0       	ldi	r27, 0x00	; 0
 ab0:	b1 8f       	std	Z+25, r27	; 0x19
 ab2:	a0 8f       	std	Z+24, r26	; 0x18
  _udr = udr;
 ab4:	ae ec       	ldi	r26, 0xCE	; 206
 ab6:	b0 e0       	ldi	r27, 0x00	; 0
 ab8:	b3 8f       	std	Z+27, r27	; 0x1b
 aba:	a2 8f       	std	Z+26, r26	; 0x1a
  _rxen = rxen;
 abc:	44 8f       	std	Z+28, r20	; 0x1c
  _txen = txen;
 abe:	35 8f       	std	Z+29, r19	; 0x1d
  _rxcie = rxcie;
 ac0:	26 8f       	std	Z+30, r18	; 0x1e
  _udrie = udrie;
 ac2:	97 8f       	std	Z+31, r25	; 0x1f
  _u2x = u2x;
 ac4:	80 a3       	std	Z+32, r24	; 0x20
 ac6:	e6 e4       	ldi	r30, 0x46	; 70
 ac8:	f2 e0       	ldi	r31, 0x02	; 2
 aca:	13 82       	std	Z+3, r1	; 0x03
 acc:	12 82       	std	Z+2, r1	; 0x02
 ace:	c4 82       	std	Z+4, r12	; 0x04
 ad0:	d5 82       	std	Z+5, r13	; 0x05
 ad2:	e6 82       	std	Z+6, r14	; 0x06
 ad4:	f7 82       	std	Z+7, r15	; 0x07

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
 ad6:	71 83       	std	Z+1, r23	; 0x01
 ad8:	60 83       	st	Z, r22
{
  _rx_buffer = rx_buffer;
 ada:	a8 e7       	ldi	r26, 0x78	; 120
 adc:	b3 e0       	ldi	r27, 0x03	; 3
 ade:	b5 87       	std	Z+13, r27	; 0x0d
 ae0:	a4 87       	std	Z+12, r26	; 0x0c
  _tx_buffer = tx_buffer;
 ae2:	a4 e3       	ldi	r26, 0x34	; 52
 ae4:	b3 e0       	ldi	r27, 0x03	; 3
 ae6:	b7 87       	std	Z+15, r27	; 0x0f
 ae8:	a6 87       	std	Z+14, r26	; 0x0e
  _ubrrh = ubrrh;
 aea:	a5 ed       	ldi	r26, 0xD5	; 213
 aec:	b0 e0       	ldi	r27, 0x00	; 0
 aee:	b1 8b       	std	Z+17, r27	; 0x11
 af0:	a0 8b       	std	Z+16, r26	; 0x10
  _ubrrl = ubrrl;
 af2:	a4 ed       	ldi	r26, 0xD4	; 212
 af4:	b0 e0       	ldi	r27, 0x00	; 0
 af6:	b3 8b       	std	Z+19, r27	; 0x13
 af8:	a2 8b       	std	Z+18, r26	; 0x12
  _ucsra = ucsra;
 afa:	a0 ed       	ldi	r26, 0xD0	; 208
 afc:	b0 e0       	ldi	r27, 0x00	; 0
 afe:	b5 8b       	std	Z+21, r27	; 0x15
 b00:	a4 8b       	std	Z+20, r26	; 0x14
  _ucsrb = ucsrb;
 b02:	a1 ed       	ldi	r26, 0xD1	; 209
 b04:	b0 e0       	ldi	r27, 0x00	; 0
 b06:	b7 8b       	std	Z+23, r27	; 0x17
 b08:	a6 8b       	std	Z+22, r26	; 0x16
  _ucsrc = ucsrc;
 b0a:	a2 ed       	ldi	r26, 0xD2	; 210
 b0c:	b0 e0       	ldi	r27, 0x00	; 0
 b0e:	b1 8f       	std	Z+25, r27	; 0x19
 b10:	a0 8f       	std	Z+24, r26	; 0x18
  _udr = udr;
 b12:	a6 ed       	ldi	r26, 0xD6	; 214
 b14:	b0 e0       	ldi	r27, 0x00	; 0
 b16:	b3 8f       	std	Z+27, r27	; 0x1b
 b18:	a2 8f       	std	Z+26, r26	; 0x1a
  _rxen = rxen;
 b1a:	44 8f       	std	Z+28, r20	; 0x1c
  _txen = txen;
 b1c:	35 8f       	std	Z+29, r19	; 0x1d
  _rxcie = rxcie;
 b1e:	26 8f       	std	Z+30, r18	; 0x1e
  _udrie = udrie;
 b20:	97 8f       	std	Z+31, r25	; 0x1f
  _u2x = u2x;
 b22:	80 a3       	std	Z+32, r24	; 0x20
 b24:	e4 e2       	ldi	r30, 0x24	; 36
 b26:	f2 e0       	ldi	r31, 0x02	; 2
 b28:	13 82       	std	Z+3, r1	; 0x03
 b2a:	12 82       	std	Z+2, r1	; 0x02
 b2c:	c4 82       	std	Z+4, r12	; 0x04
 b2e:	d5 82       	std	Z+5, r13	; 0x05
 b30:	e6 82       	std	Z+6, r14	; 0x06
 b32:	f7 82       	std	Z+7, r15	; 0x07

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
 b34:	71 83       	std	Z+1, r23	; 0x01
 b36:	60 83       	st	Z, r22
{
  _rx_buffer = rx_buffer;
 b38:	60 ef       	ldi	r22, 0xF0	; 240
 b3a:	72 e0       	ldi	r23, 0x02	; 2
 b3c:	75 87       	std	Z+13, r23	; 0x0d
 b3e:	64 87       	std	Z+12, r22	; 0x0c
  _tx_buffer = tx_buffer;
 b40:	6c ea       	ldi	r22, 0xAC	; 172
 b42:	72 e0       	ldi	r23, 0x02	; 2
 b44:	77 87       	std	Z+15, r23	; 0x0f
 b46:	66 87       	std	Z+14, r22	; 0x0e
  _ubrrh = ubrrh;
 b48:	65 e3       	ldi	r22, 0x35	; 53
 b4a:	71 e0       	ldi	r23, 0x01	; 1
 b4c:	71 8b       	std	Z+17, r23	; 0x11
 b4e:	60 8b       	std	Z+16, r22	; 0x10
  _ubrrl = ubrrl;
 b50:	64 e3       	ldi	r22, 0x34	; 52
 b52:	71 e0       	ldi	r23, 0x01	; 1
 b54:	73 8b       	std	Z+19, r23	; 0x13
 b56:	62 8b       	std	Z+18, r22	; 0x12
  _ucsra = ucsra;
 b58:	60 e3       	ldi	r22, 0x30	; 48
 b5a:	71 e0       	ldi	r23, 0x01	; 1
 b5c:	75 8b       	std	Z+21, r23	; 0x15
 b5e:	64 8b       	std	Z+20, r22	; 0x14
  _ucsrb = ucsrb;
 b60:	61 e3       	ldi	r22, 0x31	; 49
 b62:	71 e0       	ldi	r23, 0x01	; 1
 b64:	77 8b       	std	Z+23, r23	; 0x17
 b66:	66 8b       	std	Z+22, r22	; 0x16
  _ucsrc = ucsrc;
 b68:	62 e3       	ldi	r22, 0x32	; 50
 b6a:	71 e0       	ldi	r23, 0x01	; 1
 b6c:	71 8f       	std	Z+25, r23	; 0x19
 b6e:	60 8f       	std	Z+24, r22	; 0x18
  _udr = udr;
 b70:	66 e3       	ldi	r22, 0x36	; 54
 b72:	71 e0       	ldi	r23, 0x01	; 1
 b74:	73 8f       	std	Z+27, r23	; 0x1b
 b76:	62 8f       	std	Z+26, r22	; 0x1a
  _rxen = rxen;
 b78:	44 8f       	std	Z+28, r20	; 0x1c
  _txen = txen;
 b7a:	35 8f       	std	Z+29, r19	; 0x1d
  _rxcie = rxcie;
 b7c:	26 8f       	std	Z+30, r18	; 0x1e
  _udrie = udrie;
 b7e:	97 8f       	std	Z+31, r25	; 0x1f
  _u2x = u2x;
 b80:	80 a3       	std	Z+32, r24	; 0x20
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UCSR2C, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UCSR3C, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
 b82:	ff 90       	pop	r15
 b84:	ef 90       	pop	r14
 b86:	df 90       	pop	r13
 b88:	cf 90       	pop	r12
 b8a:	08 95       	ret

00000b8c <__vector_23>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
 b8c:	1f 92       	push	r1
 b8e:	0f 92       	push	r0
 b90:	0f b6       	in	r0, 0x3f	; 63
 b92:	0f 92       	push	r0
 b94:	11 24       	eor	r1, r1
 b96:	2f 93       	push	r18
 b98:	3f 93       	push	r19
 b9a:	8f 93       	push	r24
 b9c:	9f 93       	push	r25
 b9e:	af 93       	push	r26
 ba0:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
 ba2:	80 91 cd 04 	lds	r24, 0x04CD
 ba6:	90 91 ce 04 	lds	r25, 0x04CE
 baa:	a0 91 cf 04 	lds	r26, 0x04CF
 bae:	b0 91 d0 04 	lds	r27, 0x04D0
	unsigned char f = timer0_fract;
 bb2:	30 91 cc 04 	lds	r19, 0x04CC

	m += MILLIS_INC;
	f += FRACT_INC;
 bb6:	23 e0       	ldi	r18, 0x03	; 3
 bb8:	23 0f       	add	r18, r19
	if (f >= FRACT_MAX) {
 bba:	2d 37       	cpi	r18, 0x7D	; 125
 bbc:	20 f4       	brcc	.+8      	; 0xbc6 <__vector_23+0x3a>
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
	unsigned char f = timer0_fract;

	m += MILLIS_INC;
 bbe:	01 96       	adiw	r24, 0x01	; 1
 bc0:	a1 1d       	adc	r26, r1
 bc2:	b1 1d       	adc	r27, r1
 bc4:	05 c0       	rjmp	.+10     	; 0xbd0 <__vector_23+0x44>
	f += FRACT_INC;
	if (f >= FRACT_MAX) {
		f -= FRACT_MAX;
 bc6:	26 e8       	ldi	r18, 0x86	; 134
 bc8:	23 0f       	add	r18, r19
		m += 1;
 bca:	02 96       	adiw	r24, 0x02	; 2
 bcc:	a1 1d       	adc	r26, r1
 bce:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
 bd0:	20 93 cc 04 	sts	0x04CC, r18
	timer0_millis = m;
 bd4:	80 93 cd 04 	sts	0x04CD, r24
 bd8:	90 93 ce 04 	sts	0x04CE, r25
 bdc:	a0 93 cf 04 	sts	0x04CF, r26
 be0:	b0 93 d0 04 	sts	0x04D0, r27
	timer0_overflow_count++;
 be4:	80 91 d1 04 	lds	r24, 0x04D1
 be8:	90 91 d2 04 	lds	r25, 0x04D2
 bec:	a0 91 d3 04 	lds	r26, 0x04D3
 bf0:	b0 91 d4 04 	lds	r27, 0x04D4
 bf4:	01 96       	adiw	r24, 0x01	; 1
 bf6:	a1 1d       	adc	r26, r1
 bf8:	b1 1d       	adc	r27, r1
 bfa:	80 93 d1 04 	sts	0x04D1, r24
 bfe:	90 93 d2 04 	sts	0x04D2, r25
 c02:	a0 93 d3 04 	sts	0x04D3, r26
 c06:	b0 93 d4 04 	sts	0x04D4, r27
}
 c0a:	bf 91       	pop	r27
 c0c:	af 91       	pop	r26
 c0e:	9f 91       	pop	r25
 c10:	8f 91       	pop	r24
 c12:	3f 91       	pop	r19
 c14:	2f 91       	pop	r18
 c16:	0f 90       	pop	r0
 c18:	0f be       	out	0x3f, r0	; 63
 c1a:	0f 90       	pop	r0
 c1c:	1f 90       	pop	r1
 c1e:	18 95       	reti

00000c20 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
 c20:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
 c22:	84 b5       	in	r24, 0x24	; 36
 c24:	82 60       	ori	r24, 0x02	; 2
 c26:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
 c28:	84 b5       	in	r24, 0x24	; 36
 c2a:	81 60       	ori	r24, 0x01	; 1
 c2c:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
 c2e:	85 b5       	in	r24, 0x25	; 37
 c30:	82 60       	ori	r24, 0x02	; 2
 c32:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
 c34:	85 b5       	in	r24, 0x25	; 37
 c36:	81 60       	ori	r24, 0x01	; 1
 c38:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
 c3a:	ee e6       	ldi	r30, 0x6E	; 110
 c3c:	f0 e0       	ldi	r31, 0x00	; 0
 c3e:	80 81       	ld	r24, Z
 c40:	81 60       	ori	r24, 0x01	; 1
 c42:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
 c44:	e1 e8       	ldi	r30, 0x81	; 129
 c46:	f0 e0       	ldi	r31, 0x00	; 0
 c48:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
 c4a:	80 81       	ld	r24, Z
 c4c:	82 60       	ori	r24, 0x02	; 2
 c4e:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
 c50:	80 81       	ld	r24, Z
 c52:	81 60       	ori	r24, 0x01	; 1
 c54:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
 c56:	e0 e8       	ldi	r30, 0x80	; 128
 c58:	f0 e0       	ldi	r31, 0x00	; 0
 c5a:	80 81       	ld	r24, Z
 c5c:	81 60       	ori	r24, 0x01	; 1
 c5e:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
 c60:	e1 eb       	ldi	r30, 0xB1	; 177
 c62:	f0 e0       	ldi	r31, 0x00	; 0
 c64:	80 81       	ld	r24, Z
 c66:	84 60       	ori	r24, 0x04	; 4
 c68:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
 c6a:	e0 eb       	ldi	r30, 0xB0	; 176
 c6c:	f0 e0       	ldi	r31, 0x00	; 0
 c6e:	80 81       	ld	r24, Z
 c70:	81 60       	ori	r24, 0x01	; 1
 c72:	80 83       	st	Z, r24
#else
	#warning Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	sbi(TCCR3B, CS31);		// set timer 3 prescale factor to 64
 c74:	e1 e9       	ldi	r30, 0x91	; 145
 c76:	f0 e0       	ldi	r31, 0x00	; 0
 c78:	80 81       	ld	r24, Z
 c7a:	82 60       	ori	r24, 0x02	; 2
 c7c:	80 83       	st	Z, r24
	sbi(TCCR3B, CS30);
 c7e:	80 81       	ld	r24, Z
 c80:	81 60       	ori	r24, 0x01	; 1
 c82:	80 83       	st	Z, r24
	sbi(TCCR3A, WGM30);		// put timer 3 in 8-bit phase correct pwm mode
 c84:	e0 e9       	ldi	r30, 0x90	; 144
 c86:	f0 e0       	ldi	r31, 0x00	; 0
 c88:	80 81       	ld	r24, Z
 c8a:	81 60       	ori	r24, 0x01	; 1
 c8c:	80 83       	st	Z, r24
	sbi(TCCR4D, WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	sbi(TCCR4A, PWM4A);		// enable PWM mode for comparator OCR4A
	sbi(TCCR4C, PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	sbi(TCCR4B, CS41);		// set timer 4 prescale factor to 64
 c8e:	e1 ea       	ldi	r30, 0xA1	; 161
 c90:	f0 e0       	ldi	r31, 0x00	; 0
 c92:	80 81       	ld	r24, Z
 c94:	82 60       	ori	r24, 0x02	; 2
 c96:	80 83       	st	Z, r24
	sbi(TCCR4B, CS40);
 c98:	80 81       	ld	r24, Z
 c9a:	81 60       	ori	r24, 0x01	; 1
 c9c:	80 83       	st	Z, r24
	sbi(TCCR4A, WGM40);		// put timer 4 in 8-bit phase correct pwm mode
 c9e:	e0 ea       	ldi	r30, 0xA0	; 160
 ca0:	f0 e0       	ldi	r31, 0x00	; 0
 ca2:	80 81       	ld	r24, Z
 ca4:	81 60       	ori	r24, 0x01	; 1
 ca6:	80 83       	st	Z, r24
#endif
#endif /* end timer4 block for ATMEGA1280/2560 and similar */	

#if defined(TCCR5B) && defined(CS51) && defined(WGM50)
	sbi(TCCR5B, CS51);		// set timer 5 prescale factor to 64
 ca8:	e1 e2       	ldi	r30, 0x21	; 33
 caa:	f1 e0       	ldi	r31, 0x01	; 1
 cac:	80 81       	ld	r24, Z
 cae:	82 60       	ori	r24, 0x02	; 2
 cb0:	80 83       	st	Z, r24
	sbi(TCCR5B, CS50);
 cb2:	80 81       	ld	r24, Z
 cb4:	81 60       	ori	r24, 0x01	; 1
 cb6:	80 83       	st	Z, r24
	sbi(TCCR5A, WGM50);		// put timer 5 in 8-bit phase correct pwm mode
 cb8:	e0 e2       	ldi	r30, 0x20	; 32
 cba:	f1 e0       	ldi	r31, 0x01	; 1
 cbc:	80 81       	ld	r24, Z
 cbe:	81 60       	ori	r24, 0x01	; 1
 cc0:	80 83       	st	Z, r24
#if defined(ADCSRA)
	// set a2d prescale factor to 128
	// 16 MHz / 128 = 125 KHz, inside the desired 50-200 KHz range.
	// XXX: this will not work properly for other clock speeds, and
	// this code should use F_CPU to determine the prescale factor.
	sbi(ADCSRA, ADPS2);
 cc2:	ea e7       	ldi	r30, 0x7A	; 122
 cc4:	f0 e0       	ldi	r31, 0x00	; 0
 cc6:	80 81       	ld	r24, Z
 cc8:	84 60       	ori	r24, 0x04	; 4
 cca:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS1);
 ccc:	80 81       	ld	r24, Z
 cce:	82 60       	ori	r24, 0x02	; 2
 cd0:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS0);
 cd2:	80 81       	ld	r24, Z
 cd4:	81 60       	ori	r24, 0x01	; 1
 cd6:	80 83       	st	Z, r24

	// enable a2d conversions
	sbi(ADCSRA, ADEN);
 cd8:	80 81       	ld	r24, Z
 cda:	80 68       	ori	r24, 0x80	; 128
 cdc:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
 cde:	10 92 c1 00 	sts	0x00C1, r1
 ce2:	08 95       	ret

00000ce4 <__udivmodsi4>:
 ce4:	a1 e2       	ldi	r26, 0x21	; 33
 ce6:	1a 2e       	mov	r1, r26
 ce8:	aa 1b       	sub	r26, r26
 cea:	bb 1b       	sub	r27, r27
 cec:	fd 01       	movw	r30, r26
 cee:	0d c0       	rjmp	.+26     	; 0xd0a <__udivmodsi4_ep>

00000cf0 <__udivmodsi4_loop>:
 cf0:	aa 1f       	adc	r26, r26
 cf2:	bb 1f       	adc	r27, r27
 cf4:	ee 1f       	adc	r30, r30
 cf6:	ff 1f       	adc	r31, r31
 cf8:	a2 17       	cp	r26, r18
 cfa:	b3 07       	cpc	r27, r19
 cfc:	e4 07       	cpc	r30, r20
 cfe:	f5 07       	cpc	r31, r21
 d00:	20 f0       	brcs	.+8      	; 0xd0a <__udivmodsi4_ep>
 d02:	a2 1b       	sub	r26, r18
 d04:	b3 0b       	sbc	r27, r19
 d06:	e4 0b       	sbc	r30, r20
 d08:	f5 0b       	sbc	r31, r21

00000d0a <__udivmodsi4_ep>:
 d0a:	66 1f       	adc	r22, r22
 d0c:	77 1f       	adc	r23, r23
 d0e:	88 1f       	adc	r24, r24
 d10:	99 1f       	adc	r25, r25
 d12:	1a 94       	dec	r1
 d14:	69 f7       	brne	.-38     	; 0xcf0 <__udivmodsi4_loop>
 d16:	60 95       	com	r22
 d18:	70 95       	com	r23
 d1a:	80 95       	com	r24
 d1c:	90 95       	com	r25
 d1e:	9b 01       	movw	r18, r22
 d20:	ac 01       	movw	r20, r24
 d22:	bd 01       	movw	r22, r26
 d24:	cf 01       	movw	r24, r30
 d26:	08 95       	ret

00000d28 <__tablejump2__>:
 d28:	ee 0f       	add	r30, r30
 d2a:	ff 1f       	adc	r31, r31
 d2c:	88 1f       	adc	r24, r24
 d2e:	8b bf       	out	0x3b, r24	; 59
 d30:	07 90       	elpm	r0, Z+
 d32:	f6 91       	elpm	r31, Z
 d34:	e0 2d       	mov	r30, r0
 d36:	19 94       	eijmp

00000d38 <_exit>:
 d38:	f8 94       	cli

00000d3a <__stop_program>:
 d3a:	ff cf       	rjmp	.-2      	; 0xd3a <__stop_program>
