
Bluepill_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cd0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08003de0  08003de0  00004de0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003fe0  08003fe0  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003fe0  08003fe0  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003fe0  08003fe0  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003fe0  08003fe0  00004fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003fe4  08003fe4  00004fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003fe8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000017c  2000000c  08003ff4  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000188  08003ff4  00005188  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007de6  00000000  00000000  00005035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001628  00000000  00000000  0000ce1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000948  00000000  00000000  0000e448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000072b  00000000  00000000  0000ed90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017028  00000000  00000000  0000f4bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009b1d  00000000  00000000  000264e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087bea  00000000  00000000  00030000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b7bea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a18  00000000  00000000  000b7c30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000ba648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000000c 	.word	0x2000000c
 800012c:	00000000 	.word	0x00000000
 8000130:	08003dc8 	.word	0x08003dc8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000010 	.word	0x20000010
 800014c:	08003dc8 	.word	0x08003dc8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_d2uiz>:
 8000a4c:	004a      	lsls	r2, r1, #1
 8000a4e:	d211      	bcs.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d211      	bcs.n	8000a7a <__aeabi_d2uiz+0x2e>
 8000a56:	d50d      	bpl.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d40e      	bmi.n	8000a80 <__aeabi_d2uiz+0x34>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d102      	bne.n	8000a86 <__aeabi_d2uiz+0x3a>
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	4770      	bx	lr
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_d2f>:
 8000a8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a94:	bf24      	itt	cs
 8000a96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9e:	d90d      	bls.n	8000abc <__aeabi_d2f+0x30>
 8000aa0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aac:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ab0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab4:	bf08      	it	eq
 8000ab6:	f020 0001 	biceq.w	r0, r0, #1
 8000aba:	4770      	bx	lr
 8000abc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ac0:	d121      	bne.n	8000b06 <__aeabi_d2f+0x7a>
 8000ac2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac6:	bfbc      	itt	lt
 8000ac8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000acc:	4770      	bxlt	lr
 8000ace:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ad2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad6:	f1c2 0218 	rsb	r2, r2, #24
 8000ada:	f1c2 0c20 	rsb	ip, r2, #32
 8000ade:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ae2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae6:	bf18      	it	ne
 8000ae8:	f040 0001 	orrne.w	r0, r0, #1
 8000aec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af8:	ea40 000c 	orr.w	r0, r0, ip
 8000afc:	fa23 f302 	lsr.w	r3, r3, r2
 8000b00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b04:	e7cc      	b.n	8000aa0 <__aeabi_d2f+0x14>
 8000b06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b0a:	d107      	bne.n	8000b1c <__aeabi_d2f+0x90>
 8000b0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b10:	bf1e      	ittt	ne
 8000b12:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b16:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b1a:	4770      	bxne	lr
 8000b1c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b20:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b24:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	0000      	movs	r0, r0
	...

08000b30 <generate_lookup_table>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void generate_lookup_table(){
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
	for(int i=0;i<SINE_STEPS;i++){
 8000b36:	2300      	movs	r3, #0
 8000b38:	607b      	str	r3, [r7, #4]
 8000b3a:	e03e      	b.n	8000bba <generate_lookup_table+0x8a>
		float angle=(2.0f * M_PI * i)/SINE_STEPS;
 8000b3c:	6878      	ldr	r0, [r7, #4]
 8000b3e:	f7ff fc59 	bl	80003f4 <__aeabi_i2d>
 8000b42:	a323      	add	r3, pc, #140	@ (adr r3, 8000bd0 <generate_lookup_table+0xa0>)
 8000b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b48:	f7ff fcbe 	bl	80004c8 <__aeabi_dmul>
 8000b4c:	4602      	mov	r2, r0
 8000b4e:	460b      	mov	r3, r1
 8000b50:	4610      	mov	r0, r2
 8000b52:	4619      	mov	r1, r3
 8000b54:	f04f 0200 	mov.w	r2, #0
 8000b58:	4b21      	ldr	r3, [pc, #132]	@ (8000be0 <generate_lookup_table+0xb0>)
 8000b5a:	f7ff fddf 	bl	800071c <__aeabi_ddiv>
 8000b5e:	4602      	mov	r2, r0
 8000b60:	460b      	mov	r3, r1
 8000b62:	4610      	mov	r0, r2
 8000b64:	4619      	mov	r1, r3
 8000b66:	f7ff ff91 	bl	8000a8c <__aeabi_d2f>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	603b      	str	r3, [r7, #0]
		sine_duty_table[i]=(uint16_t)((sin(angle) + 1.0f)*49.5f);
 8000b6e:	6838      	ldr	r0, [r7, #0]
 8000b70:	f7ff fc52 	bl	8000418 <__aeabi_f2d>
 8000b74:	4602      	mov	r2, r0
 8000b76:	460b      	mov	r3, r1
 8000b78:	4610      	mov	r0, r2
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	f002 f954 	bl	8002e28 <sin>
 8000b80:	f04f 0200 	mov.w	r2, #0
 8000b84:	4b17      	ldr	r3, [pc, #92]	@ (8000be4 <generate_lookup_table+0xb4>)
 8000b86:	f7ff fae9 	bl	800015c <__adddf3>
 8000b8a:	4602      	mov	r2, r0
 8000b8c:	460b      	mov	r3, r1
 8000b8e:	4610      	mov	r0, r2
 8000b90:	4619      	mov	r1, r3
 8000b92:	a311      	add	r3, pc, #68	@ (adr r3, 8000bd8 <generate_lookup_table+0xa8>)
 8000b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b98:	f7ff fc96 	bl	80004c8 <__aeabi_dmul>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	460b      	mov	r3, r1
 8000ba0:	4610      	mov	r0, r2
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	f7ff ff52 	bl	8000a4c <__aeabi_d2uiz>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	b299      	uxth	r1, r3
 8000bac:	4a0e      	ldr	r2, [pc, #56]	@ (8000be8 <generate_lookup_table+0xb8>)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0;i<SINE_STEPS;i++){
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	3301      	adds	r3, #1
 8000bb8:	607b      	str	r3, [r7, #4]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2b63      	cmp	r3, #99	@ 0x63
 8000bbe:	ddbd      	ble.n	8000b3c <generate_lookup_table+0xc>
	}
}
 8000bc0:	bf00      	nop
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	f3af 8000 	nop.w
 8000bd0:	54442d18 	.word	0x54442d18
 8000bd4:	401921fb 	.word	0x401921fb
 8000bd8:	00000000 	.word	0x00000000
 8000bdc:	4048c000 	.word	0x4048c000
 8000be0:	40590000 	.word	0x40590000
 8000be4:	3ff00000 	.word	0x3ff00000
 8000be8:	200000b8 	.word	0x200000b8

08000bec <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
	static uint16_t idx=0;

	if(htim->Instance==TIM3){
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a0e      	ldr	r2, [pc, #56]	@ (8000c34 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d115      	bne.n	8000c2a <HAL_TIM_PeriodElapsedCallback+0x3e>
		if(idx>=SINE_STEPS) idx=0;
 8000bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8000c38 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000c00:	881b      	ldrh	r3, [r3, #0]
 8000c02:	2b63      	cmp	r3, #99	@ 0x63
 8000c04:	d902      	bls.n	8000c0c <HAL_TIM_PeriodElapsedCallback+0x20>
 8000c06:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, sine_duty_table[idx]);
 8000c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c38 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000c0e:	881b      	ldrh	r3, [r3, #0]
 8000c10:	461a      	mov	r2, r3
 8000c12:	4b0a      	ldr	r3, [pc, #40]	@ (8000c3c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000c14:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8000c18:	4b09      	ldr	r3, [pc, #36]	@ (8000c40 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	635a      	str	r2, [r3, #52]	@ 0x34
		idx++;
 8000c1e:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000c20:	881b      	ldrh	r3, [r3, #0]
 8000c22:	3301      	adds	r3, #1
 8000c24:	b29a      	uxth	r2, r3
 8000c26:	4b04      	ldr	r3, [pc, #16]	@ (8000c38 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000c28:	801a      	strh	r2, [r3, #0]
	}
}
 8000c2a:	bf00      	nop
 8000c2c:	370c      	adds	r7, #12
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc80      	pop	{r7}
 8000c32:	4770      	bx	lr
 8000c34:	40000400 	.word	0x40000400
 8000c38:	20000180 	.word	0x20000180
 8000c3c:	200000b8 	.word	0x200000b8
 8000c40:	20000070 	.word	0x20000070

08000c44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c48:	f000 fa7e 	bl	8001148 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c4c:	f000 f816 	bl	8000c7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c50:	f000 f91c 	bl	8000e8c <MX_GPIO_Init>
  MX_TIM3_Init();
 8000c54:	f000 f858 	bl	8000d08 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000c58:	f000 f8a2 	bl	8000da0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  generate_lookup_table();
 8000c5c:	f7ff ff68 	bl	8000b30 <generate_lookup_table>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000c60:	2100      	movs	r1, #0
 8000c62:	4804      	ldr	r0, [pc, #16]	@ (8000c74 <main+0x30>)
 8000c64:	f001 fa54 	bl	8002110 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 8000c68:	4803      	ldr	r0, [pc, #12]	@ (8000c78 <main+0x34>)
 8000c6a:	f001 f9a7 	bl	8001fbc <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c6e:	bf00      	nop
 8000c70:	e7fd      	b.n	8000c6e <main+0x2a>
 8000c72:	bf00      	nop
 8000c74:	20000070 	.word	0x20000070
 8000c78:	20000028 	.word	0x20000028

08000c7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b090      	sub	sp, #64	@ 0x40
 8000c80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c82:	f107 0318 	add.w	r3, r7, #24
 8000c86:	2228      	movs	r2, #40	@ 0x28
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f002 f8a0 	bl	8002dd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c90:	1d3b      	adds	r3, r7, #4
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
 8000c98:	609a      	str	r2, [r3, #8]
 8000c9a:	60da      	str	r2, [r3, #12]
 8000c9c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ca2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ca6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cac:	2301      	movs	r3, #1
 8000cae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cb4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cb8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000cba:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cc0:	f107 0318 	add.w	r3, r7, #24
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f000 fd4b 	bl	8001760 <HAL_RCC_OscConfig>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000cd0:	f000 f934 	bl	8000f3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cd4:	230f      	movs	r3, #15
 8000cd6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ce0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ce4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cea:	1d3b      	adds	r3, r7, #4
 8000cec:	2102      	movs	r1, #2
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f000 ffb8 	bl	8001c64 <HAL_RCC_ClockConfig>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000cfa:	f000 f91f 	bl	8000f3c <Error_Handler>
  }
}
 8000cfe:	bf00      	nop
 8000d00:	3740      	adds	r7, #64	@ 0x40
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
	...

08000d08 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b086      	sub	sp, #24
 8000d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d0e:	f107 0308 	add.w	r3, r7, #8
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]
 8000d16:	605a      	str	r2, [r3, #4]
 8000d18:	609a      	str	r2, [r3, #8]
 8000d1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d1c:	463b      	mov	r3, r7
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d24:	4b1c      	ldr	r3, [pc, #112]	@ (8000d98 <MX_TIM3_Init+0x90>)
 8000d26:	4a1d      	ldr	r2, [pc, #116]	@ (8000d9c <MX_TIM3_Init+0x94>)
 8000d28:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8000d2a:	4b1b      	ldr	r3, [pc, #108]	@ (8000d98 <MX_TIM3_Init+0x90>)
 8000d2c:	2247      	movs	r2, #71	@ 0x47
 8000d2e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d30:	4b19      	ldr	r3, [pc, #100]	@ (8000d98 <MX_TIM3_Init+0x90>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8000d36:	4b18      	ldr	r3, [pc, #96]	@ (8000d98 <MX_TIM3_Init+0x90>)
 8000d38:	2263      	movs	r2, #99	@ 0x63
 8000d3a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d3c:	4b16      	ldr	r3, [pc, #88]	@ (8000d98 <MX_TIM3_Init+0x90>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d42:	4b15      	ldr	r3, [pc, #84]	@ (8000d98 <MX_TIM3_Init+0x90>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d48:	4813      	ldr	r0, [pc, #76]	@ (8000d98 <MX_TIM3_Init+0x90>)
 8000d4a:	f001 f8e7 	bl	8001f1c <HAL_TIM_Base_Init>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8000d54:	f000 f8f2 	bl	8000f3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d5e:	f107 0308 	add.w	r3, r7, #8
 8000d62:	4619      	mov	r1, r3
 8000d64:	480c      	ldr	r0, [pc, #48]	@ (8000d98 <MX_TIM3_Init+0x90>)
 8000d66:	f001 fc27 	bl	80025b8 <HAL_TIM_ConfigClockSource>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8000d70:	f000 f8e4 	bl	8000f3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d74:	2300      	movs	r3, #0
 8000d76:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d7c:	463b      	mov	r3, r7
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4805      	ldr	r0, [pc, #20]	@ (8000d98 <MX_TIM3_Init+0x90>)
 8000d82:	f001 ffb5 	bl	8002cf0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8000d8c:	f000 f8d6 	bl	8000f3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000d90:	bf00      	nop
 8000d92:	3718      	adds	r7, #24
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	20000028 	.word	0x20000028
 8000d9c:	40000400 	.word	0x40000400

08000da0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b08e      	sub	sp, #56	@ 0x38
 8000da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000da6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	605a      	str	r2, [r3, #4]
 8000db0:	609a      	str	r2, [r3, #8]
 8000db2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000db4:	f107 0320 	add.w	r3, r7, #32
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
 8000dcc:	615a      	str	r2, [r3, #20]
 8000dce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000dd0:	4b2c      	ldr	r3, [pc, #176]	@ (8000e84 <MX_TIM4_Init+0xe4>)
 8000dd2:	4a2d      	ldr	r2, [pc, #180]	@ (8000e88 <MX_TIM4_Init+0xe8>)
 8000dd4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8000dd6:	4b2b      	ldr	r3, [pc, #172]	@ (8000e84 <MX_TIM4_Init+0xe4>)
 8000dd8:	2247      	movs	r2, #71	@ 0x47
 8000dda:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ddc:	4b29      	ldr	r3, [pc, #164]	@ (8000e84 <MX_TIM4_Init+0xe4>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8000de2:	4b28      	ldr	r3, [pc, #160]	@ (8000e84 <MX_TIM4_Init+0xe4>)
 8000de4:	2263      	movs	r2, #99	@ 0x63
 8000de6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000de8:	4b26      	ldr	r3, [pc, #152]	@ (8000e84 <MX_TIM4_Init+0xe4>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dee:	4b25      	ldr	r3, [pc, #148]	@ (8000e84 <MX_TIM4_Init+0xe4>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000df4:	4823      	ldr	r0, [pc, #140]	@ (8000e84 <MX_TIM4_Init+0xe4>)
 8000df6:	f001 f891 	bl	8001f1c <HAL_TIM_Base_Init>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8000e00:	f000 f89c 	bl	8000f3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e08:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000e0a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e0e:	4619      	mov	r1, r3
 8000e10:	481c      	ldr	r0, [pc, #112]	@ (8000e84 <MX_TIM4_Init+0xe4>)
 8000e12:	f001 fbd1 	bl	80025b8 <HAL_TIM_ConfigClockSource>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8000e1c:	f000 f88e 	bl	8000f3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000e20:	4818      	ldr	r0, [pc, #96]	@ (8000e84 <MX_TIM4_Init+0xe4>)
 8000e22:	f001 f91d 	bl	8002060 <HAL_TIM_PWM_Init>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8000e2c:	f000 f886 	bl	8000f3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e30:	2300      	movs	r3, #0
 8000e32:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e34:	2300      	movs	r3, #0
 8000e36:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000e38:	f107 0320 	add.w	r3, r7, #32
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4811      	ldr	r0, [pc, #68]	@ (8000e84 <MX_TIM4_Init+0xe4>)
 8000e40:	f001 ff56 	bl	8002cf0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8000e4a:	f000 f877 	bl	8000f3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e4e:	2360      	movs	r3, #96	@ 0x60
 8000e50:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000e52:	2300      	movs	r3, #0
 8000e54:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e56:	2300      	movs	r3, #0
 8000e58:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e5e:	1d3b      	adds	r3, r7, #4
 8000e60:	2200      	movs	r2, #0
 8000e62:	4619      	mov	r1, r3
 8000e64:	4807      	ldr	r0, [pc, #28]	@ (8000e84 <MX_TIM4_Init+0xe4>)
 8000e66:	f001 fae5 	bl	8002434 <HAL_TIM_PWM_ConfigChannel>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8000e70:	f000 f864 	bl	8000f3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000e74:	4803      	ldr	r0, [pc, #12]	@ (8000e84 <MX_TIM4_Init+0xe4>)
 8000e76:	f000 f8d3 	bl	8001020 <HAL_TIM_MspPostInit>

}
 8000e7a:	bf00      	nop
 8000e7c:	3738      	adds	r7, #56	@ 0x38
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	20000070 	.word	0x20000070
 8000e88:	40000800 	.word	0x40000800

08000e8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b088      	sub	sp, #32
 8000e90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e92:	f107 0310 	add.w	r3, r7, #16
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]
 8000e9a:	605a      	str	r2, [r3, #4]
 8000e9c:	609a      	str	r2, [r3, #8]
 8000e9e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ea0:	4b24      	ldr	r3, [pc, #144]	@ (8000f34 <MX_GPIO_Init+0xa8>)
 8000ea2:	699b      	ldr	r3, [r3, #24]
 8000ea4:	4a23      	ldr	r2, [pc, #140]	@ (8000f34 <MX_GPIO_Init+0xa8>)
 8000ea6:	f043 0310 	orr.w	r3, r3, #16
 8000eaa:	6193      	str	r3, [r2, #24]
 8000eac:	4b21      	ldr	r3, [pc, #132]	@ (8000f34 <MX_GPIO_Init+0xa8>)
 8000eae:	699b      	ldr	r3, [r3, #24]
 8000eb0:	f003 0310 	and.w	r3, r3, #16
 8000eb4:	60fb      	str	r3, [r7, #12]
 8000eb6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8000f34 <MX_GPIO_Init+0xa8>)
 8000eba:	699b      	ldr	r3, [r3, #24]
 8000ebc:	4a1d      	ldr	r2, [pc, #116]	@ (8000f34 <MX_GPIO_Init+0xa8>)
 8000ebe:	f043 0320 	orr.w	r3, r3, #32
 8000ec2:	6193      	str	r3, [r2, #24]
 8000ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f34 <MX_GPIO_Init+0xa8>)
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	f003 0320 	and.w	r3, r3, #32
 8000ecc:	60bb      	str	r3, [r7, #8]
 8000ece:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed0:	4b18      	ldr	r3, [pc, #96]	@ (8000f34 <MX_GPIO_Init+0xa8>)
 8000ed2:	699b      	ldr	r3, [r3, #24]
 8000ed4:	4a17      	ldr	r2, [pc, #92]	@ (8000f34 <MX_GPIO_Init+0xa8>)
 8000ed6:	f043 0304 	orr.w	r3, r3, #4
 8000eda:	6193      	str	r3, [r2, #24]
 8000edc:	4b15      	ldr	r3, [pc, #84]	@ (8000f34 <MX_GPIO_Init+0xa8>)
 8000ede:	699b      	ldr	r3, [r3, #24]
 8000ee0:	f003 0304 	and.w	r3, r3, #4
 8000ee4:	607b      	str	r3, [r7, #4]
 8000ee6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee8:	4b12      	ldr	r3, [pc, #72]	@ (8000f34 <MX_GPIO_Init+0xa8>)
 8000eea:	699b      	ldr	r3, [r3, #24]
 8000eec:	4a11      	ldr	r2, [pc, #68]	@ (8000f34 <MX_GPIO_Init+0xa8>)
 8000eee:	f043 0308 	orr.w	r3, r3, #8
 8000ef2:	6193      	str	r3, [r2, #24]
 8000ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8000f34 <MX_GPIO_Init+0xa8>)
 8000ef6:	699b      	ldr	r3, [r3, #24]
 8000ef8:	f003 0308 	and.w	r3, r3, #8
 8000efc:	603b      	str	r3, [r7, #0]
 8000efe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000f00:	2200      	movs	r2, #0
 8000f02:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f06:	480c      	ldr	r0, [pc, #48]	@ (8000f38 <MX_GPIO_Init+0xac>)
 8000f08:	f000 fc12 	bl	8001730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000f0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f12:	2301      	movs	r3, #1
 8000f14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000f1e:	f107 0310 	add.w	r3, r7, #16
 8000f22:	4619      	mov	r1, r3
 8000f24:	4804      	ldr	r0, [pc, #16]	@ (8000f38 <MX_GPIO_Init+0xac>)
 8000f26:	f000 fa7f 	bl	8001428 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f2a:	bf00      	nop
 8000f2c:	3720      	adds	r7, #32
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40021000 	.word	0x40021000
 8000f38:	40011000 	.word	0x40011000

08000f3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f40:	b672      	cpsid	i
}
 8000f42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f44:	bf00      	nop
 8000f46:	e7fd      	b.n	8000f44 <Error_Handler+0x8>

08000f48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f4e:	4b15      	ldr	r3, [pc, #84]	@ (8000fa4 <HAL_MspInit+0x5c>)
 8000f50:	699b      	ldr	r3, [r3, #24]
 8000f52:	4a14      	ldr	r2, [pc, #80]	@ (8000fa4 <HAL_MspInit+0x5c>)
 8000f54:	f043 0301 	orr.w	r3, r3, #1
 8000f58:	6193      	str	r3, [r2, #24]
 8000f5a:	4b12      	ldr	r3, [pc, #72]	@ (8000fa4 <HAL_MspInit+0x5c>)
 8000f5c:	699b      	ldr	r3, [r3, #24]
 8000f5e:	f003 0301 	and.w	r3, r3, #1
 8000f62:	60bb      	str	r3, [r7, #8]
 8000f64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f66:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa4 <HAL_MspInit+0x5c>)
 8000f68:	69db      	ldr	r3, [r3, #28]
 8000f6a:	4a0e      	ldr	r2, [pc, #56]	@ (8000fa4 <HAL_MspInit+0x5c>)
 8000f6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f70:	61d3      	str	r3, [r2, #28]
 8000f72:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa4 <HAL_MspInit+0x5c>)
 8000f74:	69db      	ldr	r3, [r3, #28]
 8000f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f7a:	607b      	str	r3, [r7, #4]
 8000f7c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa8 <HAL_MspInit+0x60>)
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	4a04      	ldr	r2, [pc, #16]	@ (8000fa8 <HAL_MspInit+0x60>)
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f9a:	bf00      	nop
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bc80      	pop	{r7}
 8000fa2:	4770      	bx	lr
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	40010000 	.word	0x40010000

08000fac <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a16      	ldr	r2, [pc, #88]	@ (8001014 <HAL_TIM_Base_MspInit+0x68>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d114      	bne.n	8000fe8 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000fbe:	4b16      	ldr	r3, [pc, #88]	@ (8001018 <HAL_TIM_Base_MspInit+0x6c>)
 8000fc0:	69db      	ldr	r3, [r3, #28]
 8000fc2:	4a15      	ldr	r2, [pc, #84]	@ (8001018 <HAL_TIM_Base_MspInit+0x6c>)
 8000fc4:	f043 0302 	orr.w	r3, r3, #2
 8000fc8:	61d3      	str	r3, [r2, #28]
 8000fca:	4b13      	ldr	r3, [pc, #76]	@ (8001018 <HAL_TIM_Base_MspInit+0x6c>)
 8000fcc:	69db      	ldr	r3, [r3, #28]
 8000fce:	f003 0302 	and.w	r3, r3, #2
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2100      	movs	r1, #0
 8000fda:	201d      	movs	r0, #29
 8000fdc:	f000 f9ed 	bl	80013ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000fe0:	201d      	movs	r0, #29
 8000fe2:	f000 fa06 	bl	80013f2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000fe6:	e010      	b.n	800100a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM4)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a0b      	ldr	r2, [pc, #44]	@ (800101c <HAL_TIM_Base_MspInit+0x70>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d10b      	bne.n	800100a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000ff2:	4b09      	ldr	r3, [pc, #36]	@ (8001018 <HAL_TIM_Base_MspInit+0x6c>)
 8000ff4:	69db      	ldr	r3, [r3, #28]
 8000ff6:	4a08      	ldr	r2, [pc, #32]	@ (8001018 <HAL_TIM_Base_MspInit+0x6c>)
 8000ff8:	f043 0304 	orr.w	r3, r3, #4
 8000ffc:	61d3      	str	r3, [r2, #28]
 8000ffe:	4b06      	ldr	r3, [pc, #24]	@ (8001018 <HAL_TIM_Base_MspInit+0x6c>)
 8001000:	69db      	ldr	r3, [r3, #28]
 8001002:	f003 0304 	and.w	r3, r3, #4
 8001006:	60bb      	str	r3, [r7, #8]
 8001008:	68bb      	ldr	r3, [r7, #8]
}
 800100a:	bf00      	nop
 800100c:	3710      	adds	r7, #16
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40000400 	.word	0x40000400
 8001018:	40021000 	.word	0x40021000
 800101c:	40000800 	.word	0x40000800

08001020 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b088      	sub	sp, #32
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001028:	f107 0310 	add.w	r3, r7, #16
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a0f      	ldr	r2, [pc, #60]	@ (8001078 <HAL_TIM_MspPostInit+0x58>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d117      	bne.n	8001070 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001040:	4b0e      	ldr	r3, [pc, #56]	@ (800107c <HAL_TIM_MspPostInit+0x5c>)
 8001042:	699b      	ldr	r3, [r3, #24]
 8001044:	4a0d      	ldr	r2, [pc, #52]	@ (800107c <HAL_TIM_MspPostInit+0x5c>)
 8001046:	f043 0308 	orr.w	r3, r3, #8
 800104a:	6193      	str	r3, [r2, #24]
 800104c:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <HAL_TIM_MspPostInit+0x5c>)
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	f003 0308 	and.w	r3, r3, #8
 8001054:	60fb      	str	r3, [r7, #12]
 8001056:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001058:	2340      	movs	r3, #64	@ 0x40
 800105a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105c:	2302      	movs	r3, #2
 800105e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001060:	2302      	movs	r3, #2
 8001062:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001064:	f107 0310 	add.w	r3, r7, #16
 8001068:	4619      	mov	r1, r3
 800106a:	4805      	ldr	r0, [pc, #20]	@ (8001080 <HAL_TIM_MspPostInit+0x60>)
 800106c:	f000 f9dc 	bl	8001428 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001070:	bf00      	nop
 8001072:	3720      	adds	r7, #32
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40000800 	.word	0x40000800
 800107c:	40021000 	.word	0x40021000
 8001080:	40010c00 	.word	0x40010c00

08001084 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001088:	bf00      	nop
 800108a:	e7fd      	b.n	8001088 <NMI_Handler+0x4>

0800108c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001090:	bf00      	nop
 8001092:	e7fd      	b.n	8001090 <HardFault_Handler+0x4>

08001094 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001098:	bf00      	nop
 800109a:	e7fd      	b.n	8001098 <MemManage_Handler+0x4>

0800109c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <BusFault_Handler+0x4>

080010a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <UsageFault_Handler+0x4>

080010ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bc80      	pop	{r7}
 80010b6:	4770      	bx	lr

080010b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010bc:	bf00      	nop
 80010be:	46bd      	mov	sp, r7
 80010c0:	bc80      	pop	{r7}
 80010c2:	4770      	bx	lr

080010c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr

080010d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010d4:	f000 f87e 	bl	80011d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}

080010dc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80010e0:	4802      	ldr	r0, [pc, #8]	@ (80010ec <TIM3_IRQHandler+0x10>)
 80010e2:	f001 f8b7 	bl	8002254 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000028 	.word	0x20000028

080010f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010f4:	bf00      	nop
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bc80      	pop	{r7}
 80010fa:	4770      	bx	lr

080010fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010fc:	f7ff fff8 	bl	80010f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001100:	480b      	ldr	r0, [pc, #44]	@ (8001130 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001102:	490c      	ldr	r1, [pc, #48]	@ (8001134 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001104:	4a0c      	ldr	r2, [pc, #48]	@ (8001138 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001106:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001108:	e002      	b.n	8001110 <LoopCopyDataInit>

0800110a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800110a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800110c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800110e:	3304      	adds	r3, #4

08001110 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001110:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001112:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001114:	d3f9      	bcc.n	800110a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001116:	4a09      	ldr	r2, [pc, #36]	@ (800113c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001118:	4c09      	ldr	r4, [pc, #36]	@ (8001140 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800111a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800111c:	e001      	b.n	8001122 <LoopFillZerobss>

0800111e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800111e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001120:	3204      	adds	r2, #4

08001122 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001122:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001124:	d3fb      	bcc.n	800111e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001126:	f001 fe5b 	bl	8002de0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800112a:	f7ff fd8b 	bl	8000c44 <main>
  bx lr
 800112e:	4770      	bx	lr
  ldr r0, =_sdata
 8001130:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001134:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001138:	08003fe8 	.word	0x08003fe8
  ldr r2, =_sbss
 800113c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001140:	20000188 	.word	0x20000188

08001144 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001144:	e7fe      	b.n	8001144 <ADC1_2_IRQHandler>
	...

08001148 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800114c:	4b08      	ldr	r3, [pc, #32]	@ (8001170 <HAL_Init+0x28>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a07      	ldr	r2, [pc, #28]	@ (8001170 <HAL_Init+0x28>)
 8001152:	f043 0310 	orr.w	r3, r3, #16
 8001156:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001158:	2003      	movs	r0, #3
 800115a:	f000 f923 	bl	80013a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800115e:	200f      	movs	r0, #15
 8001160:	f000 f808 	bl	8001174 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001164:	f7ff fef0 	bl	8000f48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001168:	2300      	movs	r3, #0
}
 800116a:	4618      	mov	r0, r3
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	40022000 	.word	0x40022000

08001174 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800117c:	4b12      	ldr	r3, [pc, #72]	@ (80011c8 <HAL_InitTick+0x54>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	4b12      	ldr	r3, [pc, #72]	@ (80011cc <HAL_InitTick+0x58>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	4619      	mov	r1, r3
 8001186:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800118a:	fbb3 f3f1 	udiv	r3, r3, r1
 800118e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001192:	4618      	mov	r0, r3
 8001194:	f000 f93b 	bl	800140e <HAL_SYSTICK_Config>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
 80011a0:	e00e      	b.n	80011c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2b0f      	cmp	r3, #15
 80011a6:	d80a      	bhi.n	80011be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011a8:	2200      	movs	r2, #0
 80011aa:	6879      	ldr	r1, [r7, #4]
 80011ac:	f04f 30ff 	mov.w	r0, #4294967295
 80011b0:	f000 f903 	bl	80013ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011b4:	4a06      	ldr	r2, [pc, #24]	@ (80011d0 <HAL_InitTick+0x5c>)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011ba:	2300      	movs	r3, #0
 80011bc:	e000      	b.n	80011c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3708      	adds	r7, #8
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	20000000 	.word	0x20000000
 80011cc:	20000008 	.word	0x20000008
 80011d0:	20000004 	.word	0x20000004

080011d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011d8:	4b05      	ldr	r3, [pc, #20]	@ (80011f0 <HAL_IncTick+0x1c>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	461a      	mov	r2, r3
 80011de:	4b05      	ldr	r3, [pc, #20]	@ (80011f4 <HAL_IncTick+0x20>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4413      	add	r3, r2
 80011e4:	4a03      	ldr	r2, [pc, #12]	@ (80011f4 <HAL_IncTick+0x20>)
 80011e6:	6013      	str	r3, [r2, #0]
}
 80011e8:	bf00      	nop
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bc80      	pop	{r7}
 80011ee:	4770      	bx	lr
 80011f0:	20000008 	.word	0x20000008
 80011f4:	20000184 	.word	0x20000184

080011f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  return uwTick;
 80011fc:	4b02      	ldr	r3, [pc, #8]	@ (8001208 <HAL_GetTick+0x10>)
 80011fe:	681b      	ldr	r3, [r3, #0]
}
 8001200:	4618      	mov	r0, r3
 8001202:	46bd      	mov	sp, r7
 8001204:	bc80      	pop	{r7}
 8001206:	4770      	bx	lr
 8001208:	20000184 	.word	0x20000184

0800120c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	f003 0307 	and.w	r3, r3, #7
 800121a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800121c:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <__NVIC_SetPriorityGrouping+0x44>)
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001222:	68ba      	ldr	r2, [r7, #8]
 8001224:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001228:	4013      	ands	r3, r2
 800122a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001234:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001238:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800123c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800123e:	4a04      	ldr	r2, [pc, #16]	@ (8001250 <__NVIC_SetPriorityGrouping+0x44>)
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	60d3      	str	r3, [r2, #12]
}
 8001244:	bf00      	nop
 8001246:	3714      	adds	r7, #20
 8001248:	46bd      	mov	sp, r7
 800124a:	bc80      	pop	{r7}
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	e000ed00 	.word	0xe000ed00

08001254 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001258:	4b04      	ldr	r3, [pc, #16]	@ (800126c <__NVIC_GetPriorityGrouping+0x18>)
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	0a1b      	lsrs	r3, r3, #8
 800125e:	f003 0307 	and.w	r3, r3, #7
}
 8001262:	4618      	mov	r0, r3
 8001264:	46bd      	mov	sp, r7
 8001266:	bc80      	pop	{r7}
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	e000ed00 	.word	0xe000ed00

08001270 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800127a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127e:	2b00      	cmp	r3, #0
 8001280:	db0b      	blt.n	800129a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	f003 021f 	and.w	r2, r3, #31
 8001288:	4906      	ldr	r1, [pc, #24]	@ (80012a4 <__NVIC_EnableIRQ+0x34>)
 800128a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800128e:	095b      	lsrs	r3, r3, #5
 8001290:	2001      	movs	r0, #1
 8001292:	fa00 f202 	lsl.w	r2, r0, r2
 8001296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800129a:	bf00      	nop
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr
 80012a4:	e000e100 	.word	0xe000e100

080012a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	6039      	str	r1, [r7, #0]
 80012b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	db0a      	blt.n	80012d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	b2da      	uxtb	r2, r3
 80012c0:	490c      	ldr	r1, [pc, #48]	@ (80012f4 <__NVIC_SetPriority+0x4c>)
 80012c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c6:	0112      	lsls	r2, r2, #4
 80012c8:	b2d2      	uxtb	r2, r2
 80012ca:	440b      	add	r3, r1
 80012cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012d0:	e00a      	b.n	80012e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	b2da      	uxtb	r2, r3
 80012d6:	4908      	ldr	r1, [pc, #32]	@ (80012f8 <__NVIC_SetPriority+0x50>)
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	f003 030f 	and.w	r3, r3, #15
 80012de:	3b04      	subs	r3, #4
 80012e0:	0112      	lsls	r2, r2, #4
 80012e2:	b2d2      	uxtb	r2, r2
 80012e4:	440b      	add	r3, r1
 80012e6:	761a      	strb	r2, [r3, #24]
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bc80      	pop	{r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	e000e100 	.word	0xe000e100
 80012f8:	e000ed00 	.word	0xe000ed00

080012fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b089      	sub	sp, #36	@ 0x24
 8001300:	af00      	add	r7, sp, #0
 8001302:	60f8      	str	r0, [r7, #12]
 8001304:	60b9      	str	r1, [r7, #8]
 8001306:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	f003 0307 	and.w	r3, r3, #7
 800130e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	f1c3 0307 	rsb	r3, r3, #7
 8001316:	2b04      	cmp	r3, #4
 8001318:	bf28      	it	cs
 800131a:	2304      	movcs	r3, #4
 800131c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	3304      	adds	r3, #4
 8001322:	2b06      	cmp	r3, #6
 8001324:	d902      	bls.n	800132c <NVIC_EncodePriority+0x30>
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	3b03      	subs	r3, #3
 800132a:	e000      	b.n	800132e <NVIC_EncodePriority+0x32>
 800132c:	2300      	movs	r3, #0
 800132e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001330:	f04f 32ff 	mov.w	r2, #4294967295
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	fa02 f303 	lsl.w	r3, r2, r3
 800133a:	43da      	mvns	r2, r3
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	401a      	ands	r2, r3
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001344:	f04f 31ff 	mov.w	r1, #4294967295
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	fa01 f303 	lsl.w	r3, r1, r3
 800134e:	43d9      	mvns	r1, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001354:	4313      	orrs	r3, r2
         );
}
 8001356:	4618      	mov	r0, r3
 8001358:	3724      	adds	r7, #36	@ 0x24
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr

08001360 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3b01      	subs	r3, #1
 800136c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001370:	d301      	bcc.n	8001376 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001372:	2301      	movs	r3, #1
 8001374:	e00f      	b.n	8001396 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001376:	4a0a      	ldr	r2, [pc, #40]	@ (80013a0 <SysTick_Config+0x40>)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	3b01      	subs	r3, #1
 800137c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800137e:	210f      	movs	r1, #15
 8001380:	f04f 30ff 	mov.w	r0, #4294967295
 8001384:	f7ff ff90 	bl	80012a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001388:	4b05      	ldr	r3, [pc, #20]	@ (80013a0 <SysTick_Config+0x40>)
 800138a:	2200      	movs	r2, #0
 800138c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800138e:	4b04      	ldr	r3, [pc, #16]	@ (80013a0 <SysTick_Config+0x40>)
 8001390:	2207      	movs	r2, #7
 8001392:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	e000e010 	.word	0xe000e010

080013a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f7ff ff2d 	bl	800120c <__NVIC_SetPriorityGrouping>
}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b086      	sub	sp, #24
 80013be:	af00      	add	r7, sp, #0
 80013c0:	4603      	mov	r3, r0
 80013c2:	60b9      	str	r1, [r7, #8]
 80013c4:	607a      	str	r2, [r7, #4]
 80013c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013c8:	2300      	movs	r3, #0
 80013ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013cc:	f7ff ff42 	bl	8001254 <__NVIC_GetPriorityGrouping>
 80013d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013d2:	687a      	ldr	r2, [r7, #4]
 80013d4:	68b9      	ldr	r1, [r7, #8]
 80013d6:	6978      	ldr	r0, [r7, #20]
 80013d8:	f7ff ff90 	bl	80012fc <NVIC_EncodePriority>
 80013dc:	4602      	mov	r2, r0
 80013de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013e2:	4611      	mov	r1, r2
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff ff5f 	bl	80012a8 <__NVIC_SetPriority>
}
 80013ea:	bf00      	nop
 80013ec:	3718      	adds	r7, #24
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b082      	sub	sp, #8
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	4603      	mov	r3, r0
 80013fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ff35 	bl	8001270 <__NVIC_EnableIRQ>
}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b082      	sub	sp, #8
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7ff ffa2 	bl	8001360 <SysTick_Config>
 800141c:	4603      	mov	r3, r0
}
 800141e:	4618      	mov	r0, r3
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
	...

08001428 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001428:	b480      	push	{r7}
 800142a:	b08b      	sub	sp, #44	@ 0x2c
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001432:	2300      	movs	r3, #0
 8001434:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001436:	2300      	movs	r3, #0
 8001438:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800143a:	e169      	b.n	8001710 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800143c:	2201      	movs	r2, #1
 800143e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001440:	fa02 f303 	lsl.w	r3, r2, r3
 8001444:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	69fa      	ldr	r2, [r7, #28]
 800144c:	4013      	ands	r3, r2
 800144e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001450:	69ba      	ldr	r2, [r7, #24]
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	429a      	cmp	r2, r3
 8001456:	f040 8158 	bne.w	800170a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	4a9a      	ldr	r2, [pc, #616]	@ (80016c8 <HAL_GPIO_Init+0x2a0>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d05e      	beq.n	8001522 <HAL_GPIO_Init+0xfa>
 8001464:	4a98      	ldr	r2, [pc, #608]	@ (80016c8 <HAL_GPIO_Init+0x2a0>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d875      	bhi.n	8001556 <HAL_GPIO_Init+0x12e>
 800146a:	4a98      	ldr	r2, [pc, #608]	@ (80016cc <HAL_GPIO_Init+0x2a4>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d058      	beq.n	8001522 <HAL_GPIO_Init+0xfa>
 8001470:	4a96      	ldr	r2, [pc, #600]	@ (80016cc <HAL_GPIO_Init+0x2a4>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d86f      	bhi.n	8001556 <HAL_GPIO_Init+0x12e>
 8001476:	4a96      	ldr	r2, [pc, #600]	@ (80016d0 <HAL_GPIO_Init+0x2a8>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d052      	beq.n	8001522 <HAL_GPIO_Init+0xfa>
 800147c:	4a94      	ldr	r2, [pc, #592]	@ (80016d0 <HAL_GPIO_Init+0x2a8>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d869      	bhi.n	8001556 <HAL_GPIO_Init+0x12e>
 8001482:	4a94      	ldr	r2, [pc, #592]	@ (80016d4 <HAL_GPIO_Init+0x2ac>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d04c      	beq.n	8001522 <HAL_GPIO_Init+0xfa>
 8001488:	4a92      	ldr	r2, [pc, #584]	@ (80016d4 <HAL_GPIO_Init+0x2ac>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d863      	bhi.n	8001556 <HAL_GPIO_Init+0x12e>
 800148e:	4a92      	ldr	r2, [pc, #584]	@ (80016d8 <HAL_GPIO_Init+0x2b0>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d046      	beq.n	8001522 <HAL_GPIO_Init+0xfa>
 8001494:	4a90      	ldr	r2, [pc, #576]	@ (80016d8 <HAL_GPIO_Init+0x2b0>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d85d      	bhi.n	8001556 <HAL_GPIO_Init+0x12e>
 800149a:	2b12      	cmp	r3, #18
 800149c:	d82a      	bhi.n	80014f4 <HAL_GPIO_Init+0xcc>
 800149e:	2b12      	cmp	r3, #18
 80014a0:	d859      	bhi.n	8001556 <HAL_GPIO_Init+0x12e>
 80014a2:	a201      	add	r2, pc, #4	@ (adr r2, 80014a8 <HAL_GPIO_Init+0x80>)
 80014a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014a8:	08001523 	.word	0x08001523
 80014ac:	080014fd 	.word	0x080014fd
 80014b0:	0800150f 	.word	0x0800150f
 80014b4:	08001551 	.word	0x08001551
 80014b8:	08001557 	.word	0x08001557
 80014bc:	08001557 	.word	0x08001557
 80014c0:	08001557 	.word	0x08001557
 80014c4:	08001557 	.word	0x08001557
 80014c8:	08001557 	.word	0x08001557
 80014cc:	08001557 	.word	0x08001557
 80014d0:	08001557 	.word	0x08001557
 80014d4:	08001557 	.word	0x08001557
 80014d8:	08001557 	.word	0x08001557
 80014dc:	08001557 	.word	0x08001557
 80014e0:	08001557 	.word	0x08001557
 80014e4:	08001557 	.word	0x08001557
 80014e8:	08001557 	.word	0x08001557
 80014ec:	08001505 	.word	0x08001505
 80014f0:	08001519 	.word	0x08001519
 80014f4:	4a79      	ldr	r2, [pc, #484]	@ (80016dc <HAL_GPIO_Init+0x2b4>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d013      	beq.n	8001522 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014fa:	e02c      	b.n	8001556 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	623b      	str	r3, [r7, #32]
          break;
 8001502:	e029      	b.n	8001558 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	3304      	adds	r3, #4
 800150a:	623b      	str	r3, [r7, #32]
          break;
 800150c:	e024      	b.n	8001558 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	68db      	ldr	r3, [r3, #12]
 8001512:	3308      	adds	r3, #8
 8001514:	623b      	str	r3, [r7, #32]
          break;
 8001516:	e01f      	b.n	8001558 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	330c      	adds	r3, #12
 800151e:	623b      	str	r3, [r7, #32]
          break;
 8001520:	e01a      	b.n	8001558 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d102      	bne.n	8001530 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800152a:	2304      	movs	r3, #4
 800152c:	623b      	str	r3, [r7, #32]
          break;
 800152e:	e013      	b.n	8001558 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d105      	bne.n	8001544 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001538:	2308      	movs	r3, #8
 800153a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	69fa      	ldr	r2, [r7, #28]
 8001540:	611a      	str	r2, [r3, #16]
          break;
 8001542:	e009      	b.n	8001558 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001544:	2308      	movs	r3, #8
 8001546:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	69fa      	ldr	r2, [r7, #28]
 800154c:	615a      	str	r2, [r3, #20]
          break;
 800154e:	e003      	b.n	8001558 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001550:	2300      	movs	r3, #0
 8001552:	623b      	str	r3, [r7, #32]
          break;
 8001554:	e000      	b.n	8001558 <HAL_GPIO_Init+0x130>
          break;
 8001556:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	2bff      	cmp	r3, #255	@ 0xff
 800155c:	d801      	bhi.n	8001562 <HAL_GPIO_Init+0x13a>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	e001      	b.n	8001566 <HAL_GPIO_Init+0x13e>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	3304      	adds	r3, #4
 8001566:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001568:	69bb      	ldr	r3, [r7, #24]
 800156a:	2bff      	cmp	r3, #255	@ 0xff
 800156c:	d802      	bhi.n	8001574 <HAL_GPIO_Init+0x14c>
 800156e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	e002      	b.n	800157a <HAL_GPIO_Init+0x152>
 8001574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001576:	3b08      	subs	r3, #8
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	210f      	movs	r1, #15
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	fa01 f303 	lsl.w	r3, r1, r3
 8001588:	43db      	mvns	r3, r3
 800158a:	401a      	ands	r2, r3
 800158c:	6a39      	ldr	r1, [r7, #32]
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	fa01 f303 	lsl.w	r3, r1, r3
 8001594:	431a      	orrs	r2, r3
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	f000 80b1 	beq.w	800170a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015a8:	4b4d      	ldr	r3, [pc, #308]	@ (80016e0 <HAL_GPIO_Init+0x2b8>)
 80015aa:	699b      	ldr	r3, [r3, #24]
 80015ac:	4a4c      	ldr	r2, [pc, #304]	@ (80016e0 <HAL_GPIO_Init+0x2b8>)
 80015ae:	f043 0301 	orr.w	r3, r3, #1
 80015b2:	6193      	str	r3, [r2, #24]
 80015b4:	4b4a      	ldr	r3, [pc, #296]	@ (80016e0 <HAL_GPIO_Init+0x2b8>)
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	f003 0301 	and.w	r3, r3, #1
 80015bc:	60bb      	str	r3, [r7, #8]
 80015be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015c0:	4a48      	ldr	r2, [pc, #288]	@ (80016e4 <HAL_GPIO_Init+0x2bc>)
 80015c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c4:	089b      	lsrs	r3, r3, #2
 80015c6:	3302      	adds	r3, #2
 80015c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d0:	f003 0303 	and.w	r3, r3, #3
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	220f      	movs	r2, #15
 80015d8:	fa02 f303 	lsl.w	r3, r2, r3
 80015dc:	43db      	mvns	r3, r3
 80015de:	68fa      	ldr	r2, [r7, #12]
 80015e0:	4013      	ands	r3, r2
 80015e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	4a40      	ldr	r2, [pc, #256]	@ (80016e8 <HAL_GPIO_Init+0x2c0>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d013      	beq.n	8001614 <HAL_GPIO_Init+0x1ec>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	4a3f      	ldr	r2, [pc, #252]	@ (80016ec <HAL_GPIO_Init+0x2c4>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d00d      	beq.n	8001610 <HAL_GPIO_Init+0x1e8>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	4a3e      	ldr	r2, [pc, #248]	@ (80016f0 <HAL_GPIO_Init+0x2c8>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d007      	beq.n	800160c <HAL_GPIO_Init+0x1e4>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	4a3d      	ldr	r2, [pc, #244]	@ (80016f4 <HAL_GPIO_Init+0x2cc>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d101      	bne.n	8001608 <HAL_GPIO_Init+0x1e0>
 8001604:	2303      	movs	r3, #3
 8001606:	e006      	b.n	8001616 <HAL_GPIO_Init+0x1ee>
 8001608:	2304      	movs	r3, #4
 800160a:	e004      	b.n	8001616 <HAL_GPIO_Init+0x1ee>
 800160c:	2302      	movs	r3, #2
 800160e:	e002      	b.n	8001616 <HAL_GPIO_Init+0x1ee>
 8001610:	2301      	movs	r3, #1
 8001612:	e000      	b.n	8001616 <HAL_GPIO_Init+0x1ee>
 8001614:	2300      	movs	r3, #0
 8001616:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001618:	f002 0203 	and.w	r2, r2, #3
 800161c:	0092      	lsls	r2, r2, #2
 800161e:	4093      	lsls	r3, r2
 8001620:	68fa      	ldr	r2, [r7, #12]
 8001622:	4313      	orrs	r3, r2
 8001624:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001626:	492f      	ldr	r1, [pc, #188]	@ (80016e4 <HAL_GPIO_Init+0x2bc>)
 8001628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162a:	089b      	lsrs	r3, r3, #2
 800162c:	3302      	adds	r3, #2
 800162e:	68fa      	ldr	r2, [r7, #12]
 8001630:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800163c:	2b00      	cmp	r3, #0
 800163e:	d006      	beq.n	800164e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001640:	4b2d      	ldr	r3, [pc, #180]	@ (80016f8 <HAL_GPIO_Init+0x2d0>)
 8001642:	689a      	ldr	r2, [r3, #8]
 8001644:	492c      	ldr	r1, [pc, #176]	@ (80016f8 <HAL_GPIO_Init+0x2d0>)
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	4313      	orrs	r3, r2
 800164a:	608b      	str	r3, [r1, #8]
 800164c:	e006      	b.n	800165c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800164e:	4b2a      	ldr	r3, [pc, #168]	@ (80016f8 <HAL_GPIO_Init+0x2d0>)
 8001650:	689a      	ldr	r2, [r3, #8]
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	43db      	mvns	r3, r3
 8001656:	4928      	ldr	r1, [pc, #160]	@ (80016f8 <HAL_GPIO_Init+0x2d0>)
 8001658:	4013      	ands	r3, r2
 800165a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001664:	2b00      	cmp	r3, #0
 8001666:	d006      	beq.n	8001676 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001668:	4b23      	ldr	r3, [pc, #140]	@ (80016f8 <HAL_GPIO_Init+0x2d0>)
 800166a:	68da      	ldr	r2, [r3, #12]
 800166c:	4922      	ldr	r1, [pc, #136]	@ (80016f8 <HAL_GPIO_Init+0x2d0>)
 800166e:	69bb      	ldr	r3, [r7, #24]
 8001670:	4313      	orrs	r3, r2
 8001672:	60cb      	str	r3, [r1, #12]
 8001674:	e006      	b.n	8001684 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001676:	4b20      	ldr	r3, [pc, #128]	@ (80016f8 <HAL_GPIO_Init+0x2d0>)
 8001678:	68da      	ldr	r2, [r3, #12]
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	43db      	mvns	r3, r3
 800167e:	491e      	ldr	r1, [pc, #120]	@ (80016f8 <HAL_GPIO_Init+0x2d0>)
 8001680:	4013      	ands	r3, r2
 8001682:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800168c:	2b00      	cmp	r3, #0
 800168e:	d006      	beq.n	800169e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001690:	4b19      	ldr	r3, [pc, #100]	@ (80016f8 <HAL_GPIO_Init+0x2d0>)
 8001692:	685a      	ldr	r2, [r3, #4]
 8001694:	4918      	ldr	r1, [pc, #96]	@ (80016f8 <HAL_GPIO_Init+0x2d0>)
 8001696:	69bb      	ldr	r3, [r7, #24]
 8001698:	4313      	orrs	r3, r2
 800169a:	604b      	str	r3, [r1, #4]
 800169c:	e006      	b.n	80016ac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800169e:	4b16      	ldr	r3, [pc, #88]	@ (80016f8 <HAL_GPIO_Init+0x2d0>)
 80016a0:	685a      	ldr	r2, [r3, #4]
 80016a2:	69bb      	ldr	r3, [r7, #24]
 80016a4:	43db      	mvns	r3, r3
 80016a6:	4914      	ldr	r1, [pc, #80]	@ (80016f8 <HAL_GPIO_Init+0x2d0>)
 80016a8:	4013      	ands	r3, r2
 80016aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d021      	beq.n	80016fc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016b8:	4b0f      	ldr	r3, [pc, #60]	@ (80016f8 <HAL_GPIO_Init+0x2d0>)
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	490e      	ldr	r1, [pc, #56]	@ (80016f8 <HAL_GPIO_Init+0x2d0>)
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	600b      	str	r3, [r1, #0]
 80016c4:	e021      	b.n	800170a <HAL_GPIO_Init+0x2e2>
 80016c6:	bf00      	nop
 80016c8:	10320000 	.word	0x10320000
 80016cc:	10310000 	.word	0x10310000
 80016d0:	10220000 	.word	0x10220000
 80016d4:	10210000 	.word	0x10210000
 80016d8:	10120000 	.word	0x10120000
 80016dc:	10110000 	.word	0x10110000
 80016e0:	40021000 	.word	0x40021000
 80016e4:	40010000 	.word	0x40010000
 80016e8:	40010800 	.word	0x40010800
 80016ec:	40010c00 	.word	0x40010c00
 80016f0:	40011000 	.word	0x40011000
 80016f4:	40011400 	.word	0x40011400
 80016f8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016fc:	4b0b      	ldr	r3, [pc, #44]	@ (800172c <HAL_GPIO_Init+0x304>)
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	43db      	mvns	r3, r3
 8001704:	4909      	ldr	r1, [pc, #36]	@ (800172c <HAL_GPIO_Init+0x304>)
 8001706:	4013      	ands	r3, r2
 8001708:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800170a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800170c:	3301      	adds	r3, #1
 800170e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001716:	fa22 f303 	lsr.w	r3, r2, r3
 800171a:	2b00      	cmp	r3, #0
 800171c:	f47f ae8e 	bne.w	800143c <HAL_GPIO_Init+0x14>
  }
}
 8001720:	bf00      	nop
 8001722:	bf00      	nop
 8001724:	372c      	adds	r7, #44	@ 0x2c
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr
 800172c:	40010400 	.word	0x40010400

08001730 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	460b      	mov	r3, r1
 800173a:	807b      	strh	r3, [r7, #2]
 800173c:	4613      	mov	r3, r2
 800173e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001740:	787b      	ldrb	r3, [r7, #1]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d003      	beq.n	800174e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001746:	887a      	ldrh	r2, [r7, #2]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800174c:	e003      	b.n	8001756 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800174e:	887b      	ldrh	r3, [r7, #2]
 8001750:	041a      	lsls	r2, r3, #16
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	611a      	str	r2, [r3, #16]
}
 8001756:	bf00      	nop
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	bc80      	pop	{r7}
 800175e:	4770      	bx	lr

08001760 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d101      	bne.n	8001772 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e272      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0301 	and.w	r3, r3, #1
 800177a:	2b00      	cmp	r3, #0
 800177c:	f000 8087 	beq.w	800188e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001780:	4b92      	ldr	r3, [pc, #584]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f003 030c 	and.w	r3, r3, #12
 8001788:	2b04      	cmp	r3, #4
 800178a:	d00c      	beq.n	80017a6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800178c:	4b8f      	ldr	r3, [pc, #572]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f003 030c 	and.w	r3, r3, #12
 8001794:	2b08      	cmp	r3, #8
 8001796:	d112      	bne.n	80017be <HAL_RCC_OscConfig+0x5e>
 8001798:	4b8c      	ldr	r3, [pc, #560]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017a4:	d10b      	bne.n	80017be <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a6:	4b89      	ldr	r3, [pc, #548]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d06c      	beq.n	800188c <HAL_RCC_OscConfig+0x12c>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d168      	bne.n	800188c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e24c      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017c6:	d106      	bne.n	80017d6 <HAL_RCC_OscConfig+0x76>
 80017c8:	4b80      	ldr	r3, [pc, #512]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a7f      	ldr	r2, [pc, #508]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 80017ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017d2:	6013      	str	r3, [r2, #0]
 80017d4:	e02e      	b.n	8001834 <HAL_RCC_OscConfig+0xd4>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d10c      	bne.n	80017f8 <HAL_RCC_OscConfig+0x98>
 80017de:	4b7b      	ldr	r3, [pc, #492]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a7a      	ldr	r2, [pc, #488]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 80017e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017e8:	6013      	str	r3, [r2, #0]
 80017ea:	4b78      	ldr	r3, [pc, #480]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a77      	ldr	r2, [pc, #476]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 80017f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017f4:	6013      	str	r3, [r2, #0]
 80017f6:	e01d      	b.n	8001834 <HAL_RCC_OscConfig+0xd4>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001800:	d10c      	bne.n	800181c <HAL_RCC_OscConfig+0xbc>
 8001802:	4b72      	ldr	r3, [pc, #456]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a71      	ldr	r2, [pc, #452]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001808:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800180c:	6013      	str	r3, [r2, #0]
 800180e:	4b6f      	ldr	r3, [pc, #444]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a6e      	ldr	r2, [pc, #440]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001818:	6013      	str	r3, [r2, #0]
 800181a:	e00b      	b.n	8001834 <HAL_RCC_OscConfig+0xd4>
 800181c:	4b6b      	ldr	r3, [pc, #428]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a6a      	ldr	r2, [pc, #424]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001822:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001826:	6013      	str	r3, [r2, #0]
 8001828:	4b68      	ldr	r3, [pc, #416]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a67      	ldr	r2, [pc, #412]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 800182e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001832:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d013      	beq.n	8001864 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800183c:	f7ff fcdc 	bl	80011f8 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001844:	f7ff fcd8 	bl	80011f8 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b64      	cmp	r3, #100	@ 0x64
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e200      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001856:	4b5d      	ldr	r3, [pc, #372]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d0f0      	beq.n	8001844 <HAL_RCC_OscConfig+0xe4>
 8001862:	e014      	b.n	800188e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001864:	f7ff fcc8 	bl	80011f8 <HAL_GetTick>
 8001868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800186a:	e008      	b.n	800187e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800186c:	f7ff fcc4 	bl	80011f8 <HAL_GetTick>
 8001870:	4602      	mov	r2, r0
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	2b64      	cmp	r3, #100	@ 0x64
 8001878:	d901      	bls.n	800187e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800187a:	2303      	movs	r3, #3
 800187c:	e1ec      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800187e:	4b53      	ldr	r3, [pc, #332]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1f0      	bne.n	800186c <HAL_RCC_OscConfig+0x10c>
 800188a:	e000      	b.n	800188e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800188c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	2b00      	cmp	r3, #0
 8001898:	d063      	beq.n	8001962 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800189a:	4b4c      	ldr	r3, [pc, #304]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f003 030c 	and.w	r3, r3, #12
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d00b      	beq.n	80018be <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018a6:	4b49      	ldr	r3, [pc, #292]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f003 030c 	and.w	r3, r3, #12
 80018ae:	2b08      	cmp	r3, #8
 80018b0:	d11c      	bne.n	80018ec <HAL_RCC_OscConfig+0x18c>
 80018b2:	4b46      	ldr	r3, [pc, #280]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d116      	bne.n	80018ec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018be:	4b43      	ldr	r3, [pc, #268]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 0302 	and.w	r3, r3, #2
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d005      	beq.n	80018d6 <HAL_RCC_OscConfig+0x176>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	691b      	ldr	r3, [r3, #16]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d001      	beq.n	80018d6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e1c0      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018d6:	4b3d      	ldr	r3, [pc, #244]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	00db      	lsls	r3, r3, #3
 80018e4:	4939      	ldr	r1, [pc, #228]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 80018e6:	4313      	orrs	r3, r2
 80018e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018ea:	e03a      	b.n	8001962 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	691b      	ldr	r3, [r3, #16]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d020      	beq.n	8001936 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018f4:	4b36      	ldr	r3, [pc, #216]	@ (80019d0 <HAL_RCC_OscConfig+0x270>)
 80018f6:	2201      	movs	r2, #1
 80018f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018fa:	f7ff fc7d 	bl	80011f8 <HAL_GetTick>
 80018fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001900:	e008      	b.n	8001914 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001902:	f7ff fc79 	bl	80011f8 <HAL_GetTick>
 8001906:	4602      	mov	r2, r0
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	2b02      	cmp	r3, #2
 800190e:	d901      	bls.n	8001914 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001910:	2303      	movs	r3, #3
 8001912:	e1a1      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001914:	4b2d      	ldr	r3, [pc, #180]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0302 	and.w	r3, r3, #2
 800191c:	2b00      	cmp	r3, #0
 800191e:	d0f0      	beq.n	8001902 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001920:	4b2a      	ldr	r3, [pc, #168]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	695b      	ldr	r3, [r3, #20]
 800192c:	00db      	lsls	r3, r3, #3
 800192e:	4927      	ldr	r1, [pc, #156]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001930:	4313      	orrs	r3, r2
 8001932:	600b      	str	r3, [r1, #0]
 8001934:	e015      	b.n	8001962 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001936:	4b26      	ldr	r3, [pc, #152]	@ (80019d0 <HAL_RCC_OscConfig+0x270>)
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800193c:	f7ff fc5c 	bl	80011f8 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001944:	f7ff fc58 	bl	80011f8 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e180      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001956:	4b1d      	ldr	r3, [pc, #116]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1f0      	bne.n	8001944 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0308 	and.w	r3, r3, #8
 800196a:	2b00      	cmp	r3, #0
 800196c:	d03a      	beq.n	80019e4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	699b      	ldr	r3, [r3, #24]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d019      	beq.n	80019aa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001976:	4b17      	ldr	r3, [pc, #92]	@ (80019d4 <HAL_RCC_OscConfig+0x274>)
 8001978:	2201      	movs	r2, #1
 800197a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800197c:	f7ff fc3c 	bl	80011f8 <HAL_GetTick>
 8001980:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001982:	e008      	b.n	8001996 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001984:	f7ff fc38 	bl	80011f8 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	2b02      	cmp	r3, #2
 8001990:	d901      	bls.n	8001996 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e160      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001996:	4b0d      	ldr	r3, [pc, #52]	@ (80019cc <HAL_RCC_OscConfig+0x26c>)
 8001998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800199a:	f003 0302 	and.w	r3, r3, #2
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d0f0      	beq.n	8001984 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80019a2:	2001      	movs	r0, #1
 80019a4:	f000 fa9c 	bl	8001ee0 <RCC_Delay>
 80019a8:	e01c      	b.n	80019e4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019aa:	4b0a      	ldr	r3, [pc, #40]	@ (80019d4 <HAL_RCC_OscConfig+0x274>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019b0:	f7ff fc22 	bl	80011f8 <HAL_GetTick>
 80019b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019b6:	e00f      	b.n	80019d8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019b8:	f7ff fc1e 	bl	80011f8 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d908      	bls.n	80019d8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e146      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
 80019ca:	bf00      	nop
 80019cc:	40021000 	.word	0x40021000
 80019d0:	42420000 	.word	0x42420000
 80019d4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019d8:	4b92      	ldr	r3, [pc, #584]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 80019da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019dc:	f003 0302 	and.w	r3, r3, #2
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d1e9      	bne.n	80019b8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0304 	and.w	r3, r3, #4
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	f000 80a6 	beq.w	8001b3e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019f2:	2300      	movs	r3, #0
 80019f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019f6:	4b8b      	ldr	r3, [pc, #556]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d10d      	bne.n	8001a1e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a02:	4b88      	ldr	r3, [pc, #544]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001a04:	69db      	ldr	r3, [r3, #28]
 8001a06:	4a87      	ldr	r2, [pc, #540]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001a08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a0c:	61d3      	str	r3, [r2, #28]
 8001a0e:	4b85      	ldr	r3, [pc, #532]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001a10:	69db      	ldr	r3, [r3, #28]
 8001a12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a16:	60bb      	str	r3, [r7, #8]
 8001a18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a1e:	4b82      	ldr	r3, [pc, #520]	@ (8001c28 <HAL_RCC_OscConfig+0x4c8>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d118      	bne.n	8001a5c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a2a:	4b7f      	ldr	r3, [pc, #508]	@ (8001c28 <HAL_RCC_OscConfig+0x4c8>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a7e      	ldr	r2, [pc, #504]	@ (8001c28 <HAL_RCC_OscConfig+0x4c8>)
 8001a30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a36:	f7ff fbdf 	bl	80011f8 <HAL_GetTick>
 8001a3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a3c:	e008      	b.n	8001a50 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a3e:	f7ff fbdb 	bl	80011f8 <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	2b64      	cmp	r3, #100	@ 0x64
 8001a4a:	d901      	bls.n	8001a50 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	e103      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a50:	4b75      	ldr	r3, [pc, #468]	@ (8001c28 <HAL_RCC_OscConfig+0x4c8>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d0f0      	beq.n	8001a3e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d106      	bne.n	8001a72 <HAL_RCC_OscConfig+0x312>
 8001a64:	4b6f      	ldr	r3, [pc, #444]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001a66:	6a1b      	ldr	r3, [r3, #32]
 8001a68:	4a6e      	ldr	r2, [pc, #440]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001a6a:	f043 0301 	orr.w	r3, r3, #1
 8001a6e:	6213      	str	r3, [r2, #32]
 8001a70:	e02d      	b.n	8001ace <HAL_RCC_OscConfig+0x36e>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d10c      	bne.n	8001a94 <HAL_RCC_OscConfig+0x334>
 8001a7a:	4b6a      	ldr	r3, [pc, #424]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001a7c:	6a1b      	ldr	r3, [r3, #32]
 8001a7e:	4a69      	ldr	r2, [pc, #420]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001a80:	f023 0301 	bic.w	r3, r3, #1
 8001a84:	6213      	str	r3, [r2, #32]
 8001a86:	4b67      	ldr	r3, [pc, #412]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001a88:	6a1b      	ldr	r3, [r3, #32]
 8001a8a:	4a66      	ldr	r2, [pc, #408]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001a8c:	f023 0304 	bic.w	r3, r3, #4
 8001a90:	6213      	str	r3, [r2, #32]
 8001a92:	e01c      	b.n	8001ace <HAL_RCC_OscConfig+0x36e>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	2b05      	cmp	r3, #5
 8001a9a:	d10c      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x356>
 8001a9c:	4b61      	ldr	r3, [pc, #388]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001a9e:	6a1b      	ldr	r3, [r3, #32]
 8001aa0:	4a60      	ldr	r2, [pc, #384]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001aa2:	f043 0304 	orr.w	r3, r3, #4
 8001aa6:	6213      	str	r3, [r2, #32]
 8001aa8:	4b5e      	ldr	r3, [pc, #376]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001aaa:	6a1b      	ldr	r3, [r3, #32]
 8001aac:	4a5d      	ldr	r2, [pc, #372]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001aae:	f043 0301 	orr.w	r3, r3, #1
 8001ab2:	6213      	str	r3, [r2, #32]
 8001ab4:	e00b      	b.n	8001ace <HAL_RCC_OscConfig+0x36e>
 8001ab6:	4b5b      	ldr	r3, [pc, #364]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001ab8:	6a1b      	ldr	r3, [r3, #32]
 8001aba:	4a5a      	ldr	r2, [pc, #360]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001abc:	f023 0301 	bic.w	r3, r3, #1
 8001ac0:	6213      	str	r3, [r2, #32]
 8001ac2:	4b58      	ldr	r3, [pc, #352]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001ac4:	6a1b      	ldr	r3, [r3, #32]
 8001ac6:	4a57      	ldr	r2, [pc, #348]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001ac8:	f023 0304 	bic.w	r3, r3, #4
 8001acc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d015      	beq.n	8001b02 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ad6:	f7ff fb8f 	bl	80011f8 <HAL_GetTick>
 8001ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001adc:	e00a      	b.n	8001af4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ade:	f7ff fb8b 	bl	80011f8 <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d901      	bls.n	8001af4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e0b1      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001af4:	4b4b      	ldr	r3, [pc, #300]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001af6:	6a1b      	ldr	r3, [r3, #32]
 8001af8:	f003 0302 	and.w	r3, r3, #2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d0ee      	beq.n	8001ade <HAL_RCC_OscConfig+0x37e>
 8001b00:	e014      	b.n	8001b2c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b02:	f7ff fb79 	bl	80011f8 <HAL_GetTick>
 8001b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b08:	e00a      	b.n	8001b20 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b0a:	f7ff fb75 	bl	80011f8 <HAL_GetTick>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d901      	bls.n	8001b20 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	e09b      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b20:	4b40      	ldr	r3, [pc, #256]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001b22:	6a1b      	ldr	r3, [r3, #32]
 8001b24:	f003 0302 	and.w	r3, r3, #2
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d1ee      	bne.n	8001b0a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b2c:	7dfb      	ldrb	r3, [r7, #23]
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d105      	bne.n	8001b3e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b32:	4b3c      	ldr	r3, [pc, #240]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	4a3b      	ldr	r2, [pc, #236]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001b38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b3c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	69db      	ldr	r3, [r3, #28]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	f000 8087 	beq.w	8001c56 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b48:	4b36      	ldr	r3, [pc, #216]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f003 030c 	and.w	r3, r3, #12
 8001b50:	2b08      	cmp	r3, #8
 8001b52:	d061      	beq.n	8001c18 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	69db      	ldr	r3, [r3, #28]
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d146      	bne.n	8001bea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b5c:	4b33      	ldr	r3, [pc, #204]	@ (8001c2c <HAL_RCC_OscConfig+0x4cc>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b62:	f7ff fb49 	bl	80011f8 <HAL_GetTick>
 8001b66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b68:	e008      	b.n	8001b7c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b6a:	f7ff fb45 	bl	80011f8 <HAL_GetTick>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d901      	bls.n	8001b7c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	e06d      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b7c:	4b29      	ldr	r3, [pc, #164]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d1f0      	bne.n	8001b6a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
 8001b8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b90:	d108      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b92:	4b24      	ldr	r3, [pc, #144]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	4921      	ldr	r1, [pc, #132]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ba4:	4b1f      	ldr	r3, [pc, #124]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6a19      	ldr	r1, [r3, #32]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb4:	430b      	orrs	r3, r1
 8001bb6:	491b      	ldr	r1, [pc, #108]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bbc:	4b1b      	ldr	r3, [pc, #108]	@ (8001c2c <HAL_RCC_OscConfig+0x4cc>)
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc2:	f7ff fb19 	bl	80011f8 <HAL_GetTick>
 8001bc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bc8:	e008      	b.n	8001bdc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bca:	f7ff fb15 	bl	80011f8 <HAL_GetTick>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d901      	bls.n	8001bdc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	e03d      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bdc:	4b11      	ldr	r3, [pc, #68]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d0f0      	beq.n	8001bca <HAL_RCC_OscConfig+0x46a>
 8001be8:	e035      	b.n	8001c56 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bea:	4b10      	ldr	r3, [pc, #64]	@ (8001c2c <HAL_RCC_OscConfig+0x4cc>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf0:	f7ff fb02 	bl	80011f8 <HAL_GetTick>
 8001bf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bf8:	f7ff fafe 	bl	80011f8 <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e026      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c0a:	4b06      	ldr	r3, [pc, #24]	@ (8001c24 <HAL_RCC_OscConfig+0x4c4>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d1f0      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x498>
 8001c16:	e01e      	b.n	8001c56 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	69db      	ldr	r3, [r3, #28]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d107      	bne.n	8001c30 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e019      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
 8001c24:	40021000 	.word	0x40021000
 8001c28:	40007000 	.word	0x40007000
 8001c2c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c30:	4b0b      	ldr	r3, [pc, #44]	@ (8001c60 <HAL_RCC_OscConfig+0x500>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d106      	bne.n	8001c52 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d001      	beq.n	8001c56 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e000      	b.n	8001c58 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001c56:	2300      	movs	r3, #0
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3718      	adds	r7, #24
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40021000 	.word	0x40021000

08001c64 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d101      	bne.n	8001c78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e0d0      	b.n	8001e1a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c78:	4b6a      	ldr	r3, [pc, #424]	@ (8001e24 <HAL_RCC_ClockConfig+0x1c0>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0307 	and.w	r3, r3, #7
 8001c80:	683a      	ldr	r2, [r7, #0]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d910      	bls.n	8001ca8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c86:	4b67      	ldr	r3, [pc, #412]	@ (8001e24 <HAL_RCC_ClockConfig+0x1c0>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f023 0207 	bic.w	r2, r3, #7
 8001c8e:	4965      	ldr	r1, [pc, #404]	@ (8001e24 <HAL_RCC_ClockConfig+0x1c0>)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c96:	4b63      	ldr	r3, [pc, #396]	@ (8001e24 <HAL_RCC_ClockConfig+0x1c0>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0307 	and.w	r3, r3, #7
 8001c9e:	683a      	ldr	r2, [r7, #0]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d001      	beq.n	8001ca8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e0b8      	b.n	8001e1a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f003 0302 	and.w	r3, r3, #2
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d020      	beq.n	8001cf6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0304 	and.w	r3, r3, #4
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d005      	beq.n	8001ccc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cc0:	4b59      	ldr	r3, [pc, #356]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	4a58      	ldr	r2, [pc, #352]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001cca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0308 	and.w	r3, r3, #8
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d005      	beq.n	8001ce4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cd8:	4b53      	ldr	r3, [pc, #332]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	4a52      	ldr	r2, [pc, #328]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001cde:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001ce2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ce4:	4b50      	ldr	r3, [pc, #320]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	494d      	ldr	r1, [pc, #308]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d040      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d107      	bne.n	8001d1a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d0a:	4b47      	ldr	r3, [pc, #284]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d115      	bne.n	8001d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e07f      	b.n	8001e1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d107      	bne.n	8001d32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d22:	4b41      	ldr	r3, [pc, #260]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d109      	bne.n	8001d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e073      	b.n	8001e1a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d32:	4b3d      	ldr	r3, [pc, #244]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d101      	bne.n	8001d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e06b      	b.n	8001e1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d42:	4b39      	ldr	r3, [pc, #228]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f023 0203 	bic.w	r2, r3, #3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	4936      	ldr	r1, [pc, #216]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001d50:	4313      	orrs	r3, r2
 8001d52:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d54:	f7ff fa50 	bl	80011f8 <HAL_GetTick>
 8001d58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d5a:	e00a      	b.n	8001d72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d5c:	f7ff fa4c 	bl	80011f8 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e053      	b.n	8001e1a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d72:	4b2d      	ldr	r3, [pc, #180]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f003 020c 	and.w	r2, r3, #12
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d1eb      	bne.n	8001d5c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d84:	4b27      	ldr	r3, [pc, #156]	@ (8001e24 <HAL_RCC_ClockConfig+0x1c0>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	683a      	ldr	r2, [r7, #0]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d210      	bcs.n	8001db4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d92:	4b24      	ldr	r3, [pc, #144]	@ (8001e24 <HAL_RCC_ClockConfig+0x1c0>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f023 0207 	bic.w	r2, r3, #7
 8001d9a:	4922      	ldr	r1, [pc, #136]	@ (8001e24 <HAL_RCC_ClockConfig+0x1c0>)
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001da2:	4b20      	ldr	r3, [pc, #128]	@ (8001e24 <HAL_RCC_ClockConfig+0x1c0>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0307 	and.w	r3, r3, #7
 8001daa:	683a      	ldr	r2, [r7, #0]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d001      	beq.n	8001db4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e032      	b.n	8001e1a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f003 0304 	and.w	r3, r3, #4
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d008      	beq.n	8001dd2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dc0:	4b19      	ldr	r3, [pc, #100]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	4916      	ldr	r1, [pc, #88]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 0308 	and.w	r3, r3, #8
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d009      	beq.n	8001df2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dde:	4b12      	ldr	r3, [pc, #72]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	691b      	ldr	r3, [r3, #16]
 8001dea:	00db      	lsls	r3, r3, #3
 8001dec:	490e      	ldr	r1, [pc, #56]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001dee:	4313      	orrs	r3, r2
 8001df0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001df2:	f000 f821 	bl	8001e38 <HAL_RCC_GetSysClockFreq>
 8001df6:	4602      	mov	r2, r0
 8001df8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e28 <HAL_RCC_ClockConfig+0x1c4>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	091b      	lsrs	r3, r3, #4
 8001dfe:	f003 030f 	and.w	r3, r3, #15
 8001e02:	490a      	ldr	r1, [pc, #40]	@ (8001e2c <HAL_RCC_ClockConfig+0x1c8>)
 8001e04:	5ccb      	ldrb	r3, [r1, r3]
 8001e06:	fa22 f303 	lsr.w	r3, r2, r3
 8001e0a:	4a09      	ldr	r2, [pc, #36]	@ (8001e30 <HAL_RCC_ClockConfig+0x1cc>)
 8001e0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e0e:	4b09      	ldr	r3, [pc, #36]	@ (8001e34 <HAL_RCC_ClockConfig+0x1d0>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f7ff f9ae 	bl	8001174 <HAL_InitTick>

  return HAL_OK;
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40022000 	.word	0x40022000
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	08003de0 	.word	0x08003de0
 8001e30:	20000000 	.word	0x20000000
 8001e34:	20000004 	.word	0x20000004

08001e38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b087      	sub	sp, #28
 8001e3c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	2300      	movs	r3, #0
 8001e44:	60bb      	str	r3, [r7, #8]
 8001e46:	2300      	movs	r3, #0
 8001e48:	617b      	str	r3, [r7, #20]
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e52:	4b1e      	ldr	r3, [pc, #120]	@ (8001ecc <HAL_RCC_GetSysClockFreq+0x94>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f003 030c 	and.w	r3, r3, #12
 8001e5e:	2b04      	cmp	r3, #4
 8001e60:	d002      	beq.n	8001e68 <HAL_RCC_GetSysClockFreq+0x30>
 8001e62:	2b08      	cmp	r3, #8
 8001e64:	d003      	beq.n	8001e6e <HAL_RCC_GetSysClockFreq+0x36>
 8001e66:	e027      	b.n	8001eb8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e68:	4b19      	ldr	r3, [pc, #100]	@ (8001ed0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e6a:	613b      	str	r3, [r7, #16]
      break;
 8001e6c:	e027      	b.n	8001ebe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	0c9b      	lsrs	r3, r3, #18
 8001e72:	f003 030f 	and.w	r3, r3, #15
 8001e76:	4a17      	ldr	r2, [pc, #92]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e78:	5cd3      	ldrb	r3, [r2, r3]
 8001e7a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d010      	beq.n	8001ea8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e86:	4b11      	ldr	r3, [pc, #68]	@ (8001ecc <HAL_RCC_GetSysClockFreq+0x94>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	0c5b      	lsrs	r3, r3, #17
 8001e8c:	f003 0301 	and.w	r3, r3, #1
 8001e90:	4a11      	ldr	r2, [pc, #68]	@ (8001ed8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e92:	5cd3      	ldrb	r3, [r2, r3]
 8001e94:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a0d      	ldr	r2, [pc, #52]	@ (8001ed0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e9a:	fb03 f202 	mul.w	r2, r3, r2
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea4:	617b      	str	r3, [r7, #20]
 8001ea6:	e004      	b.n	8001eb2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a0c      	ldr	r2, [pc, #48]	@ (8001edc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001eac:	fb02 f303 	mul.w	r3, r2, r3
 8001eb0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	613b      	str	r3, [r7, #16]
      break;
 8001eb6:	e002      	b.n	8001ebe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001eb8:	4b05      	ldr	r3, [pc, #20]	@ (8001ed0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001eba:	613b      	str	r3, [r7, #16]
      break;
 8001ebc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ebe:	693b      	ldr	r3, [r7, #16]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	371c      	adds	r7, #28
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bc80      	pop	{r7}
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	007a1200 	.word	0x007a1200
 8001ed4:	08003df0 	.word	0x08003df0
 8001ed8:	08003e00 	.word	0x08003e00
 8001edc:	003d0900 	.word	0x003d0900

08001ee0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ee8:	4b0a      	ldr	r3, [pc, #40]	@ (8001f14 <RCC_Delay+0x34>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a0a      	ldr	r2, [pc, #40]	@ (8001f18 <RCC_Delay+0x38>)
 8001eee:	fba2 2303 	umull	r2, r3, r2, r3
 8001ef2:	0a5b      	lsrs	r3, r3, #9
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	fb02 f303 	mul.w	r3, r2, r3
 8001efa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001efc:	bf00      	nop
  }
  while (Delay --);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	1e5a      	subs	r2, r3, #1
 8001f02:	60fa      	str	r2, [r7, #12]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d1f9      	bne.n	8001efc <RCC_Delay+0x1c>
}
 8001f08:	bf00      	nop
 8001f0a:	bf00      	nop
 8001f0c:	3714      	adds	r7, #20
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bc80      	pop	{r7}
 8001f12:	4770      	bx	lr
 8001f14:	20000000 	.word	0x20000000
 8001f18:	10624dd3 	.word	0x10624dd3

08001f1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d101      	bne.n	8001f2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e041      	b.n	8001fb2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d106      	bne.n	8001f48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f7ff f832 	bl	8000fac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	3304      	adds	r3, #4
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4610      	mov	r0, r2
 8001f5c:	f000 fc18 	bl	8002790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2201      	movs	r2, #1
 8001f64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
	...

08001fbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d001      	beq.n	8001fd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e03a      	b.n	800204a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2202      	movs	r2, #2
 8001fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	68da      	ldr	r2, [r3, #12]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f042 0201 	orr.w	r2, r2, #1
 8001fea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a18      	ldr	r2, [pc, #96]	@ (8002054 <HAL_TIM_Base_Start_IT+0x98>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d00e      	beq.n	8002014 <HAL_TIM_Base_Start_IT+0x58>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ffe:	d009      	beq.n	8002014 <HAL_TIM_Base_Start_IT+0x58>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a14      	ldr	r2, [pc, #80]	@ (8002058 <HAL_TIM_Base_Start_IT+0x9c>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d004      	beq.n	8002014 <HAL_TIM_Base_Start_IT+0x58>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a13      	ldr	r2, [pc, #76]	@ (800205c <HAL_TIM_Base_Start_IT+0xa0>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d111      	bne.n	8002038 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	f003 0307 	and.w	r3, r3, #7
 800201e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2b06      	cmp	r3, #6
 8002024:	d010      	beq.n	8002048 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f042 0201 	orr.w	r2, r2, #1
 8002034:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002036:	e007      	b.n	8002048 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f042 0201 	orr.w	r2, r2, #1
 8002046:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	3714      	adds	r7, #20
 800204e:	46bd      	mov	sp, r7
 8002050:	bc80      	pop	{r7}
 8002052:	4770      	bx	lr
 8002054:	40012c00 	.word	0x40012c00
 8002058:	40000400 	.word	0x40000400
 800205c:	40000800 	.word	0x40000800

08002060 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d101      	bne.n	8002072 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e041      	b.n	80020f6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002078:	b2db      	uxtb	r3, r3
 800207a:	2b00      	cmp	r3, #0
 800207c:	d106      	bne.n	800208c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f839 	bl	80020fe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2202      	movs	r2, #2
 8002090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	3304      	adds	r3, #4
 800209c:	4619      	mov	r1, r3
 800209e:	4610      	mov	r0, r2
 80020a0:	f000 fb76 	bl	8002790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2201      	movs	r2, #1
 80020a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2201      	movs	r2, #1
 80020b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2201      	movs	r2, #1
 80020b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2201      	movs	r2, #1
 80020c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2201      	movs	r2, #1
 80020c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2201      	movs	r2, #1
 80020d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2201      	movs	r2, #1
 80020d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2201      	movs	r2, #1
 80020e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2201      	movs	r2, #1
 80020e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}

080020fe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80020fe:	b480      	push	{r7}
 8002100:	b083      	sub	sp, #12
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr

08002110 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d109      	bne.n	8002134 <HAL_TIM_PWM_Start+0x24>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002126:	b2db      	uxtb	r3, r3
 8002128:	2b01      	cmp	r3, #1
 800212a:	bf14      	ite	ne
 800212c:	2301      	movne	r3, #1
 800212e:	2300      	moveq	r3, #0
 8002130:	b2db      	uxtb	r3, r3
 8002132:	e022      	b.n	800217a <HAL_TIM_PWM_Start+0x6a>
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	2b04      	cmp	r3, #4
 8002138:	d109      	bne.n	800214e <HAL_TIM_PWM_Start+0x3e>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b01      	cmp	r3, #1
 8002144:	bf14      	ite	ne
 8002146:	2301      	movne	r3, #1
 8002148:	2300      	moveq	r3, #0
 800214a:	b2db      	uxtb	r3, r3
 800214c:	e015      	b.n	800217a <HAL_TIM_PWM_Start+0x6a>
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	2b08      	cmp	r3, #8
 8002152:	d109      	bne.n	8002168 <HAL_TIM_PWM_Start+0x58>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800215a:	b2db      	uxtb	r3, r3
 800215c:	2b01      	cmp	r3, #1
 800215e:	bf14      	ite	ne
 8002160:	2301      	movne	r3, #1
 8002162:	2300      	moveq	r3, #0
 8002164:	b2db      	uxtb	r3, r3
 8002166:	e008      	b.n	800217a <HAL_TIM_PWM_Start+0x6a>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800216e:	b2db      	uxtb	r3, r3
 8002170:	2b01      	cmp	r3, #1
 8002172:	bf14      	ite	ne
 8002174:	2301      	movne	r3, #1
 8002176:	2300      	moveq	r3, #0
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e05e      	b.n	8002240 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d104      	bne.n	8002192 <HAL_TIM_PWM_Start+0x82>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2202      	movs	r2, #2
 800218c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002190:	e013      	b.n	80021ba <HAL_TIM_PWM_Start+0xaa>
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	2b04      	cmp	r3, #4
 8002196:	d104      	bne.n	80021a2 <HAL_TIM_PWM_Start+0x92>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2202      	movs	r2, #2
 800219c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80021a0:	e00b      	b.n	80021ba <HAL_TIM_PWM_Start+0xaa>
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	2b08      	cmp	r3, #8
 80021a6:	d104      	bne.n	80021b2 <HAL_TIM_PWM_Start+0xa2>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2202      	movs	r2, #2
 80021ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80021b0:	e003      	b.n	80021ba <HAL_TIM_PWM_Start+0xaa>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2202      	movs	r2, #2
 80021b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2201      	movs	r2, #1
 80021c0:	6839      	ldr	r1, [r7, #0]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f000 fd70 	bl	8002ca8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a1e      	ldr	r2, [pc, #120]	@ (8002248 <HAL_TIM_PWM_Start+0x138>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d107      	bne.n	80021e2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80021e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a18      	ldr	r2, [pc, #96]	@ (8002248 <HAL_TIM_PWM_Start+0x138>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d00e      	beq.n	800220a <HAL_TIM_PWM_Start+0xfa>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021f4:	d009      	beq.n	800220a <HAL_TIM_PWM_Start+0xfa>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a14      	ldr	r2, [pc, #80]	@ (800224c <HAL_TIM_PWM_Start+0x13c>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d004      	beq.n	800220a <HAL_TIM_PWM_Start+0xfa>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a12      	ldr	r2, [pc, #72]	@ (8002250 <HAL_TIM_PWM_Start+0x140>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d111      	bne.n	800222e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f003 0307 	and.w	r3, r3, #7
 8002214:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2b06      	cmp	r3, #6
 800221a:	d010      	beq.n	800223e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f042 0201 	orr.w	r2, r2, #1
 800222a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800222c:	e007      	b.n	800223e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f042 0201 	orr.w	r2, r2, #1
 800223c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800223e:	2300      	movs	r3, #0
}
 8002240:	4618      	mov	r0, r3
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40012c00 	.word	0x40012c00
 800224c:	40000400 	.word	0x40000400
 8002250:	40000800 	.word	0x40000800

08002254 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	2b00      	cmp	r3, #0
 8002274:	d020      	beq.n	80022b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	f003 0302 	and.w	r3, r3, #2
 800227c:	2b00      	cmp	r3, #0
 800227e:	d01b      	beq.n	80022b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f06f 0202 	mvn.w	r2, #2
 8002288:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2201      	movs	r2, #1
 800228e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	699b      	ldr	r3, [r3, #24]
 8002296:	f003 0303 	and.w	r3, r3, #3
 800229a:	2b00      	cmp	r3, #0
 800229c:	d003      	beq.n	80022a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	f000 fa5a 	bl	8002758 <HAL_TIM_IC_CaptureCallback>
 80022a4:	e005      	b.n	80022b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f000 fa4d 	bl	8002746 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f000 fa5c 	bl	800276a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	f003 0304 	and.w	r3, r3, #4
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d020      	beq.n	8002304 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f003 0304 	and.w	r3, r3, #4
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d01b      	beq.n	8002304 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f06f 0204 	mvn.w	r2, #4
 80022d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2202      	movs	r2, #2
 80022da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d003      	beq.n	80022f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f000 fa34 	bl	8002758 <HAL_TIM_IC_CaptureCallback>
 80022f0:	e005      	b.n	80022fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f000 fa27 	bl	8002746 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f000 fa36 	bl	800276a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	f003 0308 	and.w	r3, r3, #8
 800230a:	2b00      	cmp	r3, #0
 800230c:	d020      	beq.n	8002350 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	f003 0308 	and.w	r3, r3, #8
 8002314:	2b00      	cmp	r3, #0
 8002316:	d01b      	beq.n	8002350 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f06f 0208 	mvn.w	r2, #8
 8002320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2204      	movs	r2, #4
 8002326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	69db      	ldr	r3, [r3, #28]
 800232e:	f003 0303 	and.w	r3, r3, #3
 8002332:	2b00      	cmp	r3, #0
 8002334:	d003      	beq.n	800233e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f000 fa0e 	bl	8002758 <HAL_TIM_IC_CaptureCallback>
 800233c:	e005      	b.n	800234a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	f000 fa01 	bl	8002746 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f000 fa10 	bl	800276a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2200      	movs	r2, #0
 800234e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	f003 0310 	and.w	r3, r3, #16
 8002356:	2b00      	cmp	r3, #0
 8002358:	d020      	beq.n	800239c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	f003 0310 	and.w	r3, r3, #16
 8002360:	2b00      	cmp	r3, #0
 8002362:	d01b      	beq.n	800239c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f06f 0210 	mvn.w	r2, #16
 800236c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2208      	movs	r2, #8
 8002372:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	69db      	ldr	r3, [r3, #28]
 800237a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800237e:	2b00      	cmp	r3, #0
 8002380:	d003      	beq.n	800238a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f000 f9e8 	bl	8002758 <HAL_TIM_IC_CaptureCallback>
 8002388:	e005      	b.n	8002396 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f000 f9db 	bl	8002746 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f000 f9ea 	bl	800276a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d00c      	beq.n	80023c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	f003 0301 	and.w	r3, r3, #1
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d007      	beq.n	80023c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f06f 0201 	mvn.w	r2, #1
 80023b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7fe fc16 	bl	8000bec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d00c      	beq.n	80023e4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d007      	beq.n	80023e4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80023dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f000 fced 	bl	8002dbe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d00c      	beq.n	8002408 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d007      	beq.n	8002408 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f000 f9ba 	bl	800277c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	f003 0320 	and.w	r3, r3, #32
 800240e:	2b00      	cmp	r3, #0
 8002410:	d00c      	beq.n	800242c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f003 0320 	and.w	r3, r3, #32
 8002418:	2b00      	cmp	r3, #0
 800241a:	d007      	beq.n	800242c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f06f 0220 	mvn.w	r2, #32
 8002424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 fcc0 	bl	8002dac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800242c:	bf00      	nop
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002440:	2300      	movs	r3, #0
 8002442:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800244a:	2b01      	cmp	r3, #1
 800244c:	d101      	bne.n	8002452 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800244e:	2302      	movs	r3, #2
 8002450:	e0ae      	b.n	80025b0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2201      	movs	r2, #1
 8002456:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2b0c      	cmp	r3, #12
 800245e:	f200 809f 	bhi.w	80025a0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002462:	a201      	add	r2, pc, #4	@ (adr r2, 8002468 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002468:	0800249d 	.word	0x0800249d
 800246c:	080025a1 	.word	0x080025a1
 8002470:	080025a1 	.word	0x080025a1
 8002474:	080025a1 	.word	0x080025a1
 8002478:	080024dd 	.word	0x080024dd
 800247c:	080025a1 	.word	0x080025a1
 8002480:	080025a1 	.word	0x080025a1
 8002484:	080025a1 	.word	0x080025a1
 8002488:	0800251f 	.word	0x0800251f
 800248c:	080025a1 	.word	0x080025a1
 8002490:	080025a1 	.word	0x080025a1
 8002494:	080025a1 	.word	0x080025a1
 8002498:	0800255f 	.word	0x0800255f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	68b9      	ldr	r1, [r7, #8]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f000 f9e2 	bl	800286c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	699a      	ldr	r2, [r3, #24]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f042 0208 	orr.w	r2, r2, #8
 80024b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	699a      	ldr	r2, [r3, #24]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f022 0204 	bic.w	r2, r2, #4
 80024c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6999      	ldr	r1, [r3, #24]
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	691a      	ldr	r2, [r3, #16]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	430a      	orrs	r2, r1
 80024d8:	619a      	str	r2, [r3, #24]
      break;
 80024da:	e064      	b.n	80025a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	68b9      	ldr	r1, [r7, #8]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f000 fa28 	bl	8002938 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	699a      	ldr	r2, [r3, #24]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80024f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	699a      	ldr	r2, [r3, #24]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002506:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	6999      	ldr	r1, [r3, #24]
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	021a      	lsls	r2, r3, #8
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	430a      	orrs	r2, r1
 800251a:	619a      	str	r2, [r3, #24]
      break;
 800251c:	e043      	b.n	80025a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	68b9      	ldr	r1, [r7, #8]
 8002524:	4618      	mov	r0, r3
 8002526:	f000 fa71 	bl	8002a0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	69da      	ldr	r2, [r3, #28]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f042 0208 	orr.w	r2, r2, #8
 8002538:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	69da      	ldr	r2, [r3, #28]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f022 0204 	bic.w	r2, r2, #4
 8002548:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	69d9      	ldr	r1, [r3, #28]
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	691a      	ldr	r2, [r3, #16]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	430a      	orrs	r2, r1
 800255a:	61da      	str	r2, [r3, #28]
      break;
 800255c:	e023      	b.n	80025a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	68b9      	ldr	r1, [r7, #8]
 8002564:	4618      	mov	r0, r3
 8002566:	f000 fabb 	bl	8002ae0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	69da      	ldr	r2, [r3, #28]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002578:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	69da      	ldr	r2, [r3, #28]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002588:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	69d9      	ldr	r1, [r3, #28]
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	021a      	lsls	r2, r3, #8
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	430a      	orrs	r2, r1
 800259c:	61da      	str	r2, [r3, #28]
      break;
 800259e:	e002      	b.n	80025a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	75fb      	strb	r3, [r7, #23]
      break;
 80025a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2200      	movs	r2, #0
 80025aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80025ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3718      	adds	r7, #24
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025c2:	2300      	movs	r3, #0
 80025c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d101      	bne.n	80025d4 <HAL_TIM_ConfigClockSource+0x1c>
 80025d0:	2302      	movs	r3, #2
 80025d2:	e0b4      	b.n	800273e <HAL_TIM_ConfigClockSource+0x186>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2202      	movs	r2, #2
 80025e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80025f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80025fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	68ba      	ldr	r2, [r7, #8]
 8002602:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800260c:	d03e      	beq.n	800268c <HAL_TIM_ConfigClockSource+0xd4>
 800260e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002612:	f200 8087 	bhi.w	8002724 <HAL_TIM_ConfigClockSource+0x16c>
 8002616:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800261a:	f000 8086 	beq.w	800272a <HAL_TIM_ConfigClockSource+0x172>
 800261e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002622:	d87f      	bhi.n	8002724 <HAL_TIM_ConfigClockSource+0x16c>
 8002624:	2b70      	cmp	r3, #112	@ 0x70
 8002626:	d01a      	beq.n	800265e <HAL_TIM_ConfigClockSource+0xa6>
 8002628:	2b70      	cmp	r3, #112	@ 0x70
 800262a:	d87b      	bhi.n	8002724 <HAL_TIM_ConfigClockSource+0x16c>
 800262c:	2b60      	cmp	r3, #96	@ 0x60
 800262e:	d050      	beq.n	80026d2 <HAL_TIM_ConfigClockSource+0x11a>
 8002630:	2b60      	cmp	r3, #96	@ 0x60
 8002632:	d877      	bhi.n	8002724 <HAL_TIM_ConfigClockSource+0x16c>
 8002634:	2b50      	cmp	r3, #80	@ 0x50
 8002636:	d03c      	beq.n	80026b2 <HAL_TIM_ConfigClockSource+0xfa>
 8002638:	2b50      	cmp	r3, #80	@ 0x50
 800263a:	d873      	bhi.n	8002724 <HAL_TIM_ConfigClockSource+0x16c>
 800263c:	2b40      	cmp	r3, #64	@ 0x40
 800263e:	d058      	beq.n	80026f2 <HAL_TIM_ConfigClockSource+0x13a>
 8002640:	2b40      	cmp	r3, #64	@ 0x40
 8002642:	d86f      	bhi.n	8002724 <HAL_TIM_ConfigClockSource+0x16c>
 8002644:	2b30      	cmp	r3, #48	@ 0x30
 8002646:	d064      	beq.n	8002712 <HAL_TIM_ConfigClockSource+0x15a>
 8002648:	2b30      	cmp	r3, #48	@ 0x30
 800264a:	d86b      	bhi.n	8002724 <HAL_TIM_ConfigClockSource+0x16c>
 800264c:	2b20      	cmp	r3, #32
 800264e:	d060      	beq.n	8002712 <HAL_TIM_ConfigClockSource+0x15a>
 8002650:	2b20      	cmp	r3, #32
 8002652:	d867      	bhi.n	8002724 <HAL_TIM_ConfigClockSource+0x16c>
 8002654:	2b00      	cmp	r3, #0
 8002656:	d05c      	beq.n	8002712 <HAL_TIM_ConfigClockSource+0x15a>
 8002658:	2b10      	cmp	r3, #16
 800265a:	d05a      	beq.n	8002712 <HAL_TIM_ConfigClockSource+0x15a>
 800265c:	e062      	b.n	8002724 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800266e:	f000 fafc 	bl	8002c6a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002680:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	68ba      	ldr	r2, [r7, #8]
 8002688:	609a      	str	r2, [r3, #8]
      break;
 800268a:	e04f      	b.n	800272c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800269c:	f000 fae5 	bl	8002c6a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	689a      	ldr	r2, [r3, #8]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80026ae:	609a      	str	r2, [r3, #8]
      break;
 80026b0:	e03c      	b.n	800272c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026be:	461a      	mov	r2, r3
 80026c0:	f000 fa5c 	bl	8002b7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2150      	movs	r1, #80	@ 0x50
 80026ca:	4618      	mov	r0, r3
 80026cc:	f000 fab3 	bl	8002c36 <TIM_ITRx_SetConfig>
      break;
 80026d0:	e02c      	b.n	800272c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80026de:	461a      	mov	r2, r3
 80026e0:	f000 fa7a 	bl	8002bd8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2160      	movs	r1, #96	@ 0x60
 80026ea:	4618      	mov	r0, r3
 80026ec:	f000 faa3 	bl	8002c36 <TIM_ITRx_SetConfig>
      break;
 80026f0:	e01c      	b.n	800272c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026fe:	461a      	mov	r2, r3
 8002700:	f000 fa3c 	bl	8002b7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2140      	movs	r1, #64	@ 0x40
 800270a:	4618      	mov	r0, r3
 800270c:	f000 fa93 	bl	8002c36 <TIM_ITRx_SetConfig>
      break;
 8002710:	e00c      	b.n	800272c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4619      	mov	r1, r3
 800271c:	4610      	mov	r0, r2
 800271e:	f000 fa8a 	bl	8002c36 <TIM_ITRx_SetConfig>
      break;
 8002722:	e003      	b.n	800272c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	73fb      	strb	r3, [r7, #15]
      break;
 8002728:	e000      	b.n	800272c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800272a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2201      	movs	r2, #1
 8002730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800273c:	7bfb      	ldrb	r3, [r7, #15]
}
 800273e:	4618      	mov	r0, r3
 8002740:	3710      	adds	r7, #16
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002746:	b480      	push	{r7}
 8002748:	b083      	sub	sp, #12
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800274e:	bf00      	nop
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	bc80      	pop	{r7}
 8002756:	4770      	bx	lr

08002758 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	bc80      	pop	{r7}
 8002768:	4770      	bx	lr

0800276a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800276a:	b480      	push	{r7}
 800276c:	b083      	sub	sp, #12
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002772:	bf00      	nop
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	bc80      	pop	{r7}
 800277a:	4770      	bx	lr

0800277c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	bc80      	pop	{r7}
 800278c:	4770      	bx	lr
	...

08002790 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002790:	b480      	push	{r7}
 8002792:	b085      	sub	sp, #20
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	4a2f      	ldr	r2, [pc, #188]	@ (8002860 <TIM_Base_SetConfig+0xd0>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d00b      	beq.n	80027c0 <TIM_Base_SetConfig+0x30>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027ae:	d007      	beq.n	80027c0 <TIM_Base_SetConfig+0x30>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	4a2c      	ldr	r2, [pc, #176]	@ (8002864 <TIM_Base_SetConfig+0xd4>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d003      	beq.n	80027c0 <TIM_Base_SetConfig+0x30>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	4a2b      	ldr	r2, [pc, #172]	@ (8002868 <TIM_Base_SetConfig+0xd8>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d108      	bne.n	80027d2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	68fa      	ldr	r2, [r7, #12]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a22      	ldr	r2, [pc, #136]	@ (8002860 <TIM_Base_SetConfig+0xd0>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d00b      	beq.n	80027f2 <TIM_Base_SetConfig+0x62>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027e0:	d007      	beq.n	80027f2 <TIM_Base_SetConfig+0x62>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a1f      	ldr	r2, [pc, #124]	@ (8002864 <TIM_Base_SetConfig+0xd4>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d003      	beq.n	80027f2 <TIM_Base_SetConfig+0x62>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a1e      	ldr	r2, [pc, #120]	@ (8002868 <TIM_Base_SetConfig+0xd8>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d108      	bne.n	8002804 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	4313      	orrs	r3, r2
 8002802:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	695b      	ldr	r3, [r3, #20]
 800280e:	4313      	orrs	r3, r2
 8002810:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	68fa      	ldr	r2, [r7, #12]
 8002816:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4a0d      	ldr	r2, [pc, #52]	@ (8002860 <TIM_Base_SetConfig+0xd0>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d103      	bne.n	8002838 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	691a      	ldr	r2, [r3, #16]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	f003 0301 	and.w	r3, r3, #1
 8002846:	2b00      	cmp	r3, #0
 8002848:	d005      	beq.n	8002856 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	691b      	ldr	r3, [r3, #16]
 800284e:	f023 0201 	bic.w	r2, r3, #1
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	611a      	str	r2, [r3, #16]
  }
}
 8002856:	bf00      	nop
 8002858:	3714      	adds	r7, #20
 800285a:	46bd      	mov	sp, r7
 800285c:	bc80      	pop	{r7}
 800285e:	4770      	bx	lr
 8002860:	40012c00 	.word	0x40012c00
 8002864:	40000400 	.word	0x40000400
 8002868:	40000800 	.word	0x40000800

0800286c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800286c:	b480      	push	{r7}
 800286e:	b087      	sub	sp, #28
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a1b      	ldr	r3, [r3, #32]
 800287a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a1b      	ldr	r3, [r3, #32]
 8002880:	f023 0201 	bic.w	r2, r3, #1
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	699b      	ldr	r3, [r3, #24]
 8002892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800289a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f023 0303 	bic.w	r3, r3, #3
 80028a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	68fa      	ldr	r2, [r7, #12]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	f023 0302 	bic.w	r3, r3, #2
 80028b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	4313      	orrs	r3, r2
 80028be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	4a1c      	ldr	r2, [pc, #112]	@ (8002934 <TIM_OC1_SetConfig+0xc8>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d10c      	bne.n	80028e2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	f023 0308 	bic.w	r3, r3, #8
 80028ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	f023 0304 	bic.w	r3, r3, #4
 80028e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a13      	ldr	r2, [pc, #76]	@ (8002934 <TIM_OC1_SetConfig+0xc8>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d111      	bne.n	800290e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80028f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	693a      	ldr	r2, [r7, #16]
 8002900:	4313      	orrs	r3, r2
 8002902:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	4313      	orrs	r3, r2
 800290c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	68fa      	ldr	r2, [r7, #12]
 8002918:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	685a      	ldr	r2, [r3, #4]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	697a      	ldr	r2, [r7, #20]
 8002926:	621a      	str	r2, [r3, #32]
}
 8002928:	bf00      	nop
 800292a:	371c      	adds	r7, #28
 800292c:	46bd      	mov	sp, r7
 800292e:	bc80      	pop	{r7}
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	40012c00 	.word	0x40012c00

08002938 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002938:	b480      	push	{r7}
 800293a:	b087      	sub	sp, #28
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a1b      	ldr	r3, [r3, #32]
 8002946:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a1b      	ldr	r3, [r3, #32]
 800294c:	f023 0210 	bic.w	r2, r3, #16
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	699b      	ldr	r3, [r3, #24]
 800295e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800296e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	021b      	lsls	r3, r3, #8
 8002976:	68fa      	ldr	r2, [r7, #12]
 8002978:	4313      	orrs	r3, r2
 800297a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	f023 0320 	bic.w	r3, r3, #32
 8002982:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	011b      	lsls	r3, r3, #4
 800298a:	697a      	ldr	r2, [r7, #20]
 800298c:	4313      	orrs	r3, r2
 800298e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	4a1d      	ldr	r2, [pc, #116]	@ (8002a08 <TIM_OC2_SetConfig+0xd0>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d10d      	bne.n	80029b4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800299e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	011b      	lsls	r3, r3, #4
 80029a6:	697a      	ldr	r2, [r7, #20]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80029b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a14      	ldr	r2, [pc, #80]	@ (8002a08 <TIM_OC2_SetConfig+0xd0>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d113      	bne.n	80029e4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80029c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80029ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	695b      	ldr	r3, [r3, #20]
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	699b      	ldr	r3, [r3, #24]
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68fa      	ldr	r2, [r7, #12]
 80029ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685a      	ldr	r2, [r3, #4]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	697a      	ldr	r2, [r7, #20]
 80029fc:	621a      	str	r2, [r3, #32]
}
 80029fe:	bf00      	nop
 8002a00:	371c      	adds	r7, #28
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr
 8002a08:	40012c00 	.word	0x40012c00

08002a0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b087      	sub	sp, #28
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a1b      	ldr	r3, [r3, #32]
 8002a1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a1b      	ldr	r3, [r3, #32]
 8002a20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	69db      	ldr	r3, [r3, #28]
 8002a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f023 0303 	bic.w	r3, r3, #3
 8002a42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	68fa      	ldr	r2, [r7, #12]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002a54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	021b      	lsls	r3, r3, #8
 8002a5c:	697a      	ldr	r2, [r7, #20]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a1d      	ldr	r2, [pc, #116]	@ (8002adc <TIM_OC3_SetConfig+0xd0>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d10d      	bne.n	8002a86 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002a70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	021b      	lsls	r3, r3, #8
 8002a78:	697a      	ldr	r2, [r7, #20]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002a84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a14      	ldr	r2, [pc, #80]	@ (8002adc <TIM_OC3_SetConfig+0xd0>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d113      	bne.n	8002ab6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002a94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002a9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	011b      	lsls	r3, r3, #4
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	699b      	ldr	r3, [r3, #24]
 8002aae:	011b      	lsls	r3, r3, #4
 8002ab0:	693a      	ldr	r2, [r7, #16]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	68fa      	ldr	r2, [r7, #12]
 8002ac0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685a      	ldr	r2, [r3, #4]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	697a      	ldr	r2, [r7, #20]
 8002ace:	621a      	str	r2, [r3, #32]
}
 8002ad0:	bf00      	nop
 8002ad2:	371c      	adds	r7, #28
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bc80      	pop	{r7}
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	40012c00 	.word	0x40012c00

08002ae0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b087      	sub	sp, #28
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a1b      	ldr	r3, [r3, #32]
 8002aee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6a1b      	ldr	r3, [r3, #32]
 8002af4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	69db      	ldr	r3, [r3, #28]
 8002b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	021b      	lsls	r3, r3, #8
 8002b1e:	68fa      	ldr	r2, [r7, #12]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002b2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	031b      	lsls	r3, r3, #12
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4a0f      	ldr	r2, [pc, #60]	@ (8002b78 <TIM_OC4_SetConfig+0x98>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d109      	bne.n	8002b54 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	695b      	ldr	r3, [r3, #20]
 8002b4c:	019b      	lsls	r3, r3, #6
 8002b4e:	697a      	ldr	r2, [r7, #20]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	697a      	ldr	r2, [r7, #20]
 8002b58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	68fa      	ldr	r2, [r7, #12]
 8002b5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685a      	ldr	r2, [r3, #4]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	693a      	ldr	r2, [r7, #16]
 8002b6c:	621a      	str	r2, [r3, #32]
}
 8002b6e:	bf00      	nop
 8002b70:	371c      	adds	r7, #28
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bc80      	pop	{r7}
 8002b76:	4770      	bx	lr
 8002b78:	40012c00 	.word	0x40012c00

08002b7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b087      	sub	sp, #28
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6a1b      	ldr	r3, [r3, #32]
 8002b8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6a1b      	ldr	r3, [r3, #32]
 8002b92:	f023 0201 	bic.w	r2, r3, #1
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002ba6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	011b      	lsls	r3, r3, #4
 8002bac:	693a      	ldr	r2, [r7, #16]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	f023 030a 	bic.w	r3, r3, #10
 8002bb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002bba:	697a      	ldr	r2, [r7, #20]
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	621a      	str	r2, [r3, #32]
}
 8002bce:	bf00      	nop
 8002bd0:	371c      	adds	r7, #28
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr

08002bd8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b087      	sub	sp, #28
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	f023 0210 	bic.w	r2, r3, #16
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	699b      	ldr	r3, [r3, #24]
 8002bfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002c02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	031b      	lsls	r3, r3, #12
 8002c08:	693a      	ldr	r2, [r7, #16]
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002c14:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	011b      	lsls	r3, r3, #4
 8002c1a:	697a      	ldr	r2, [r7, #20]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	697a      	ldr	r2, [r7, #20]
 8002c2a:	621a      	str	r2, [r3, #32]
}
 8002c2c:	bf00      	nop
 8002c2e:	371c      	adds	r7, #28
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bc80      	pop	{r7}
 8002c34:	4770      	bx	lr

08002c36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c36:	b480      	push	{r7}
 8002c38:	b085      	sub	sp, #20
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	6078      	str	r0, [r7, #4]
 8002c3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c4e:	683a      	ldr	r2, [r7, #0]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	f043 0307 	orr.w	r3, r3, #7
 8002c58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	68fa      	ldr	r2, [r7, #12]
 8002c5e:	609a      	str	r2, [r3, #8]
}
 8002c60:	bf00      	nop
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr

08002c6a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b087      	sub	sp, #28
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	60f8      	str	r0, [r7, #12]
 8002c72:	60b9      	str	r1, [r7, #8]
 8002c74:	607a      	str	r2, [r7, #4]
 8002c76:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002c84:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	021a      	lsls	r2, r3, #8
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	431a      	orrs	r2, r3
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	609a      	str	r2, [r3, #8]
}
 8002c9e:	bf00      	nop
 8002ca0:	371c      	adds	r7, #28
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bc80      	pop	{r7}
 8002ca6:	4770      	bx	lr

08002ca8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b087      	sub	sp, #28
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	f003 031f 	and.w	r3, r3, #31
 8002cba:	2201      	movs	r2, #1
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6a1a      	ldr	r2, [r3, #32]
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	401a      	ands	r2, r3
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6a1a      	ldr	r2, [r3, #32]
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	f003 031f 	and.w	r3, r3, #31
 8002cda:	6879      	ldr	r1, [r7, #4]
 8002cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce0:	431a      	orrs	r2, r3
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	621a      	str	r2, [r3, #32]
}
 8002ce6:	bf00      	nop
 8002ce8:	371c      	adds	r7, #28
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr

08002cf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d101      	bne.n	8002d08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d04:	2302      	movs	r3, #2
 8002d06:	e046      	b.n	8002d96 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2202      	movs	r2, #2
 8002d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	68fa      	ldr	r2, [r7, #12]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a16      	ldr	r2, [pc, #88]	@ (8002da0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d00e      	beq.n	8002d6a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d54:	d009      	beq.n	8002d6a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a12      	ldr	r2, [pc, #72]	@ (8002da4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d004      	beq.n	8002d6a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a10      	ldr	r2, [pc, #64]	@ (8002da8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d10c      	bne.n	8002d84 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	68ba      	ldr	r2, [r7, #8]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	68ba      	ldr	r2, [r7, #8]
 8002d82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3714      	adds	r7, #20
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bc80      	pop	{r7}
 8002d9e:	4770      	bx	lr
 8002da0:	40012c00 	.word	0x40012c00
 8002da4:	40000400 	.word	0x40000400
 8002da8:	40000800 	.word	0x40000800

08002dac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bc80      	pop	{r7}
 8002dbc:	4770      	bx	lr

08002dbe <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002dbe:	b480      	push	{r7}
 8002dc0:	b083      	sub	sp, #12
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002dc6:	bf00      	nop
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bc80      	pop	{r7}
 8002dce:	4770      	bx	lr

08002dd0 <memset>:
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	4402      	add	r2, r0
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d100      	bne.n	8002dda <memset+0xa>
 8002dd8:	4770      	bx	lr
 8002dda:	f803 1b01 	strb.w	r1, [r3], #1
 8002dde:	e7f9      	b.n	8002dd4 <memset+0x4>

08002de0 <__libc_init_array>:
 8002de0:	b570      	push	{r4, r5, r6, lr}
 8002de2:	2600      	movs	r6, #0
 8002de4:	4d0c      	ldr	r5, [pc, #48]	@ (8002e18 <__libc_init_array+0x38>)
 8002de6:	4c0d      	ldr	r4, [pc, #52]	@ (8002e1c <__libc_init_array+0x3c>)
 8002de8:	1b64      	subs	r4, r4, r5
 8002dea:	10a4      	asrs	r4, r4, #2
 8002dec:	42a6      	cmp	r6, r4
 8002dee:	d109      	bne.n	8002e04 <__libc_init_array+0x24>
 8002df0:	f000 ffea 	bl	8003dc8 <_init>
 8002df4:	2600      	movs	r6, #0
 8002df6:	4d0a      	ldr	r5, [pc, #40]	@ (8002e20 <__libc_init_array+0x40>)
 8002df8:	4c0a      	ldr	r4, [pc, #40]	@ (8002e24 <__libc_init_array+0x44>)
 8002dfa:	1b64      	subs	r4, r4, r5
 8002dfc:	10a4      	asrs	r4, r4, #2
 8002dfe:	42a6      	cmp	r6, r4
 8002e00:	d105      	bne.n	8002e0e <__libc_init_array+0x2e>
 8002e02:	bd70      	pop	{r4, r5, r6, pc}
 8002e04:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e08:	4798      	blx	r3
 8002e0a:	3601      	adds	r6, #1
 8002e0c:	e7ee      	b.n	8002dec <__libc_init_array+0xc>
 8002e0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e12:	4798      	blx	r3
 8002e14:	3601      	adds	r6, #1
 8002e16:	e7f2      	b.n	8002dfe <__libc_init_array+0x1e>
 8002e18:	08003fe0 	.word	0x08003fe0
 8002e1c:	08003fe0 	.word	0x08003fe0
 8002e20:	08003fe0 	.word	0x08003fe0
 8002e24:	08003fe4 	.word	0x08003fe4

08002e28 <sin>:
 8002e28:	b530      	push	{r4, r5, lr}
 8002e2a:	4d20      	ldr	r5, [pc, #128]	@ (8002eac <sin+0x84>)
 8002e2c:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8002e30:	42ac      	cmp	r4, r5
 8002e32:	4602      	mov	r2, r0
 8002e34:	460b      	mov	r3, r1
 8002e36:	b087      	sub	sp, #28
 8002e38:	d806      	bhi.n	8002e48 <sin+0x20>
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	9300      	str	r3, [sp, #0]
 8002e40:	2300      	movs	r3, #0
 8002e42:	f000 f8f9 	bl	8003038 <__kernel_sin>
 8002e46:	e004      	b.n	8002e52 <sin+0x2a>
 8002e48:	4d19      	ldr	r5, [pc, #100]	@ (8002eb0 <sin+0x88>)
 8002e4a:	42ac      	cmp	r4, r5
 8002e4c:	d903      	bls.n	8002e56 <sin+0x2e>
 8002e4e:	f7fd f983 	bl	8000158 <__aeabi_dsub>
 8002e52:	b007      	add	sp, #28
 8002e54:	bd30      	pop	{r4, r5, pc}
 8002e56:	aa02      	add	r2, sp, #8
 8002e58:	f000 f9a6 	bl	80031a8 <__ieee754_rem_pio2>
 8002e5c:	f000 0003 	and.w	r0, r0, #3
 8002e60:	2801      	cmp	r0, #1
 8002e62:	d009      	beq.n	8002e78 <sin+0x50>
 8002e64:	2802      	cmp	r0, #2
 8002e66:	d00e      	beq.n	8002e86 <sin+0x5e>
 8002e68:	b9c0      	cbnz	r0, 8002e9c <sin+0x74>
 8002e6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002e6e:	2301      	movs	r3, #1
 8002e70:	9300      	str	r3, [sp, #0]
 8002e72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002e76:	e7e4      	b.n	8002e42 <sin+0x1a>
 8002e78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002e7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002e80:	f000 f81a 	bl	8002eb8 <__kernel_cos>
 8002e84:	e7e5      	b.n	8002e52 <sin+0x2a>
 8002e86:	2301      	movs	r3, #1
 8002e88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002e8c:	9300      	str	r3, [sp, #0]
 8002e8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002e92:	f000 f8d1 	bl	8003038 <__kernel_sin>
 8002e96:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 8002e9a:	e7da      	b.n	8002e52 <sin+0x2a>
 8002e9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002ea0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002ea4:	f000 f808 	bl	8002eb8 <__kernel_cos>
 8002ea8:	e7f5      	b.n	8002e96 <sin+0x6e>
 8002eaa:	bf00      	nop
 8002eac:	3fe921fb 	.word	0x3fe921fb
 8002eb0:	7fefffff 	.word	0x7fefffff
 8002eb4:	00000000 	.word	0x00000000

08002eb8 <__kernel_cos>:
 8002eb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ebc:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8002ec0:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8002ec4:	4680      	mov	r8, r0
 8002ec6:	4689      	mov	r9, r1
 8002ec8:	e9cd 2300 	strd	r2, r3, [sp]
 8002ecc:	d204      	bcs.n	8002ed8 <__kernel_cos+0x20>
 8002ece:	f7fd fd95 	bl	80009fc <__aeabi_d2iz>
 8002ed2:	2800      	cmp	r0, #0
 8002ed4:	f000 8086 	beq.w	8002fe4 <__kernel_cos+0x12c>
 8002ed8:	4642      	mov	r2, r8
 8002eda:	464b      	mov	r3, r9
 8002edc:	4640      	mov	r0, r8
 8002ede:	4649      	mov	r1, r9
 8002ee0:	f7fd faf2 	bl	80004c8 <__aeabi_dmul>
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	4b4e      	ldr	r3, [pc, #312]	@ (8003020 <__kernel_cos+0x168>)
 8002ee8:	4604      	mov	r4, r0
 8002eea:	460d      	mov	r5, r1
 8002eec:	f7fd faec 	bl	80004c8 <__aeabi_dmul>
 8002ef0:	a33f      	add	r3, pc, #252	@ (adr r3, 8002ff0 <__kernel_cos+0x138>)
 8002ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ef6:	4682      	mov	sl, r0
 8002ef8:	468b      	mov	fp, r1
 8002efa:	4620      	mov	r0, r4
 8002efc:	4629      	mov	r1, r5
 8002efe:	f7fd fae3 	bl	80004c8 <__aeabi_dmul>
 8002f02:	a33d      	add	r3, pc, #244	@ (adr r3, 8002ff8 <__kernel_cos+0x140>)
 8002f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f08:	f7fd f928 	bl	800015c <__adddf3>
 8002f0c:	4622      	mov	r2, r4
 8002f0e:	462b      	mov	r3, r5
 8002f10:	f7fd fada 	bl	80004c8 <__aeabi_dmul>
 8002f14:	a33a      	add	r3, pc, #232	@ (adr r3, 8003000 <__kernel_cos+0x148>)
 8002f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f1a:	f7fd f91d 	bl	8000158 <__aeabi_dsub>
 8002f1e:	4622      	mov	r2, r4
 8002f20:	462b      	mov	r3, r5
 8002f22:	f7fd fad1 	bl	80004c8 <__aeabi_dmul>
 8002f26:	a338      	add	r3, pc, #224	@ (adr r3, 8003008 <__kernel_cos+0x150>)
 8002f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f2c:	f7fd f916 	bl	800015c <__adddf3>
 8002f30:	4622      	mov	r2, r4
 8002f32:	462b      	mov	r3, r5
 8002f34:	f7fd fac8 	bl	80004c8 <__aeabi_dmul>
 8002f38:	a335      	add	r3, pc, #212	@ (adr r3, 8003010 <__kernel_cos+0x158>)
 8002f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f3e:	f7fd f90b 	bl	8000158 <__aeabi_dsub>
 8002f42:	4622      	mov	r2, r4
 8002f44:	462b      	mov	r3, r5
 8002f46:	f7fd fabf 	bl	80004c8 <__aeabi_dmul>
 8002f4a:	a333      	add	r3, pc, #204	@ (adr r3, 8003018 <__kernel_cos+0x160>)
 8002f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f50:	f7fd f904 	bl	800015c <__adddf3>
 8002f54:	4622      	mov	r2, r4
 8002f56:	462b      	mov	r3, r5
 8002f58:	f7fd fab6 	bl	80004c8 <__aeabi_dmul>
 8002f5c:	4622      	mov	r2, r4
 8002f5e:	462b      	mov	r3, r5
 8002f60:	f7fd fab2 	bl	80004c8 <__aeabi_dmul>
 8002f64:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002f68:	4604      	mov	r4, r0
 8002f6a:	460d      	mov	r5, r1
 8002f6c:	4640      	mov	r0, r8
 8002f6e:	4649      	mov	r1, r9
 8002f70:	f7fd faaa 	bl	80004c8 <__aeabi_dmul>
 8002f74:	460b      	mov	r3, r1
 8002f76:	4602      	mov	r2, r0
 8002f78:	4629      	mov	r1, r5
 8002f7a:	4620      	mov	r0, r4
 8002f7c:	f7fd f8ec 	bl	8000158 <__aeabi_dsub>
 8002f80:	4b28      	ldr	r3, [pc, #160]	@ (8003024 <__kernel_cos+0x16c>)
 8002f82:	4680      	mov	r8, r0
 8002f84:	429e      	cmp	r6, r3
 8002f86:	4689      	mov	r9, r1
 8002f88:	d80e      	bhi.n	8002fa8 <__kernel_cos+0xf0>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	4650      	mov	r0, sl
 8002f90:	4659      	mov	r1, fp
 8002f92:	f7fd f8e1 	bl	8000158 <__aeabi_dsub>
 8002f96:	4602      	mov	r2, r0
 8002f98:	2000      	movs	r0, #0
 8002f9a:	460b      	mov	r3, r1
 8002f9c:	4922      	ldr	r1, [pc, #136]	@ (8003028 <__kernel_cos+0x170>)
 8002f9e:	f7fd f8db 	bl	8000158 <__aeabi_dsub>
 8002fa2:	b003      	add	sp, #12
 8002fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fa8:	2400      	movs	r4, #0
 8002faa:	4b20      	ldr	r3, [pc, #128]	@ (800302c <__kernel_cos+0x174>)
 8002fac:	4622      	mov	r2, r4
 8002fae:	429e      	cmp	r6, r3
 8002fb0:	bf8c      	ite	hi
 8002fb2:	4d1f      	ldrhi	r5, [pc, #124]	@ (8003030 <__kernel_cos+0x178>)
 8002fb4:	f5a6 1500 	subls.w	r5, r6, #2097152	@ 0x200000
 8002fb8:	462b      	mov	r3, r5
 8002fba:	2000      	movs	r0, #0
 8002fbc:	491a      	ldr	r1, [pc, #104]	@ (8003028 <__kernel_cos+0x170>)
 8002fbe:	f7fd f8cb 	bl	8000158 <__aeabi_dsub>
 8002fc2:	4622      	mov	r2, r4
 8002fc4:	4606      	mov	r6, r0
 8002fc6:	460f      	mov	r7, r1
 8002fc8:	462b      	mov	r3, r5
 8002fca:	4650      	mov	r0, sl
 8002fcc:	4659      	mov	r1, fp
 8002fce:	f7fd f8c3 	bl	8000158 <__aeabi_dsub>
 8002fd2:	4642      	mov	r2, r8
 8002fd4:	464b      	mov	r3, r9
 8002fd6:	f7fd f8bf 	bl	8000158 <__aeabi_dsub>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	460b      	mov	r3, r1
 8002fde:	4630      	mov	r0, r6
 8002fe0:	4639      	mov	r1, r7
 8002fe2:	e7dc      	b.n	8002f9e <__kernel_cos+0xe6>
 8002fe4:	2000      	movs	r0, #0
 8002fe6:	4910      	ldr	r1, [pc, #64]	@ (8003028 <__kernel_cos+0x170>)
 8002fe8:	e7db      	b.n	8002fa2 <__kernel_cos+0xea>
 8002fea:	bf00      	nop
 8002fec:	f3af 8000 	nop.w
 8002ff0:	be8838d4 	.word	0xbe8838d4
 8002ff4:	bda8fae9 	.word	0xbda8fae9
 8002ff8:	bdb4b1c4 	.word	0xbdb4b1c4
 8002ffc:	3e21ee9e 	.word	0x3e21ee9e
 8003000:	809c52ad 	.word	0x809c52ad
 8003004:	3e927e4f 	.word	0x3e927e4f
 8003008:	19cb1590 	.word	0x19cb1590
 800300c:	3efa01a0 	.word	0x3efa01a0
 8003010:	16c15177 	.word	0x16c15177
 8003014:	3f56c16c 	.word	0x3f56c16c
 8003018:	5555554c 	.word	0x5555554c
 800301c:	3fa55555 	.word	0x3fa55555
 8003020:	3fe00000 	.word	0x3fe00000
 8003024:	3fd33332 	.word	0x3fd33332
 8003028:	3ff00000 	.word	0x3ff00000
 800302c:	3fe90000 	.word	0x3fe90000
 8003030:	3fd20000 	.word	0x3fd20000
 8003034:	00000000 	.word	0x00000000

08003038 <__kernel_sin>:
 8003038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800303c:	461f      	mov	r7, r3
 800303e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003042:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8003046:	4604      	mov	r4, r0
 8003048:	460d      	mov	r5, r1
 800304a:	4616      	mov	r6, r2
 800304c:	b085      	sub	sp, #20
 800304e:	d203      	bcs.n	8003058 <__kernel_sin+0x20>
 8003050:	f7fd fcd4 	bl	80009fc <__aeabi_d2iz>
 8003054:	2800      	cmp	r0, #0
 8003056:	d051      	beq.n	80030fc <__kernel_sin+0xc4>
 8003058:	4622      	mov	r2, r4
 800305a:	462b      	mov	r3, r5
 800305c:	4620      	mov	r0, r4
 800305e:	4629      	mov	r1, r5
 8003060:	f7fd fa32 	bl	80004c8 <__aeabi_dmul>
 8003064:	4682      	mov	sl, r0
 8003066:	468b      	mov	fp, r1
 8003068:	4602      	mov	r2, r0
 800306a:	460b      	mov	r3, r1
 800306c:	4620      	mov	r0, r4
 800306e:	4629      	mov	r1, r5
 8003070:	f7fd fa2a 	bl	80004c8 <__aeabi_dmul>
 8003074:	a33e      	add	r3, pc, #248	@ (adr r3, 8003170 <__kernel_sin+0x138>)
 8003076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800307a:	4680      	mov	r8, r0
 800307c:	4689      	mov	r9, r1
 800307e:	4650      	mov	r0, sl
 8003080:	4659      	mov	r1, fp
 8003082:	f7fd fa21 	bl	80004c8 <__aeabi_dmul>
 8003086:	a33c      	add	r3, pc, #240	@ (adr r3, 8003178 <__kernel_sin+0x140>)
 8003088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308c:	f7fd f864 	bl	8000158 <__aeabi_dsub>
 8003090:	4652      	mov	r2, sl
 8003092:	465b      	mov	r3, fp
 8003094:	f7fd fa18 	bl	80004c8 <__aeabi_dmul>
 8003098:	a339      	add	r3, pc, #228	@ (adr r3, 8003180 <__kernel_sin+0x148>)
 800309a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800309e:	f7fd f85d 	bl	800015c <__adddf3>
 80030a2:	4652      	mov	r2, sl
 80030a4:	465b      	mov	r3, fp
 80030a6:	f7fd fa0f 	bl	80004c8 <__aeabi_dmul>
 80030aa:	a337      	add	r3, pc, #220	@ (adr r3, 8003188 <__kernel_sin+0x150>)
 80030ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b0:	f7fd f852 	bl	8000158 <__aeabi_dsub>
 80030b4:	4652      	mov	r2, sl
 80030b6:	465b      	mov	r3, fp
 80030b8:	f7fd fa06 	bl	80004c8 <__aeabi_dmul>
 80030bc:	a334      	add	r3, pc, #208	@ (adr r3, 8003190 <__kernel_sin+0x158>)
 80030be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c2:	f7fd f84b 	bl	800015c <__adddf3>
 80030c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80030c8:	e9cd 0100 	strd	r0, r1, [sp]
 80030cc:	b9db      	cbnz	r3, 8003106 <__kernel_sin+0xce>
 80030ce:	4602      	mov	r2, r0
 80030d0:	460b      	mov	r3, r1
 80030d2:	4650      	mov	r0, sl
 80030d4:	4659      	mov	r1, fp
 80030d6:	f7fd f9f7 	bl	80004c8 <__aeabi_dmul>
 80030da:	a32f      	add	r3, pc, #188	@ (adr r3, 8003198 <__kernel_sin+0x160>)
 80030dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030e0:	f7fd f83a 	bl	8000158 <__aeabi_dsub>
 80030e4:	4642      	mov	r2, r8
 80030e6:	464b      	mov	r3, r9
 80030e8:	f7fd f9ee 	bl	80004c8 <__aeabi_dmul>
 80030ec:	4602      	mov	r2, r0
 80030ee:	460b      	mov	r3, r1
 80030f0:	4620      	mov	r0, r4
 80030f2:	4629      	mov	r1, r5
 80030f4:	f7fd f832 	bl	800015c <__adddf3>
 80030f8:	4604      	mov	r4, r0
 80030fa:	460d      	mov	r5, r1
 80030fc:	4620      	mov	r0, r4
 80030fe:	4629      	mov	r1, r5
 8003100:	b005      	add	sp, #20
 8003102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003106:	2200      	movs	r2, #0
 8003108:	4630      	mov	r0, r6
 800310a:	4639      	mov	r1, r7
 800310c:	4b24      	ldr	r3, [pc, #144]	@ (80031a0 <__kernel_sin+0x168>)
 800310e:	f7fd f9db 	bl	80004c8 <__aeabi_dmul>
 8003112:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003116:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800311a:	4640      	mov	r0, r8
 800311c:	4649      	mov	r1, r9
 800311e:	f7fd f9d3 	bl	80004c8 <__aeabi_dmul>
 8003122:	4602      	mov	r2, r0
 8003124:	460b      	mov	r3, r1
 8003126:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800312a:	f7fd f815 	bl	8000158 <__aeabi_dsub>
 800312e:	4652      	mov	r2, sl
 8003130:	465b      	mov	r3, fp
 8003132:	f7fd f9c9 	bl	80004c8 <__aeabi_dmul>
 8003136:	4632      	mov	r2, r6
 8003138:	463b      	mov	r3, r7
 800313a:	f7fd f80d 	bl	8000158 <__aeabi_dsub>
 800313e:	a316      	add	r3, pc, #88	@ (adr r3, 8003198 <__kernel_sin+0x160>)
 8003140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003144:	4606      	mov	r6, r0
 8003146:	460f      	mov	r7, r1
 8003148:	4640      	mov	r0, r8
 800314a:	4649      	mov	r1, r9
 800314c:	f7fd f9bc 	bl	80004c8 <__aeabi_dmul>
 8003150:	4602      	mov	r2, r0
 8003152:	460b      	mov	r3, r1
 8003154:	4630      	mov	r0, r6
 8003156:	4639      	mov	r1, r7
 8003158:	f7fd f800 	bl	800015c <__adddf3>
 800315c:	4602      	mov	r2, r0
 800315e:	460b      	mov	r3, r1
 8003160:	4620      	mov	r0, r4
 8003162:	4629      	mov	r1, r5
 8003164:	f7fc fff8 	bl	8000158 <__aeabi_dsub>
 8003168:	e7c6      	b.n	80030f8 <__kernel_sin+0xc0>
 800316a:	bf00      	nop
 800316c:	f3af 8000 	nop.w
 8003170:	5acfd57c 	.word	0x5acfd57c
 8003174:	3de5d93a 	.word	0x3de5d93a
 8003178:	8a2b9ceb 	.word	0x8a2b9ceb
 800317c:	3e5ae5e6 	.word	0x3e5ae5e6
 8003180:	57b1fe7d 	.word	0x57b1fe7d
 8003184:	3ec71de3 	.word	0x3ec71de3
 8003188:	19c161d5 	.word	0x19c161d5
 800318c:	3f2a01a0 	.word	0x3f2a01a0
 8003190:	1110f8a6 	.word	0x1110f8a6
 8003194:	3f811111 	.word	0x3f811111
 8003198:	55555549 	.word	0x55555549
 800319c:	3fc55555 	.word	0x3fc55555
 80031a0:	3fe00000 	.word	0x3fe00000
 80031a4:	00000000 	.word	0x00000000

080031a8 <__ieee754_rem_pio2>:
 80031a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031ac:	4bc4      	ldr	r3, [pc, #784]	@ (80034c0 <__ieee754_rem_pio2+0x318>)
 80031ae:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 80031b2:	b08d      	sub	sp, #52	@ 0x34
 80031b4:	4598      	cmp	r8, r3
 80031b6:	4606      	mov	r6, r0
 80031b8:	460f      	mov	r7, r1
 80031ba:	4614      	mov	r4, r2
 80031bc:	9104      	str	r1, [sp, #16]
 80031be:	d807      	bhi.n	80031d0 <__ieee754_rem_pio2+0x28>
 80031c0:	e9c2 6700 	strd	r6, r7, [r2]
 80031c4:	2300      	movs	r3, #0
 80031c6:	2200      	movs	r2, #0
 80031c8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80031cc:	2500      	movs	r5, #0
 80031ce:	e026      	b.n	800321e <__ieee754_rem_pio2+0x76>
 80031d0:	4bbc      	ldr	r3, [pc, #752]	@ (80034c4 <__ieee754_rem_pio2+0x31c>)
 80031d2:	4598      	cmp	r8, r3
 80031d4:	d876      	bhi.n	80032c4 <__ieee754_rem_pio2+0x11c>
 80031d6:	9b04      	ldr	r3, [sp, #16]
 80031d8:	4dbb      	ldr	r5, [pc, #748]	@ (80034c8 <__ieee754_rem_pio2+0x320>)
 80031da:	2b00      	cmp	r3, #0
 80031dc:	a3aa      	add	r3, pc, #680	@ (adr r3, 8003488 <__ieee754_rem_pio2+0x2e0>)
 80031de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e2:	dd38      	ble.n	8003256 <__ieee754_rem_pio2+0xae>
 80031e4:	f7fc ffb8 	bl	8000158 <__aeabi_dsub>
 80031e8:	45a8      	cmp	r8, r5
 80031ea:	4606      	mov	r6, r0
 80031ec:	460f      	mov	r7, r1
 80031ee:	d01a      	beq.n	8003226 <__ieee754_rem_pio2+0x7e>
 80031f0:	a3a7      	add	r3, pc, #668	@ (adr r3, 8003490 <__ieee754_rem_pio2+0x2e8>)
 80031f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f6:	f7fc ffaf 	bl	8000158 <__aeabi_dsub>
 80031fa:	4602      	mov	r2, r0
 80031fc:	460b      	mov	r3, r1
 80031fe:	4680      	mov	r8, r0
 8003200:	4689      	mov	r9, r1
 8003202:	4630      	mov	r0, r6
 8003204:	4639      	mov	r1, r7
 8003206:	f7fc ffa7 	bl	8000158 <__aeabi_dsub>
 800320a:	a3a1      	add	r3, pc, #644	@ (adr r3, 8003490 <__ieee754_rem_pio2+0x2e8>)
 800320c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003210:	f7fc ffa2 	bl	8000158 <__aeabi_dsub>
 8003214:	2501      	movs	r5, #1
 8003216:	e9c4 8900 	strd	r8, r9, [r4]
 800321a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800321e:	4628      	mov	r0, r5
 8003220:	b00d      	add	sp, #52	@ 0x34
 8003222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003226:	a39c      	add	r3, pc, #624	@ (adr r3, 8003498 <__ieee754_rem_pio2+0x2f0>)
 8003228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800322c:	f7fc ff94 	bl	8000158 <__aeabi_dsub>
 8003230:	a39b      	add	r3, pc, #620	@ (adr r3, 80034a0 <__ieee754_rem_pio2+0x2f8>)
 8003232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003236:	4606      	mov	r6, r0
 8003238:	460f      	mov	r7, r1
 800323a:	f7fc ff8d 	bl	8000158 <__aeabi_dsub>
 800323e:	4602      	mov	r2, r0
 8003240:	460b      	mov	r3, r1
 8003242:	4680      	mov	r8, r0
 8003244:	4689      	mov	r9, r1
 8003246:	4630      	mov	r0, r6
 8003248:	4639      	mov	r1, r7
 800324a:	f7fc ff85 	bl	8000158 <__aeabi_dsub>
 800324e:	a394      	add	r3, pc, #592	@ (adr r3, 80034a0 <__ieee754_rem_pio2+0x2f8>)
 8003250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003254:	e7dc      	b.n	8003210 <__ieee754_rem_pio2+0x68>
 8003256:	f7fc ff81 	bl	800015c <__adddf3>
 800325a:	45a8      	cmp	r8, r5
 800325c:	4606      	mov	r6, r0
 800325e:	460f      	mov	r7, r1
 8003260:	d018      	beq.n	8003294 <__ieee754_rem_pio2+0xec>
 8003262:	a38b      	add	r3, pc, #556	@ (adr r3, 8003490 <__ieee754_rem_pio2+0x2e8>)
 8003264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003268:	f7fc ff78 	bl	800015c <__adddf3>
 800326c:	4602      	mov	r2, r0
 800326e:	460b      	mov	r3, r1
 8003270:	4680      	mov	r8, r0
 8003272:	4689      	mov	r9, r1
 8003274:	4630      	mov	r0, r6
 8003276:	4639      	mov	r1, r7
 8003278:	f7fc ff6e 	bl	8000158 <__aeabi_dsub>
 800327c:	a384      	add	r3, pc, #528	@ (adr r3, 8003490 <__ieee754_rem_pio2+0x2e8>)
 800327e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003282:	f7fc ff6b 	bl	800015c <__adddf3>
 8003286:	f04f 35ff 	mov.w	r5, #4294967295
 800328a:	e9c4 8900 	strd	r8, r9, [r4]
 800328e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003292:	e7c4      	b.n	800321e <__ieee754_rem_pio2+0x76>
 8003294:	a380      	add	r3, pc, #512	@ (adr r3, 8003498 <__ieee754_rem_pio2+0x2f0>)
 8003296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800329a:	f7fc ff5f 	bl	800015c <__adddf3>
 800329e:	a380      	add	r3, pc, #512	@ (adr r3, 80034a0 <__ieee754_rem_pio2+0x2f8>)
 80032a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a4:	4606      	mov	r6, r0
 80032a6:	460f      	mov	r7, r1
 80032a8:	f7fc ff58 	bl	800015c <__adddf3>
 80032ac:	4602      	mov	r2, r0
 80032ae:	460b      	mov	r3, r1
 80032b0:	4680      	mov	r8, r0
 80032b2:	4689      	mov	r9, r1
 80032b4:	4630      	mov	r0, r6
 80032b6:	4639      	mov	r1, r7
 80032b8:	f7fc ff4e 	bl	8000158 <__aeabi_dsub>
 80032bc:	a378      	add	r3, pc, #480	@ (adr r3, 80034a0 <__ieee754_rem_pio2+0x2f8>)
 80032be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c2:	e7de      	b.n	8003282 <__ieee754_rem_pio2+0xda>
 80032c4:	4b81      	ldr	r3, [pc, #516]	@ (80034cc <__ieee754_rem_pio2+0x324>)
 80032c6:	4598      	cmp	r8, r3
 80032c8:	f200 80cf 	bhi.w	800346a <__ieee754_rem_pio2+0x2c2>
 80032cc:	f000 f962 	bl	8003594 <fabs>
 80032d0:	a375      	add	r3, pc, #468	@ (adr r3, 80034a8 <__ieee754_rem_pio2+0x300>)
 80032d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032d6:	4606      	mov	r6, r0
 80032d8:	460f      	mov	r7, r1
 80032da:	f7fd f8f5 	bl	80004c8 <__aeabi_dmul>
 80032de:	2200      	movs	r2, #0
 80032e0:	4b7b      	ldr	r3, [pc, #492]	@ (80034d0 <__ieee754_rem_pio2+0x328>)
 80032e2:	f7fc ff3b 	bl	800015c <__adddf3>
 80032e6:	f7fd fb89 	bl	80009fc <__aeabi_d2iz>
 80032ea:	4605      	mov	r5, r0
 80032ec:	f7fd f882 	bl	80003f4 <__aeabi_i2d>
 80032f0:	4602      	mov	r2, r0
 80032f2:	460b      	mov	r3, r1
 80032f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80032f8:	a363      	add	r3, pc, #396	@ (adr r3, 8003488 <__ieee754_rem_pio2+0x2e0>)
 80032fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032fe:	f7fd f8e3 	bl	80004c8 <__aeabi_dmul>
 8003302:	4602      	mov	r2, r0
 8003304:	460b      	mov	r3, r1
 8003306:	4630      	mov	r0, r6
 8003308:	4639      	mov	r1, r7
 800330a:	f7fc ff25 	bl	8000158 <__aeabi_dsub>
 800330e:	a360      	add	r3, pc, #384	@ (adr r3, 8003490 <__ieee754_rem_pio2+0x2e8>)
 8003310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003314:	4682      	mov	sl, r0
 8003316:	468b      	mov	fp, r1
 8003318:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800331c:	f7fd f8d4 	bl	80004c8 <__aeabi_dmul>
 8003320:	2d1f      	cmp	r5, #31
 8003322:	4606      	mov	r6, r0
 8003324:	460f      	mov	r7, r1
 8003326:	dc0c      	bgt.n	8003342 <__ieee754_rem_pio2+0x19a>
 8003328:	4b6a      	ldr	r3, [pc, #424]	@ (80034d4 <__ieee754_rem_pio2+0x32c>)
 800332a:	1e6a      	subs	r2, r5, #1
 800332c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003330:	4543      	cmp	r3, r8
 8003332:	d006      	beq.n	8003342 <__ieee754_rem_pio2+0x19a>
 8003334:	4632      	mov	r2, r6
 8003336:	463b      	mov	r3, r7
 8003338:	4650      	mov	r0, sl
 800333a:	4659      	mov	r1, fp
 800333c:	f7fc ff0c 	bl	8000158 <__aeabi_dsub>
 8003340:	e00e      	b.n	8003360 <__ieee754_rem_pio2+0x1b8>
 8003342:	463b      	mov	r3, r7
 8003344:	4632      	mov	r2, r6
 8003346:	4650      	mov	r0, sl
 8003348:	4659      	mov	r1, fp
 800334a:	f7fc ff05 	bl	8000158 <__aeabi_dsub>
 800334e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003352:	9305      	str	r3, [sp, #20]
 8003354:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003358:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800335c:	2b10      	cmp	r3, #16
 800335e:	dc02      	bgt.n	8003366 <__ieee754_rem_pio2+0x1be>
 8003360:	e9c4 0100 	strd	r0, r1, [r4]
 8003364:	e039      	b.n	80033da <__ieee754_rem_pio2+0x232>
 8003366:	a34c      	add	r3, pc, #304	@ (adr r3, 8003498 <__ieee754_rem_pio2+0x2f0>)
 8003368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800336c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003370:	f7fd f8aa 	bl	80004c8 <__aeabi_dmul>
 8003374:	4606      	mov	r6, r0
 8003376:	460f      	mov	r7, r1
 8003378:	4602      	mov	r2, r0
 800337a:	460b      	mov	r3, r1
 800337c:	4650      	mov	r0, sl
 800337e:	4659      	mov	r1, fp
 8003380:	f7fc feea 	bl	8000158 <__aeabi_dsub>
 8003384:	4602      	mov	r2, r0
 8003386:	460b      	mov	r3, r1
 8003388:	4680      	mov	r8, r0
 800338a:	4689      	mov	r9, r1
 800338c:	4650      	mov	r0, sl
 800338e:	4659      	mov	r1, fp
 8003390:	f7fc fee2 	bl	8000158 <__aeabi_dsub>
 8003394:	4632      	mov	r2, r6
 8003396:	463b      	mov	r3, r7
 8003398:	f7fc fede 	bl	8000158 <__aeabi_dsub>
 800339c:	a340      	add	r3, pc, #256	@ (adr r3, 80034a0 <__ieee754_rem_pio2+0x2f8>)
 800339e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a2:	4606      	mov	r6, r0
 80033a4:	460f      	mov	r7, r1
 80033a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80033aa:	f7fd f88d 	bl	80004c8 <__aeabi_dmul>
 80033ae:	4632      	mov	r2, r6
 80033b0:	463b      	mov	r3, r7
 80033b2:	f7fc fed1 	bl	8000158 <__aeabi_dsub>
 80033b6:	4602      	mov	r2, r0
 80033b8:	460b      	mov	r3, r1
 80033ba:	4606      	mov	r6, r0
 80033bc:	460f      	mov	r7, r1
 80033be:	4640      	mov	r0, r8
 80033c0:	4649      	mov	r1, r9
 80033c2:	f7fc fec9 	bl	8000158 <__aeabi_dsub>
 80033c6:	9a05      	ldr	r2, [sp, #20]
 80033c8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b31      	cmp	r3, #49	@ 0x31
 80033d0:	dc20      	bgt.n	8003414 <__ieee754_rem_pio2+0x26c>
 80033d2:	46c2      	mov	sl, r8
 80033d4:	46cb      	mov	fp, r9
 80033d6:	e9c4 0100 	strd	r0, r1, [r4]
 80033da:	e9d4 8900 	ldrd	r8, r9, [r4]
 80033de:	4650      	mov	r0, sl
 80033e0:	4642      	mov	r2, r8
 80033e2:	464b      	mov	r3, r9
 80033e4:	4659      	mov	r1, fp
 80033e6:	f7fc feb7 	bl	8000158 <__aeabi_dsub>
 80033ea:	463b      	mov	r3, r7
 80033ec:	4632      	mov	r2, r6
 80033ee:	f7fc feb3 	bl	8000158 <__aeabi_dsub>
 80033f2:	9b04      	ldr	r3, [sp, #16]
 80033f4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f6bf af10 	bge.w	800321e <__ieee754_rem_pio2+0x76>
 80033fe:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8003402:	6063      	str	r3, [r4, #4]
 8003404:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003408:	f8c4 8000 	str.w	r8, [r4]
 800340c:	60a0      	str	r0, [r4, #8]
 800340e:	60e3      	str	r3, [r4, #12]
 8003410:	426d      	negs	r5, r5
 8003412:	e704      	b.n	800321e <__ieee754_rem_pio2+0x76>
 8003414:	a326      	add	r3, pc, #152	@ (adr r3, 80034b0 <__ieee754_rem_pio2+0x308>)
 8003416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800341a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800341e:	f7fd f853 	bl	80004c8 <__aeabi_dmul>
 8003422:	4606      	mov	r6, r0
 8003424:	460f      	mov	r7, r1
 8003426:	4602      	mov	r2, r0
 8003428:	460b      	mov	r3, r1
 800342a:	4640      	mov	r0, r8
 800342c:	4649      	mov	r1, r9
 800342e:	f7fc fe93 	bl	8000158 <__aeabi_dsub>
 8003432:	4602      	mov	r2, r0
 8003434:	460b      	mov	r3, r1
 8003436:	4682      	mov	sl, r0
 8003438:	468b      	mov	fp, r1
 800343a:	4640      	mov	r0, r8
 800343c:	4649      	mov	r1, r9
 800343e:	f7fc fe8b 	bl	8000158 <__aeabi_dsub>
 8003442:	4632      	mov	r2, r6
 8003444:	463b      	mov	r3, r7
 8003446:	f7fc fe87 	bl	8000158 <__aeabi_dsub>
 800344a:	a31b      	add	r3, pc, #108	@ (adr r3, 80034b8 <__ieee754_rem_pio2+0x310>)
 800344c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003450:	4606      	mov	r6, r0
 8003452:	460f      	mov	r7, r1
 8003454:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003458:	f7fd f836 	bl	80004c8 <__aeabi_dmul>
 800345c:	4632      	mov	r2, r6
 800345e:	463b      	mov	r3, r7
 8003460:	f7fc fe7a 	bl	8000158 <__aeabi_dsub>
 8003464:	4606      	mov	r6, r0
 8003466:	460f      	mov	r7, r1
 8003468:	e764      	b.n	8003334 <__ieee754_rem_pio2+0x18c>
 800346a:	4b1b      	ldr	r3, [pc, #108]	@ (80034d8 <__ieee754_rem_pio2+0x330>)
 800346c:	4598      	cmp	r8, r3
 800346e:	d935      	bls.n	80034dc <__ieee754_rem_pio2+0x334>
 8003470:	4602      	mov	r2, r0
 8003472:	460b      	mov	r3, r1
 8003474:	f7fc fe70 	bl	8000158 <__aeabi_dsub>
 8003478:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800347c:	e9c4 0100 	strd	r0, r1, [r4]
 8003480:	e6a4      	b.n	80031cc <__ieee754_rem_pio2+0x24>
 8003482:	bf00      	nop
 8003484:	f3af 8000 	nop.w
 8003488:	54400000 	.word	0x54400000
 800348c:	3ff921fb 	.word	0x3ff921fb
 8003490:	1a626331 	.word	0x1a626331
 8003494:	3dd0b461 	.word	0x3dd0b461
 8003498:	1a600000 	.word	0x1a600000
 800349c:	3dd0b461 	.word	0x3dd0b461
 80034a0:	2e037073 	.word	0x2e037073
 80034a4:	3ba3198a 	.word	0x3ba3198a
 80034a8:	6dc9c883 	.word	0x6dc9c883
 80034ac:	3fe45f30 	.word	0x3fe45f30
 80034b0:	2e000000 	.word	0x2e000000
 80034b4:	3ba3198a 	.word	0x3ba3198a
 80034b8:	252049c1 	.word	0x252049c1
 80034bc:	397b839a 	.word	0x397b839a
 80034c0:	3fe921fb 	.word	0x3fe921fb
 80034c4:	4002d97b 	.word	0x4002d97b
 80034c8:	3ff921fb 	.word	0x3ff921fb
 80034cc:	413921fb 	.word	0x413921fb
 80034d0:	3fe00000 	.word	0x3fe00000
 80034d4:	08003e04 	.word	0x08003e04
 80034d8:	7fefffff 	.word	0x7fefffff
 80034dc:	ea4f 5528 	mov.w	r5, r8, asr #20
 80034e0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80034e4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80034e8:	460f      	mov	r7, r1
 80034ea:	f7fd fa87 	bl	80009fc <__aeabi_d2iz>
 80034ee:	f7fc ff81 	bl	80003f4 <__aeabi_i2d>
 80034f2:	4602      	mov	r2, r0
 80034f4:	460b      	mov	r3, r1
 80034f6:	4630      	mov	r0, r6
 80034f8:	4639      	mov	r1, r7
 80034fa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80034fe:	f7fc fe2b 	bl	8000158 <__aeabi_dsub>
 8003502:	2200      	movs	r2, #0
 8003504:	4b21      	ldr	r3, [pc, #132]	@ (800358c <__ieee754_rem_pio2+0x3e4>)
 8003506:	f7fc ffdf 	bl	80004c8 <__aeabi_dmul>
 800350a:	460f      	mov	r7, r1
 800350c:	4606      	mov	r6, r0
 800350e:	f7fd fa75 	bl	80009fc <__aeabi_d2iz>
 8003512:	f7fc ff6f 	bl	80003f4 <__aeabi_i2d>
 8003516:	4602      	mov	r2, r0
 8003518:	460b      	mov	r3, r1
 800351a:	4630      	mov	r0, r6
 800351c:	4639      	mov	r1, r7
 800351e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003522:	f7fc fe19 	bl	8000158 <__aeabi_dsub>
 8003526:	2200      	movs	r2, #0
 8003528:	4b18      	ldr	r3, [pc, #96]	@ (800358c <__ieee754_rem_pio2+0x3e4>)
 800352a:	f7fc ffcd 	bl	80004c8 <__aeabi_dmul>
 800352e:	f04f 0803 	mov.w	r8, #3
 8003532:	2600      	movs	r6, #0
 8003534:	2700      	movs	r7, #0
 8003536:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800353a:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800353e:	4632      	mov	r2, r6
 8003540:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8003544:	463b      	mov	r3, r7
 8003546:	46c2      	mov	sl, r8
 8003548:	f108 38ff 	add.w	r8, r8, #4294967295
 800354c:	f7fd fa24 	bl	8000998 <__aeabi_dcmpeq>
 8003550:	2800      	cmp	r0, #0
 8003552:	d1f4      	bne.n	800353e <__ieee754_rem_pio2+0x396>
 8003554:	4b0e      	ldr	r3, [pc, #56]	@ (8003590 <__ieee754_rem_pio2+0x3e8>)
 8003556:	462a      	mov	r2, r5
 8003558:	9301      	str	r3, [sp, #4]
 800355a:	2302      	movs	r3, #2
 800355c:	4621      	mov	r1, r4
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	a806      	add	r0, sp, #24
 8003562:	4653      	mov	r3, sl
 8003564:	f000 f81a 	bl	800359c <__kernel_rem_pio2>
 8003568:	9b04      	ldr	r3, [sp, #16]
 800356a:	4605      	mov	r5, r0
 800356c:	2b00      	cmp	r3, #0
 800356e:	f6bf ae56 	bge.w	800321e <__ieee754_rem_pio2+0x76>
 8003572:	e9d4 2100 	ldrd	r2, r1, [r4]
 8003576:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800357a:	e9c4 2300 	strd	r2, r3, [r4]
 800357e:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8003582:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003586:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800358a:	e741      	b.n	8003410 <__ieee754_rem_pio2+0x268>
 800358c:	41700000 	.word	0x41700000
 8003590:	08003e84 	.word	0x08003e84

08003594 <fabs>:
 8003594:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003598:	4619      	mov	r1, r3
 800359a:	4770      	bx	lr

0800359c <__kernel_rem_pio2>:
 800359c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035a0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80035a4:	9308      	str	r3, [sp, #32]
 80035a6:	9104      	str	r1, [sp, #16]
 80035a8:	4bba      	ldr	r3, [pc, #744]	@ (8003894 <__kernel_rem_pio2+0x2f8>)
 80035aa:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 80035ac:	f112 0f14 	cmn.w	r2, #20
 80035b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80035b4:	bfa8      	it	ge
 80035b6:	1ed4      	subge	r4, r2, #3
 80035b8:	9302      	str	r3, [sp, #8]
 80035ba:	9b08      	ldr	r3, [sp, #32]
 80035bc:	bfb8      	it	lt
 80035be:	2400      	movlt	r4, #0
 80035c0:	f103 33ff 	add.w	r3, r3, #4294967295
 80035c4:	9306      	str	r3, [sp, #24]
 80035c6:	bfa4      	itt	ge
 80035c8:	2318      	movge	r3, #24
 80035ca:	fb94 f4f3 	sdivge	r4, r4, r3
 80035ce:	f06f 0317 	mvn.w	r3, #23
 80035d2:	fb04 3303 	mla	r3, r4, r3, r3
 80035d6:	eb03 0a02 	add.w	sl, r3, r2
 80035da:	9a06      	ldr	r2, [sp, #24]
 80035dc:	9b02      	ldr	r3, [sp, #8]
 80035de:	1aa7      	subs	r7, r4, r2
 80035e0:	eb03 0802 	add.w	r8, r3, r2
 80035e4:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 80035e6:	2500      	movs	r5, #0
 80035e8:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80035ec:	2200      	movs	r2, #0
 80035ee:	2300      	movs	r3, #0
 80035f0:	9009      	str	r0, [sp, #36]	@ 0x24
 80035f2:	ae20      	add	r6, sp, #128	@ 0x80
 80035f4:	4545      	cmp	r5, r8
 80035f6:	dd13      	ble.n	8003620 <__kernel_rem_pio2+0x84>
 80035f8:	2700      	movs	r7, #0
 80035fa:	9a08      	ldr	r2, [sp, #32]
 80035fc:	ab20      	add	r3, sp, #128	@ 0x80
 80035fe:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 8003602:	f50d 7be0 	add.w	fp, sp, #448	@ 0x1c0
 8003606:	9b02      	ldr	r3, [sp, #8]
 8003608:	429f      	cmp	r7, r3
 800360a:	dc33      	bgt.n	8003674 <__kernel_rem_pio2+0xd8>
 800360c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800360e:	2200      	movs	r2, #0
 8003610:	f1a3 0908 	sub.w	r9, r3, #8
 8003614:	2300      	movs	r3, #0
 8003616:	46a8      	mov	r8, r5
 8003618:	2600      	movs	r6, #0
 800361a:	e9cd 2300 	strd	r2, r3, [sp]
 800361e:	e01f      	b.n	8003660 <__kernel_rem_pio2+0xc4>
 8003620:	42ef      	cmn	r7, r5
 8003622:	d40b      	bmi.n	800363c <__kernel_rem_pio2+0xa0>
 8003624:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003628:	e9cd 2300 	strd	r2, r3, [sp]
 800362c:	f7fc fee2 	bl	80003f4 <__aeabi_i2d>
 8003630:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003634:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003638:	3501      	adds	r5, #1
 800363a:	e7db      	b.n	80035f4 <__kernel_rem_pio2+0x58>
 800363c:	4610      	mov	r0, r2
 800363e:	4619      	mov	r1, r3
 8003640:	e7f8      	b.n	8003634 <__kernel_rem_pio2+0x98>
 8003642:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8003646:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800364a:	f7fc ff3d 	bl	80004c8 <__aeabi_dmul>
 800364e:	4602      	mov	r2, r0
 8003650:	460b      	mov	r3, r1
 8003652:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003656:	f7fc fd81 	bl	800015c <__adddf3>
 800365a:	e9cd 0100 	strd	r0, r1, [sp]
 800365e:	3601      	adds	r6, #1
 8003660:	9b06      	ldr	r3, [sp, #24]
 8003662:	429e      	cmp	r6, r3
 8003664:	dded      	ble.n	8003642 <__kernel_rem_pio2+0xa6>
 8003666:	e9dd 2300 	ldrd	r2, r3, [sp]
 800366a:	3701      	adds	r7, #1
 800366c:	e8eb 2302 	strd	r2, r3, [fp], #8
 8003670:	3508      	adds	r5, #8
 8003672:	e7c8      	b.n	8003606 <__kernel_rem_pio2+0x6a>
 8003674:	9b02      	ldr	r3, [sp, #8]
 8003676:	aa0c      	add	r2, sp, #48	@ 0x30
 8003678:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800367c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800367e:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 8003680:	f8dd b008 	ldr.w	fp, [sp, #8]
 8003684:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003688:	930a      	str	r3, [sp, #40]	@ 0x28
 800368a:	ab98      	add	r3, sp, #608	@ 0x260
 800368c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003690:	e953 4528 	ldrd	r4, r5, [r3, #-160]	@ 0xa0
 8003694:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003696:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800369a:	ae0c      	add	r6, sp, #48	@ 0x30
 800369c:	4699      	mov	r9, r3
 800369e:	46b0      	mov	r8, r6
 80036a0:	465f      	mov	r7, fp
 80036a2:	9307      	str	r3, [sp, #28]
 80036a4:	2f00      	cmp	r7, #0
 80036a6:	dc71      	bgt.n	800378c <__kernel_rem_pio2+0x1f0>
 80036a8:	4652      	mov	r2, sl
 80036aa:	4620      	mov	r0, r4
 80036ac:	4629      	mov	r1, r5
 80036ae:	f000 fa97 	bl	8003be0 <scalbn>
 80036b2:	2200      	movs	r2, #0
 80036b4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80036b8:	4604      	mov	r4, r0
 80036ba:	460d      	mov	r5, r1
 80036bc:	f7fc ff04 	bl	80004c8 <__aeabi_dmul>
 80036c0:	f000 fb02 	bl	8003cc8 <floor>
 80036c4:	2200      	movs	r2, #0
 80036c6:	4b74      	ldr	r3, [pc, #464]	@ (8003898 <__kernel_rem_pio2+0x2fc>)
 80036c8:	f7fc fefe 	bl	80004c8 <__aeabi_dmul>
 80036cc:	4602      	mov	r2, r0
 80036ce:	460b      	mov	r3, r1
 80036d0:	4620      	mov	r0, r4
 80036d2:	4629      	mov	r1, r5
 80036d4:	f7fc fd40 	bl	8000158 <__aeabi_dsub>
 80036d8:	460d      	mov	r5, r1
 80036da:	4604      	mov	r4, r0
 80036dc:	f7fd f98e 	bl	80009fc <__aeabi_d2iz>
 80036e0:	9005      	str	r0, [sp, #20]
 80036e2:	f7fc fe87 	bl	80003f4 <__aeabi_i2d>
 80036e6:	4602      	mov	r2, r0
 80036e8:	460b      	mov	r3, r1
 80036ea:	4620      	mov	r0, r4
 80036ec:	4629      	mov	r1, r5
 80036ee:	f7fc fd33 	bl	8000158 <__aeabi_dsub>
 80036f2:	f1ba 0f00 	cmp.w	sl, #0
 80036f6:	4680      	mov	r8, r0
 80036f8:	4689      	mov	r9, r1
 80036fa:	dd6d      	ble.n	80037d8 <__kernel_rem_pio2+0x23c>
 80036fc:	f10b 31ff 	add.w	r1, fp, #4294967295
 8003700:	ab0c      	add	r3, sp, #48	@ 0x30
 8003702:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003706:	9c05      	ldr	r4, [sp, #20]
 8003708:	f1ca 0018 	rsb	r0, sl, #24
 800370c:	fa43 f200 	asr.w	r2, r3, r0
 8003710:	4414      	add	r4, r2
 8003712:	4082      	lsls	r2, r0
 8003714:	1a9b      	subs	r3, r3, r2
 8003716:	aa0c      	add	r2, sp, #48	@ 0x30
 8003718:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800371c:	f1ca 0217 	rsb	r2, sl, #23
 8003720:	9405      	str	r4, [sp, #20]
 8003722:	4113      	asrs	r3, r2
 8003724:	9300      	str	r3, [sp, #0]
 8003726:	9b00      	ldr	r3, [sp, #0]
 8003728:	2b00      	cmp	r3, #0
 800372a:	dd64      	ble.n	80037f6 <__kernel_rem_pio2+0x25a>
 800372c:	2200      	movs	r2, #0
 800372e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8003732:	4614      	mov	r4, r2
 8003734:	9b05      	ldr	r3, [sp, #20]
 8003736:	3301      	adds	r3, #1
 8003738:	9305      	str	r3, [sp, #20]
 800373a:	4593      	cmp	fp, r2
 800373c:	f300 809d 	bgt.w	800387a <__kernel_rem_pio2+0x2de>
 8003740:	f1ba 0f00 	cmp.w	sl, #0
 8003744:	dd07      	ble.n	8003756 <__kernel_rem_pio2+0x1ba>
 8003746:	f1ba 0f01 	cmp.w	sl, #1
 800374a:	f000 80b3 	beq.w	80038b4 <__kernel_rem_pio2+0x318>
 800374e:	f1ba 0f02 	cmp.w	sl, #2
 8003752:	f000 80ba 	beq.w	80038ca <__kernel_rem_pio2+0x32e>
 8003756:	9b00      	ldr	r3, [sp, #0]
 8003758:	2b02      	cmp	r3, #2
 800375a:	d14c      	bne.n	80037f6 <__kernel_rem_pio2+0x25a>
 800375c:	4642      	mov	r2, r8
 800375e:	464b      	mov	r3, r9
 8003760:	2000      	movs	r0, #0
 8003762:	494e      	ldr	r1, [pc, #312]	@ (800389c <__kernel_rem_pio2+0x300>)
 8003764:	f7fc fcf8 	bl	8000158 <__aeabi_dsub>
 8003768:	4680      	mov	r8, r0
 800376a:	4689      	mov	r9, r1
 800376c:	2c00      	cmp	r4, #0
 800376e:	d042      	beq.n	80037f6 <__kernel_rem_pio2+0x25a>
 8003770:	4652      	mov	r2, sl
 8003772:	2000      	movs	r0, #0
 8003774:	4949      	ldr	r1, [pc, #292]	@ (800389c <__kernel_rem_pio2+0x300>)
 8003776:	f000 fa33 	bl	8003be0 <scalbn>
 800377a:	4602      	mov	r2, r0
 800377c:	460b      	mov	r3, r1
 800377e:	4640      	mov	r0, r8
 8003780:	4649      	mov	r1, r9
 8003782:	f7fc fce9 	bl	8000158 <__aeabi_dsub>
 8003786:	4680      	mov	r8, r0
 8003788:	4689      	mov	r9, r1
 800378a:	e034      	b.n	80037f6 <__kernel_rem_pio2+0x25a>
 800378c:	2200      	movs	r2, #0
 800378e:	4b44      	ldr	r3, [pc, #272]	@ (80038a0 <__kernel_rem_pio2+0x304>)
 8003790:	4620      	mov	r0, r4
 8003792:	4629      	mov	r1, r5
 8003794:	f7fc fe98 	bl	80004c8 <__aeabi_dmul>
 8003798:	f7fd f930 	bl	80009fc <__aeabi_d2iz>
 800379c:	f7fc fe2a 	bl	80003f4 <__aeabi_i2d>
 80037a0:	4602      	mov	r2, r0
 80037a2:	460b      	mov	r3, r1
 80037a4:	e9cd 2300 	strd	r2, r3, [sp]
 80037a8:	2200      	movs	r2, #0
 80037aa:	4b3e      	ldr	r3, [pc, #248]	@ (80038a4 <__kernel_rem_pio2+0x308>)
 80037ac:	f7fc fe8c 	bl	80004c8 <__aeabi_dmul>
 80037b0:	4602      	mov	r2, r0
 80037b2:	460b      	mov	r3, r1
 80037b4:	4620      	mov	r0, r4
 80037b6:	4629      	mov	r1, r5
 80037b8:	f7fc fcce 	bl	8000158 <__aeabi_dsub>
 80037bc:	f7fd f91e 	bl	80009fc <__aeabi_d2iz>
 80037c0:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
 80037c4:	f848 0b04 	str.w	r0, [r8], #4
 80037c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80037cc:	f7fc fcc6 	bl	800015c <__adddf3>
 80037d0:	3f01      	subs	r7, #1
 80037d2:	4604      	mov	r4, r0
 80037d4:	460d      	mov	r5, r1
 80037d6:	e765      	b.n	80036a4 <__kernel_rem_pio2+0x108>
 80037d8:	d106      	bne.n	80037e8 <__kernel_rem_pio2+0x24c>
 80037da:	f10b 33ff 	add.w	r3, fp, #4294967295
 80037de:	aa0c      	add	r2, sp, #48	@ 0x30
 80037e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037e4:	15db      	asrs	r3, r3, #23
 80037e6:	e79d      	b.n	8003724 <__kernel_rem_pio2+0x188>
 80037e8:	2200      	movs	r2, #0
 80037ea:	4b2f      	ldr	r3, [pc, #188]	@ (80038a8 <__kernel_rem_pio2+0x30c>)
 80037ec:	f7fd f8f2 	bl	80009d4 <__aeabi_dcmpge>
 80037f0:	2800      	cmp	r0, #0
 80037f2:	d13f      	bne.n	8003874 <__kernel_rem_pio2+0x2d8>
 80037f4:	9000      	str	r0, [sp, #0]
 80037f6:	2200      	movs	r2, #0
 80037f8:	2300      	movs	r3, #0
 80037fa:	4640      	mov	r0, r8
 80037fc:	4649      	mov	r1, r9
 80037fe:	f7fd f8cb 	bl	8000998 <__aeabi_dcmpeq>
 8003802:	2800      	cmp	r0, #0
 8003804:	f000 80b0 	beq.w	8003968 <__kernel_rem_pio2+0x3cc>
 8003808:	2200      	movs	r2, #0
 800380a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800380e:	9902      	ldr	r1, [sp, #8]
 8003810:	428b      	cmp	r3, r1
 8003812:	da62      	bge.n	80038da <__kernel_rem_pio2+0x33e>
 8003814:	2a00      	cmp	r2, #0
 8003816:	d077      	beq.n	8003908 <__kernel_rem_pio2+0x36c>
 8003818:	f10b 3bff 	add.w	fp, fp, #4294967295
 800381c:	ab0c      	add	r3, sp, #48	@ 0x30
 800381e:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8003822:	f1aa 0a18 	sub.w	sl, sl, #24
 8003826:	2b00      	cmp	r3, #0
 8003828:	d0f6      	beq.n	8003818 <__kernel_rem_pio2+0x27c>
 800382a:	4652      	mov	r2, sl
 800382c:	2000      	movs	r0, #0
 800382e:	491b      	ldr	r1, [pc, #108]	@ (800389c <__kernel_rem_pio2+0x300>)
 8003830:	f000 f9d6 	bl	8003be0 <scalbn>
 8003834:	465d      	mov	r5, fp
 8003836:	4606      	mov	r6, r0
 8003838:	460f      	mov	r7, r1
 800383a:	f04f 0900 	mov.w	r9, #0
 800383e:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003840:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80038a0 <__kernel_rem_pio2+0x304>
 8003844:	ea4f 04cb 	mov.w	r4, fp, lsl #3
 8003848:	eb03 08cb 	add.w	r8, r3, fp, lsl #3
 800384c:	2d00      	cmp	r5, #0
 800384e:	f280 80c1 	bge.w	80039d4 <__kernel_rem_pio2+0x438>
 8003852:	465d      	mov	r5, fp
 8003854:	2d00      	cmp	r5, #0
 8003856:	f2c0 80f1 	blt.w	8003a3c <__kernel_rem_pio2+0x4a0>
 800385a:	4b14      	ldr	r3, [pc, #80]	@ (80038ac <__kernel_rem_pio2+0x310>)
 800385c:	f04f 0900 	mov.w	r9, #0
 8003860:	9306      	str	r3, [sp, #24]
 8003862:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003864:	f04f 0a00 	mov.w	sl, #0
 8003868:	2700      	movs	r7, #0
 800386a:	eb03 08c5 	add.w	r8, r3, r5, lsl #3
 800386e:	ebab 0605 	sub.w	r6, fp, r5
 8003872:	e0d7      	b.n	8003a24 <__kernel_rem_pio2+0x488>
 8003874:	2302      	movs	r3, #2
 8003876:	9300      	str	r3, [sp, #0]
 8003878:	e758      	b.n	800372c <__kernel_rem_pio2+0x190>
 800387a:	f856 3b04 	ldr.w	r3, [r6], #4
 800387e:	b9bc      	cbnz	r4, 80038b0 <__kernel_rem_pio2+0x314>
 8003880:	b123      	cbz	r3, 800388c <__kernel_rem_pio2+0x2f0>
 8003882:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8003886:	f846 3c04 	str.w	r3, [r6, #-4]
 800388a:	2301      	movs	r3, #1
 800388c:	461c      	mov	r4, r3
 800388e:	3201      	adds	r2, #1
 8003890:	e753      	b.n	800373a <__kernel_rem_pio2+0x19e>
 8003892:	bf00      	nop
 8003894:	08003fd0 	.word	0x08003fd0
 8003898:	40200000 	.word	0x40200000
 800389c:	3ff00000 	.word	0x3ff00000
 80038a0:	3e700000 	.word	0x3e700000
 80038a4:	41700000 	.word	0x41700000
 80038a8:	3fe00000 	.word	0x3fe00000
 80038ac:	08003f90 	.word	0x08003f90
 80038b0:	1acb      	subs	r3, r1, r3
 80038b2:	e7e8      	b.n	8003886 <__kernel_rem_pio2+0x2ea>
 80038b4:	f10b 32ff 	add.w	r2, fp, #4294967295
 80038b8:	ab0c      	add	r3, sp, #48	@ 0x30
 80038ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038be:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80038c2:	a90c      	add	r1, sp, #48	@ 0x30
 80038c4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80038c8:	e745      	b.n	8003756 <__kernel_rem_pio2+0x1ba>
 80038ca:	f10b 32ff 	add.w	r2, fp, #4294967295
 80038ce:	ab0c      	add	r3, sp, #48	@ 0x30
 80038d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038d4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80038d8:	e7f3      	b.n	80038c2 <__kernel_rem_pio2+0x326>
 80038da:	a90c      	add	r1, sp, #48	@ 0x30
 80038dc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80038e0:	3b01      	subs	r3, #1
 80038e2:	430a      	orrs	r2, r1
 80038e4:	e793      	b.n	800380e <__kernel_rem_pio2+0x272>
 80038e6:	3401      	adds	r4, #1
 80038e8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80038ec:	2a00      	cmp	r2, #0
 80038ee:	d0fa      	beq.n	80038e6 <__kernel_rem_pio2+0x34a>
 80038f0:	9b08      	ldr	r3, [sp, #32]
 80038f2:	aa20      	add	r2, sp, #128	@ 0x80
 80038f4:	445b      	add	r3, fp
 80038f6:	f10b 0801 	add.w	r8, fp, #1
 80038fa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80038fe:	445c      	add	r4, fp
 8003900:	4544      	cmp	r4, r8
 8003902:	da04      	bge.n	800390e <__kernel_rem_pio2+0x372>
 8003904:	46a3      	mov	fp, r4
 8003906:	e6c0      	b.n	800368a <__kernel_rem_pio2+0xee>
 8003908:	2401      	movs	r4, #1
 800390a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800390c:	e7ec      	b.n	80038e8 <__kernel_rem_pio2+0x34c>
 800390e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003910:	46ab      	mov	fp, r5
 8003912:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8003916:	f7fc fd6d 	bl	80003f4 <__aeabi_i2d>
 800391a:	f04f 0900 	mov.w	r9, #0
 800391e:	2600      	movs	r6, #0
 8003920:	2700      	movs	r7, #0
 8003922:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003924:	e9c5 0100 	strd	r0, r1, [r5]
 8003928:	3b08      	subs	r3, #8
 800392a:	9300      	str	r3, [sp, #0]
 800392c:	9b06      	ldr	r3, [sp, #24]
 800392e:	4599      	cmp	r9, r3
 8003930:	dd07      	ble.n	8003942 <__kernel_rem_pio2+0x3a6>
 8003932:	9b07      	ldr	r3, [sp, #28]
 8003934:	f108 0801 	add.w	r8, r8, #1
 8003938:	e9e3 6702 	strd	r6, r7, [r3, #8]!
 800393c:	3508      	adds	r5, #8
 800393e:	9307      	str	r3, [sp, #28]
 8003940:	e7de      	b.n	8003900 <__kernel_rem_pio2+0x364>
 8003942:	9900      	ldr	r1, [sp, #0]
 8003944:	f109 0901 	add.w	r9, r9, #1
 8003948:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 800394c:	9100      	str	r1, [sp, #0]
 800394e:	e87b 0102 	ldrd	r0, r1, [fp], #-8
 8003952:	f7fc fdb9 	bl	80004c8 <__aeabi_dmul>
 8003956:	4602      	mov	r2, r0
 8003958:	460b      	mov	r3, r1
 800395a:	4630      	mov	r0, r6
 800395c:	4639      	mov	r1, r7
 800395e:	f7fc fbfd 	bl	800015c <__adddf3>
 8003962:	4606      	mov	r6, r0
 8003964:	460f      	mov	r7, r1
 8003966:	e7e1      	b.n	800392c <__kernel_rem_pio2+0x390>
 8003968:	f1ca 0200 	rsb	r2, sl, #0
 800396c:	4640      	mov	r0, r8
 800396e:	4649      	mov	r1, r9
 8003970:	f000 f936 	bl	8003be0 <scalbn>
 8003974:	2200      	movs	r2, #0
 8003976:	4b97      	ldr	r3, [pc, #604]	@ (8003bd4 <__kernel_rem_pio2+0x638>)
 8003978:	4604      	mov	r4, r0
 800397a:	460d      	mov	r5, r1
 800397c:	f7fd f82a 	bl	80009d4 <__aeabi_dcmpge>
 8003980:	b300      	cbz	r0, 80039c4 <__kernel_rem_pio2+0x428>
 8003982:	2200      	movs	r2, #0
 8003984:	4b94      	ldr	r3, [pc, #592]	@ (8003bd8 <__kernel_rem_pio2+0x63c>)
 8003986:	4620      	mov	r0, r4
 8003988:	4629      	mov	r1, r5
 800398a:	f7fc fd9d 	bl	80004c8 <__aeabi_dmul>
 800398e:	f7fd f835 	bl	80009fc <__aeabi_d2iz>
 8003992:	4606      	mov	r6, r0
 8003994:	f7fc fd2e 	bl	80003f4 <__aeabi_i2d>
 8003998:	2200      	movs	r2, #0
 800399a:	4b8e      	ldr	r3, [pc, #568]	@ (8003bd4 <__kernel_rem_pio2+0x638>)
 800399c:	f7fc fd94 	bl	80004c8 <__aeabi_dmul>
 80039a0:	460b      	mov	r3, r1
 80039a2:	4602      	mov	r2, r0
 80039a4:	4629      	mov	r1, r5
 80039a6:	4620      	mov	r0, r4
 80039a8:	f7fc fbd6 	bl	8000158 <__aeabi_dsub>
 80039ac:	f7fd f826 	bl	80009fc <__aeabi_d2iz>
 80039b0:	ab0c      	add	r3, sp, #48	@ 0x30
 80039b2:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 80039b6:	f10b 0b01 	add.w	fp, fp, #1
 80039ba:	f10a 0a18 	add.w	sl, sl, #24
 80039be:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 80039c2:	e732      	b.n	800382a <__kernel_rem_pio2+0x28e>
 80039c4:	4620      	mov	r0, r4
 80039c6:	4629      	mov	r1, r5
 80039c8:	f7fd f818 	bl	80009fc <__aeabi_d2iz>
 80039cc:	ab0c      	add	r3, sp, #48	@ 0x30
 80039ce:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 80039d2:	e72a      	b.n	800382a <__kernel_rem_pio2+0x28e>
 80039d4:	ab0c      	add	r3, sp, #48	@ 0x30
 80039d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80039da:	f7fc fd0b 	bl	80003f4 <__aeabi_i2d>
 80039de:	4632      	mov	r2, r6
 80039e0:	463b      	mov	r3, r7
 80039e2:	f7fc fd71 	bl	80004c8 <__aeabi_dmul>
 80039e6:	464a      	mov	r2, r9
 80039e8:	e868 0102 	strd	r0, r1, [r8], #-8
 80039ec:	4653      	mov	r3, sl
 80039ee:	4630      	mov	r0, r6
 80039f0:	4639      	mov	r1, r7
 80039f2:	f7fc fd69 	bl	80004c8 <__aeabi_dmul>
 80039f6:	3d01      	subs	r5, #1
 80039f8:	4606      	mov	r6, r0
 80039fa:	460f      	mov	r7, r1
 80039fc:	e726      	b.n	800384c <__kernel_rem_pio2+0x2b0>
 80039fe:	f8dd c018 	ldr.w	ip, [sp, #24]
 8003a02:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8003a06:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 8003a0a:	f8cd c018 	str.w	ip, [sp, #24]
 8003a0e:	f7fc fd5b 	bl	80004c8 <__aeabi_dmul>
 8003a12:	4602      	mov	r2, r0
 8003a14:	460b      	mov	r3, r1
 8003a16:	4648      	mov	r0, r9
 8003a18:	4651      	mov	r1, sl
 8003a1a:	f7fc fb9f 	bl	800015c <__adddf3>
 8003a1e:	4681      	mov	r9, r0
 8003a20:	468a      	mov	sl, r1
 8003a22:	3701      	adds	r7, #1
 8003a24:	9b02      	ldr	r3, [sp, #8]
 8003a26:	429f      	cmp	r7, r3
 8003a28:	dc01      	bgt.n	8003a2e <__kernel_rem_pio2+0x492>
 8003a2a:	42b7      	cmp	r7, r6
 8003a2c:	dde7      	ble.n	80039fe <__kernel_rem_pio2+0x462>
 8003a2e:	ab48      	add	r3, sp, #288	@ 0x120
 8003a30:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8003a34:	e9c6 9a00 	strd	r9, sl, [r6]
 8003a38:	3d01      	subs	r5, #1
 8003a3a:	e70b      	b.n	8003854 <__kernel_rem_pio2+0x2b8>
 8003a3c:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	dc09      	bgt.n	8003a56 <__kernel_rem_pio2+0x4ba>
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	dc2c      	bgt.n	8003aa0 <__kernel_rem_pio2+0x504>
 8003a46:	d04e      	beq.n	8003ae6 <__kernel_rem_pio2+0x54a>
 8003a48:	9b05      	ldr	r3, [sp, #20]
 8003a4a:	f003 0007 	and.w	r0, r3, #7
 8003a4e:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8003a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a56:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8003a58:	2b03      	cmp	r3, #3
 8003a5a:	d1f5      	bne.n	8003a48 <__kernel_rem_pio2+0x4ac>
 8003a5c:	ab48      	add	r3, sp, #288	@ 0x120
 8003a5e:	441c      	add	r4, r3
 8003a60:	4625      	mov	r5, r4
 8003a62:	46da      	mov	sl, fp
 8003a64:	f1ba 0f00 	cmp.w	sl, #0
 8003a68:	dc63      	bgt.n	8003b32 <__kernel_rem_pio2+0x596>
 8003a6a:	4625      	mov	r5, r4
 8003a6c:	46da      	mov	sl, fp
 8003a6e:	f1ba 0f01 	cmp.w	sl, #1
 8003a72:	dc7b      	bgt.n	8003b6c <__kernel_rem_pio2+0x5d0>
 8003a74:	2000      	movs	r0, #0
 8003a76:	2100      	movs	r1, #0
 8003a78:	f1bb 0f01 	cmp.w	fp, #1
 8003a7c:	f300 8093 	bgt.w	8003ba6 <__kernel_rem_pio2+0x60a>
 8003a80:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8003a84:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8003a88:	9b00      	ldr	r3, [sp, #0]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	f040 8092 	bne.w	8003bb4 <__kernel_rem_pio2+0x618>
 8003a90:	9b04      	ldr	r3, [sp, #16]
 8003a92:	e9c3 5600 	strd	r5, r6, [r3]
 8003a96:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8003a9a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8003a9e:	e7d3      	b.n	8003a48 <__kernel_rem_pio2+0x4ac>
 8003aa0:	465d      	mov	r5, fp
 8003aa2:	2000      	movs	r0, #0
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	ab48      	add	r3, sp, #288	@ 0x120
 8003aa8:	441c      	add	r4, r3
 8003aaa:	2d00      	cmp	r5, #0
 8003aac:	da32      	bge.n	8003b14 <__kernel_rem_pio2+0x578>
 8003aae:	9b00      	ldr	r3, [sp, #0]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d035      	beq.n	8003b20 <__kernel_rem_pio2+0x584>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003aba:	9c04      	ldr	r4, [sp, #16]
 8003abc:	2501      	movs	r5, #1
 8003abe:	e9c4 2300 	strd	r2, r3, [r4]
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	460b      	mov	r3, r1
 8003ac6:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8003aca:	f7fc fb45 	bl	8000158 <__aeabi_dsub>
 8003ace:	ac48      	add	r4, sp, #288	@ 0x120
 8003ad0:	45ab      	cmp	fp, r5
 8003ad2:	da28      	bge.n	8003b26 <__kernel_rem_pio2+0x58a>
 8003ad4:	9b00      	ldr	r3, [sp, #0]
 8003ad6:	b113      	cbz	r3, 8003ade <__kernel_rem_pio2+0x542>
 8003ad8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003adc:	4619      	mov	r1, r3
 8003ade:	9b04      	ldr	r3, [sp, #16]
 8003ae0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8003ae4:	e7b0      	b.n	8003a48 <__kernel_rem_pio2+0x4ac>
 8003ae6:	2000      	movs	r0, #0
 8003ae8:	2100      	movs	r1, #0
 8003aea:	ab48      	add	r3, sp, #288	@ 0x120
 8003aec:	441c      	add	r4, r3
 8003aee:	f1bb 0f00 	cmp.w	fp, #0
 8003af2:	da08      	bge.n	8003b06 <__kernel_rem_pio2+0x56a>
 8003af4:	9b00      	ldr	r3, [sp, #0]
 8003af6:	b113      	cbz	r3, 8003afe <__kernel_rem_pio2+0x562>
 8003af8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003afc:	4619      	mov	r1, r3
 8003afe:	9b04      	ldr	r3, [sp, #16]
 8003b00:	e9c3 0100 	strd	r0, r1, [r3]
 8003b04:	e7a0      	b.n	8003a48 <__kernel_rem_pio2+0x4ac>
 8003b06:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8003b0a:	f7fc fb27 	bl	800015c <__adddf3>
 8003b0e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003b12:	e7ec      	b.n	8003aee <__kernel_rem_pio2+0x552>
 8003b14:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8003b18:	f7fc fb20 	bl	800015c <__adddf3>
 8003b1c:	3d01      	subs	r5, #1
 8003b1e:	e7c4      	b.n	8003aaa <__kernel_rem_pio2+0x50e>
 8003b20:	4602      	mov	r2, r0
 8003b22:	460b      	mov	r3, r1
 8003b24:	e7c9      	b.n	8003aba <__kernel_rem_pio2+0x51e>
 8003b26:	e9f4 2302 	ldrd	r2, r3, [r4, #8]!
 8003b2a:	f7fc fb17 	bl	800015c <__adddf3>
 8003b2e:	3501      	adds	r5, #1
 8003b30:	e7ce      	b.n	8003ad0 <__kernel_rem_pio2+0x534>
 8003b32:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003b36:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 8003b3a:	4640      	mov	r0, r8
 8003b3c:	4649      	mov	r1, r9
 8003b3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003b42:	f7fc fb0b 	bl	800015c <__adddf3>
 8003b46:	4602      	mov	r2, r0
 8003b48:	460b      	mov	r3, r1
 8003b4a:	4606      	mov	r6, r0
 8003b4c:	460f      	mov	r7, r1
 8003b4e:	4640      	mov	r0, r8
 8003b50:	4649      	mov	r1, r9
 8003b52:	f7fc fb01 	bl	8000158 <__aeabi_dsub>
 8003b56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003b5a:	f7fc faff 	bl	800015c <__adddf3>
 8003b5e:	e865 0102 	strd	r0, r1, [r5], #-8
 8003b62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003b66:	e9c5 6700 	strd	r6, r7, [r5]
 8003b6a:	e77b      	b.n	8003a64 <__kernel_rem_pio2+0x4c8>
 8003b6c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003b70:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 8003b74:	4640      	mov	r0, r8
 8003b76:	4649      	mov	r1, r9
 8003b78:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003b7c:	f7fc faee 	bl	800015c <__adddf3>
 8003b80:	4602      	mov	r2, r0
 8003b82:	460b      	mov	r3, r1
 8003b84:	4606      	mov	r6, r0
 8003b86:	460f      	mov	r7, r1
 8003b88:	4640      	mov	r0, r8
 8003b8a:	4649      	mov	r1, r9
 8003b8c:	f7fc fae4 	bl	8000158 <__aeabi_dsub>
 8003b90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003b94:	f7fc fae2 	bl	800015c <__adddf3>
 8003b98:	e865 0102 	strd	r0, r1, [r5], #-8
 8003b9c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003ba0:	e9c5 6700 	strd	r6, r7, [r5]
 8003ba4:	e763      	b.n	8003a6e <__kernel_rem_pio2+0x4d2>
 8003ba6:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8003baa:	f7fc fad7 	bl	800015c <__adddf3>
 8003bae:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003bb2:	e761      	b.n	8003a78 <__kernel_rem_pio2+0x4dc>
 8003bb4:	9b04      	ldr	r3, [sp, #16]
 8003bb6:	9a04      	ldr	r2, [sp, #16]
 8003bb8:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8003bbc:	601d      	str	r5, [r3, #0]
 8003bbe:	605c      	str	r4, [r3, #4]
 8003bc0:	609f      	str	r7, [r3, #8]
 8003bc2:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8003bc6:	60d3      	str	r3, [r2, #12]
 8003bc8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003bcc:	6110      	str	r0, [r2, #16]
 8003bce:	6153      	str	r3, [r2, #20]
 8003bd0:	e73a      	b.n	8003a48 <__kernel_rem_pio2+0x4ac>
 8003bd2:	bf00      	nop
 8003bd4:	41700000 	.word	0x41700000
 8003bd8:	3e700000 	.word	0x3e700000
 8003bdc:	00000000 	.word	0x00000000

08003be0 <scalbn>:
 8003be0:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8003be4:	4616      	mov	r6, r2
 8003be6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003bea:	4683      	mov	fp, r0
 8003bec:	468c      	mov	ip, r1
 8003bee:	460b      	mov	r3, r1
 8003bf0:	b982      	cbnz	r2, 8003c14 <scalbn+0x34>
 8003bf2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003bf6:	4303      	orrs	r3, r0
 8003bf8:	d035      	beq.n	8003c66 <scalbn+0x86>
 8003bfa:	4b2d      	ldr	r3, [pc, #180]	@ (8003cb0 <scalbn+0xd0>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f7fc fc63 	bl	80004c8 <__aeabi_dmul>
 8003c02:	4b2c      	ldr	r3, [pc, #176]	@ (8003cb4 <scalbn+0xd4>)
 8003c04:	4683      	mov	fp, r0
 8003c06:	429e      	cmp	r6, r3
 8003c08:	468c      	mov	ip, r1
 8003c0a:	da0d      	bge.n	8003c28 <scalbn+0x48>
 8003c0c:	a324      	add	r3, pc, #144	@ (adr r3, 8003ca0 <scalbn+0xc0>)
 8003c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c12:	e019      	b.n	8003c48 <scalbn+0x68>
 8003c14:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8003c18:	42ba      	cmp	r2, r7
 8003c1a:	d109      	bne.n	8003c30 <scalbn+0x50>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	f7fc fa9d 	bl	800015c <__adddf3>
 8003c22:	4683      	mov	fp, r0
 8003c24:	468c      	mov	ip, r1
 8003c26:	e01e      	b.n	8003c66 <scalbn+0x86>
 8003c28:	460b      	mov	r3, r1
 8003c2a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003c2e:	3a36      	subs	r2, #54	@ 0x36
 8003c30:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8003c34:	428e      	cmp	r6, r1
 8003c36:	dd0a      	ble.n	8003c4e <scalbn+0x6e>
 8003c38:	a31b      	add	r3, pc, #108	@ (adr r3, 8003ca8 <scalbn+0xc8>)
 8003c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c3e:	4665      	mov	r5, ip
 8003c40:	f363 051e 	bfi	r5, r3, #0, #31
 8003c44:	4629      	mov	r1, r5
 8003c46:	481c      	ldr	r0, [pc, #112]	@ (8003cb8 <scalbn+0xd8>)
 8003c48:	f7fc fc3e 	bl	80004c8 <__aeabi_dmul>
 8003c4c:	e7e9      	b.n	8003c22 <scalbn+0x42>
 8003c4e:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8003c52:	4432      	add	r2, r6
 8003c54:	428a      	cmp	r2, r1
 8003c56:	dcef      	bgt.n	8003c38 <scalbn+0x58>
 8003c58:	2a00      	cmp	r2, #0
 8003c5a:	dd08      	ble.n	8003c6e <scalbn+0x8e>
 8003c5c:	f36f 531e 	bfc	r3, #20, #11
 8003c60:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003c64:	46ac      	mov	ip, r5
 8003c66:	4658      	mov	r0, fp
 8003c68:	4661      	mov	r1, ip
 8003c6a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8003c6e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8003c72:	da09      	bge.n	8003c88 <scalbn+0xa8>
 8003c74:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8003c78:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 8003c7c:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8003c80:	480e      	ldr	r0, [pc, #56]	@ (8003cbc <scalbn+0xdc>)
 8003c82:	f041 011f 	orr.w	r1, r1, #31
 8003c86:	e7c1      	b.n	8003c0c <scalbn+0x2c>
 8003c88:	3236      	adds	r2, #54	@ 0x36
 8003c8a:	f36f 531e 	bfc	r3, #20, #11
 8003c8e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003c92:	4658      	mov	r0, fp
 8003c94:	4629      	mov	r1, r5
 8003c96:	2200      	movs	r2, #0
 8003c98:	4b09      	ldr	r3, [pc, #36]	@ (8003cc0 <scalbn+0xe0>)
 8003c9a:	e7d5      	b.n	8003c48 <scalbn+0x68>
 8003c9c:	f3af 8000 	nop.w
 8003ca0:	c2f8f359 	.word	0xc2f8f359
 8003ca4:	01a56e1f 	.word	0x01a56e1f
 8003ca8:	8800759c 	.word	0x8800759c
 8003cac:	7e37e43c 	.word	0x7e37e43c
 8003cb0:	43500000 	.word	0x43500000
 8003cb4:	ffff3cb0 	.word	0xffff3cb0
 8003cb8:	8800759c 	.word	0x8800759c
 8003cbc:	c2f8f359 	.word	0xc2f8f359
 8003cc0:	3c900000 	.word	0x3c900000
 8003cc4:	00000000 	.word	0x00000000

08003cc8 <floor>:
 8003cc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ccc:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8003cd0:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 8003cd4:	2e13      	cmp	r6, #19
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	460b      	mov	r3, r1
 8003cda:	460c      	mov	r4, r1
 8003cdc:	4605      	mov	r5, r0
 8003cde:	4680      	mov	r8, r0
 8003ce0:	dc35      	bgt.n	8003d4e <floor+0x86>
 8003ce2:	2e00      	cmp	r6, #0
 8003ce4:	da17      	bge.n	8003d16 <floor+0x4e>
 8003ce6:	a334      	add	r3, pc, #208	@ (adr r3, 8003db8 <floor+0xf0>)
 8003ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cec:	f7fc fa36 	bl	800015c <__adddf3>
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	f7fc fe78 	bl	80009e8 <__aeabi_dcmpgt>
 8003cf8:	b150      	cbz	r0, 8003d10 <floor+0x48>
 8003cfa:	2c00      	cmp	r4, #0
 8003cfc:	da57      	bge.n	8003dae <floor+0xe6>
 8003cfe:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8003d02:	432c      	orrs	r4, r5
 8003d04:	2500      	movs	r5, #0
 8003d06:	42ac      	cmp	r4, r5
 8003d08:	4c2d      	ldr	r4, [pc, #180]	@ (8003dc0 <floor+0xf8>)
 8003d0a:	bf08      	it	eq
 8003d0c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8003d10:	4623      	mov	r3, r4
 8003d12:	462a      	mov	r2, r5
 8003d14:	e024      	b.n	8003d60 <floor+0x98>
 8003d16:	4f2b      	ldr	r7, [pc, #172]	@ (8003dc4 <floor+0xfc>)
 8003d18:	4137      	asrs	r7, r6
 8003d1a:	ea01 0c07 	and.w	ip, r1, r7
 8003d1e:	ea5c 0c00 	orrs.w	ip, ip, r0
 8003d22:	d01d      	beq.n	8003d60 <floor+0x98>
 8003d24:	a324      	add	r3, pc, #144	@ (adr r3, 8003db8 <floor+0xf0>)
 8003d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2a:	f7fc fa17 	bl	800015c <__adddf3>
 8003d2e:	2200      	movs	r2, #0
 8003d30:	2300      	movs	r3, #0
 8003d32:	f7fc fe59 	bl	80009e8 <__aeabi_dcmpgt>
 8003d36:	2800      	cmp	r0, #0
 8003d38:	d0ea      	beq.n	8003d10 <floor+0x48>
 8003d3a:	2c00      	cmp	r4, #0
 8003d3c:	bfbe      	ittt	lt
 8003d3e:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8003d42:	4133      	asrlt	r3, r6
 8003d44:	18e4      	addlt	r4, r4, r3
 8003d46:	2500      	movs	r5, #0
 8003d48:	ea24 0407 	bic.w	r4, r4, r7
 8003d4c:	e7e0      	b.n	8003d10 <floor+0x48>
 8003d4e:	2e33      	cmp	r6, #51	@ 0x33
 8003d50:	dd0a      	ble.n	8003d68 <floor+0xa0>
 8003d52:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8003d56:	d103      	bne.n	8003d60 <floor+0x98>
 8003d58:	f7fc fa00 	bl	800015c <__adddf3>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	4610      	mov	r0, r2
 8003d62:	4619      	mov	r1, r3
 8003d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d68:	f04f 3cff 	mov.w	ip, #4294967295
 8003d6c:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8003d70:	fa2c f707 	lsr.w	r7, ip, r7
 8003d74:	4207      	tst	r7, r0
 8003d76:	d0f3      	beq.n	8003d60 <floor+0x98>
 8003d78:	a30f      	add	r3, pc, #60	@ (adr r3, 8003db8 <floor+0xf0>)
 8003d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d7e:	f7fc f9ed 	bl	800015c <__adddf3>
 8003d82:	2200      	movs	r2, #0
 8003d84:	2300      	movs	r3, #0
 8003d86:	f7fc fe2f 	bl	80009e8 <__aeabi_dcmpgt>
 8003d8a:	2800      	cmp	r0, #0
 8003d8c:	d0c0      	beq.n	8003d10 <floor+0x48>
 8003d8e:	2c00      	cmp	r4, #0
 8003d90:	da0a      	bge.n	8003da8 <floor+0xe0>
 8003d92:	2e14      	cmp	r6, #20
 8003d94:	d101      	bne.n	8003d9a <floor+0xd2>
 8003d96:	3401      	adds	r4, #1
 8003d98:	e006      	b.n	8003da8 <floor+0xe0>
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8003da0:	40b3      	lsls	r3, r6
 8003da2:	441d      	add	r5, r3
 8003da4:	4545      	cmp	r5, r8
 8003da6:	d3f6      	bcc.n	8003d96 <floor+0xce>
 8003da8:	ea25 0507 	bic.w	r5, r5, r7
 8003dac:	e7b0      	b.n	8003d10 <floor+0x48>
 8003dae:	2500      	movs	r5, #0
 8003db0:	462c      	mov	r4, r5
 8003db2:	e7ad      	b.n	8003d10 <floor+0x48>
 8003db4:	f3af 8000 	nop.w
 8003db8:	8800759c 	.word	0x8800759c
 8003dbc:	7e37e43c 	.word	0x7e37e43c
 8003dc0:	bff00000 	.word	0xbff00000
 8003dc4:	000fffff 	.word	0x000fffff

08003dc8 <_init>:
 8003dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dca:	bf00      	nop
 8003dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dce:	bc08      	pop	{r3}
 8003dd0:	469e      	mov	lr, r3
 8003dd2:	4770      	bx	lr

08003dd4 <_fini>:
 8003dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dd6:	bf00      	nop
 8003dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dda:	bc08      	pop	{r3}
 8003ddc:	469e      	mov	lr, r3
 8003dde:	4770      	bx	lr
