<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4580" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4580{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4580{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4580{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4580{left:189px;bottom:998px;}
#t5_4580{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t6_4580{left:424px;bottom:976px;letter-spacing:-0.11px;}
#t7_4580{left:424px;bottom:959px;letter-spacing:-0.11px;}
#t8_4580{left:424px;bottom:943px;letter-spacing:-0.12px;}
#t9_4580{left:424px;bottom:926px;letter-spacing:-0.11px;}
#ta_4580{left:424px;bottom:909px;letter-spacing:-0.11px;word-spacing:-0.63px;}
#tb_4580{left:424px;bottom:892px;letter-spacing:-0.12px;}
#tc_4580{left:424px;bottom:875px;letter-spacing:-0.11px;}
#td_4580{left:424px;bottom:859px;letter-spacing:-0.11px;}
#te_4580{left:424px;bottom:842px;letter-spacing:-0.1px;word-spacing:-0.69px;}
#tf_4580{left:424px;bottom:825px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#tg_4580{left:424px;bottom:808px;letter-spacing:-0.11px;}
#th_4580{left:424px;bottom:791px;letter-spacing:-0.11px;}
#ti_4580{left:424px;bottom:774px;letter-spacing:-0.14px;}
#tj_4580{left:424px;bottom:758px;letter-spacing:-0.11px;}
#tk_4580{left:424px;bottom:741px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tl_4580{left:424px;bottom:724px;letter-spacing:-0.11px;}
#tm_4580{left:424px;bottom:707px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#tn_4580{left:689px;bottom:998px;letter-spacing:-0.11px;}
#to_4580{left:689px;bottom:981px;letter-spacing:-0.12px;word-spacing:-0.91px;}
#tp_4580{left:689px;bottom:964px;letter-spacing:-0.12px;}
#tq_4580{left:189px;bottom:683px;}
#tr_4580{left:424px;bottom:683px;letter-spacing:-0.13px;}
#ts_4580{left:189px;bottom:658px;}
#tt_4580{left:424px;bottom:658px;letter-spacing:-0.12px;}
#tu_4580{left:424px;bottom:637px;letter-spacing:-0.1px;word-spacing:-0.65px;}
#tv_4580{left:424px;bottom:620px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#tw_4580{left:424px;bottom:603px;letter-spacing:-0.11px;}
#tx_4580{left:424px;bottom:587px;letter-spacing:-0.1px;}
#ty_4580{left:689px;bottom:658px;letter-spacing:-0.11px;}
#tz_4580{left:689px;bottom:642px;letter-spacing:-0.12px;word-spacing:-0.91px;}
#t10_4580{left:689px;bottom:625px;letter-spacing:-0.12px;}
#t11_4580{left:189px;bottom:562px;}
#t12_4580{left:424px;bottom:562px;letter-spacing:-0.13px;}
#t13_4580{left:424px;bottom:541px;letter-spacing:-0.1px;word-spacing:-1px;}
#t14_4580{left:424px;bottom:524px;letter-spacing:-0.12px;}
#t15_4580{left:424px;bottom:507px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t16_4580{left:424px;bottom:490px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t17_4580{left:424px;bottom:474px;letter-spacing:-0.12px;}
#t18_4580{left:424px;bottom:457px;letter-spacing:-0.11px;}
#t19_4580{left:689px;bottom:562px;letter-spacing:-0.11px;}
#t1a_4580{left:689px;bottom:545px;letter-spacing:-0.12px;word-spacing:-0.91px;}
#t1b_4580{left:689px;bottom:529px;letter-spacing:-0.12px;}
#t1c_4580{left:189px;bottom:432px;letter-spacing:-0.11px;}
#t1d_4580{left:424px;bottom:432px;letter-spacing:-0.12px;}
#t1e_4580{left:79px;bottom:408px;letter-spacing:-0.16px;}
#t1f_4580{left:136px;bottom:408px;letter-spacing:-0.16px;}
#t1g_4580{left:189px;bottom:408px;letter-spacing:-0.14px;}
#t1h_4580{left:424px;bottom:408px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_4580{left:689px;bottom:408px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_4580{left:189px;bottom:383px;}
#t1k_4580{left:424px;bottom:383px;letter-spacing:-0.12px;}
#t1l_4580{left:424px;bottom:362px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t1m_4580{left:424px;bottom:345px;letter-spacing:-0.1px;}
#t1n_4580{left:689px;bottom:383px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_4580{left:189px;bottom:321px;letter-spacing:-0.11px;}
#t1p_4580{left:424px;bottom:321px;letter-spacing:-0.12px;}
#t1q_4580{left:189px;bottom:296px;letter-spacing:-0.14px;}
#t1r_4580{left:424px;bottom:296px;letter-spacing:-0.1px;word-spacing:-0.49px;}
#t1s_4580{left:424px;bottom:279px;letter-spacing:-0.11px;word-spacing:-0.66px;}
#t1t_4580{left:424px;bottom:263px;letter-spacing:-0.1px;word-spacing:-0.16px;}
#t1u_4580{left:424px;bottom:246px;letter-spacing:-0.1px;}
#t1v_4580{left:689px;bottom:296px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_4580{left:189px;bottom:221px;letter-spacing:-0.13px;}
#t1x_4580{left:424px;bottom:221px;letter-spacing:-0.1px;word-spacing:-0.81px;}
#t1y_4580{left:424px;bottom:205px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1z_4580{left:424px;bottom:188px;letter-spacing:-0.1px;}
#t20_4580{left:689px;bottom:221px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_4580{left:189px;bottom:163px;letter-spacing:-0.14px;}
#t22_4580{left:424px;bottom:163px;letter-spacing:-0.12px;}
#t23_4580{left:79px;bottom:139px;letter-spacing:-0.16px;}
#t24_4580{left:136px;bottom:139px;letter-spacing:-0.16px;}
#t25_4580{left:189px;bottom:139px;letter-spacing:-0.14px;}
#t26_4580{left:424px;bottom:139px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_4580{left:689px;bottom:139px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t28_4580{left:689px;bottom:122px;letter-spacing:-0.12px;}
#t29_4580{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2a_4580{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2b_4580{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2c_4580{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2d_4580{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2e_4580{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2f_4580{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2g_4580{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2h_4580{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2i_4580{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4580{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4580{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4580{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4580{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4580{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4580" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4580Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4580" style="-webkit-user-select: none;"><object width="935" height="1210" data="4580/4580.svg" type="image/svg+xml" id="pdf4580" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4580" class="t s1_4580">2-58 </span><span id="t2_4580" class="t s1_4580">Vol. 4 </span>
<span id="t3_4580" class="t s2_4580">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4580" class="t s3_4580">0 </span><span id="t5_4580" class="t s3_4580">Backup/Restore Valid </span>
<span id="t6_4580" class="t s3_4580">Cleared when a write to IWKeyBackup is </span>
<span id="t7_4580" class="t s3_4580">initiated, and then set when the latest </span>
<span id="t8_4580" class="t s3_4580">write of IWKeyBackup has been written to </span>
<span id="t9_4580" class="t s3_4580">storage that persists across S3/S4 sleep </span>
<span id="ta_4580" class="t s3_4580">state. If S3/S4 is entered between when an </span>
<span id="tb_4580" class="t s3_4580">IWKeyBackup write occurs and when this </span>
<span id="tc_4580" class="t s3_4580">bit is set, then IWKeyBackup may not be </span>
<span id="td_4580" class="t s3_4580">recovered after S3/S4 exit. During S3/S4 </span>
<span id="te_4580" class="t s3_4580">sleep state exit (system wake up), this bit is </span>
<span id="tf_4580" class="t s3_4580">cleared. It is set again when IWKeyBackup is </span>
<span id="tg_4580" class="t s3_4580">restored from persistent storage and thus </span>
<span id="th_4580" class="t s3_4580">available to be copied to IWKey using </span>
<span id="ti_4580" class="t s3_4580">IA32_COPY_PLATFORM_TO_LOCAL MSR. </span>
<span id="tj_4580" class="t s3_4580">Another write to IWKeyBackup (via </span>
<span id="tk_4580" class="t s3_4580">IA32_COPY_LOCAL_TO_PLATFORM MSR) </span>
<span id="tl_4580" class="t s3_4580">may fail if a previous write has not yet set </span>
<span id="tm_4580" class="t s3_4580">this bit. </span>
<span id="tn_4580" class="t s3_4580">IF ((CPUID.19H:EBX[4] = 1) </span>
<span id="to_4580" class="t s3_4580">&amp;&amp; (CPUID.(07H,0).ECX[23] </span>
<span id="tp_4580" class="t s3_4580">=1)) </span>
<span id="tq_4580" class="t s3_4580">1 </span><span id="tr_4580" class="t s3_4580">Reserved </span>
<span id="ts_4580" class="t s3_4580">2 </span><span id="tt_4580" class="t s3_4580">Backup Key Storage Read/Write Error </span>
<span id="tu_4580" class="t s3_4580">Updated prior to backup/restore valid being </span>
<span id="tv_4580" class="t s3_4580">set. Set when an error is encountered while </span>
<span id="tw_4580" class="t s3_4580">backing up or restoring a key to persistent </span>
<span id="tx_4580" class="t s3_4580">storage. </span>
<span id="ty_4580" class="t s3_4580">IF ((CPUID.19H:EBX[4] = 1) </span>
<span id="tz_4580" class="t s3_4580">&amp;&amp; (CPUID.(07H,0).ECX[23] </span>
<span id="t10_4580" class="t s3_4580">=1)) </span>
<span id="t11_4580" class="t s3_4580">3 </span><span id="t12_4580" class="t s3_4580">IWKeyBackup Consumed </span>
<span id="t13_4580" class="t s3_4580">Set after the previous backup operation has </span>
<span id="t14_4580" class="t s3_4580">been consumed by the platform. This does </span>
<span id="t15_4580" class="t s3_4580">not indicate that the system is ready for a </span>
<span id="t16_4580" class="t s3_4580">second IWKeyBackup write as the previous </span>
<span id="t17_4580" class="t s3_4580">IWKeyBackup write may still need to set </span>
<span id="t18_4580" class="t s3_4580">Backup/restore valid. </span>
<span id="t19_4580" class="t s3_4580">IF ((CPUID.19H:EBX[4] = 1) </span>
<span id="t1a_4580" class="t s3_4580">&amp;&amp; (CPUID.(07H,0).ECX[23] </span>
<span id="t1b_4580" class="t s3_4580">=1)) </span>
<span id="t1c_4580" class="t s3_4580">63:4 </span><span id="t1d_4580" class="t s3_4580">Reserved </span>
<span id="t1e_4580" class="t s3_4580">C80H </span><span id="t1f_4580" class="t s3_4580">3200 </span><span id="t1g_4580" class="t s3_4580">IA32_DEBUG_INTERFACE </span><span id="t1h_4580" class="t s3_4580">Silicon Debug Feature Control (R/W) </span><span id="t1i_4580" class="t s3_4580">If CPUID.01H:ECX.[11] = 1 </span>
<span id="t1j_4580" class="t s3_4580">0 </span><span id="t1k_4580" class="t s3_4580">Enable (R/W) </span>
<span id="t1l_4580" class="t s3_4580">BIOS set 1 to enable Silicon debug features. </span>
<span id="t1m_4580" class="t s3_4580">Default is 0. </span>
<span id="t1n_4580" class="t s3_4580">If CPUID.01H:ECX.[11] = 1 </span>
<span id="t1o_4580" class="t s3_4580">29:1 </span><span id="t1p_4580" class="t s3_4580">Reserved </span>
<span id="t1q_4580" class="t s3_4580">30 </span><span id="t1r_4580" class="t s3_4580">Lock (R/W): If 1, locks any further change to </span>
<span id="t1s_4580" class="t s3_4580">the MSR. The lock bit is set automatically on </span>
<span id="t1t_4580" class="t s3_4580">the first SMI assertion even if not explicitly </span>
<span id="t1u_4580" class="t s3_4580">set by BIOS. Default is 0. </span>
<span id="t1v_4580" class="t s3_4580">If CPUID.01H:ECX.[11] = 1 </span>
<span id="t1w_4580" class="t s3_4580">31 </span><span id="t1x_4580" class="t s3_4580">Debug Occurred (R/O): This “sticky bit” is set </span>
<span id="t1y_4580" class="t s3_4580">by hardware to indicate the status of bit 0. </span>
<span id="t1z_4580" class="t s3_4580">Default is 0. </span>
<span id="t20_4580" class="t s3_4580">If CPUID.01H:ECX.[11] = 1 </span>
<span id="t21_4580" class="t s3_4580">63:32 </span><span id="t22_4580" class="t s3_4580">Reserved </span>
<span id="t23_4580" class="t s3_4580">C81H </span><span id="t24_4580" class="t s3_4580">3201 </span><span id="t25_4580" class="t s3_4580">IA32_L3_QOS_CFG </span><span id="t26_4580" class="t s3_4580">L3 QOS Configuration (R/W) </span><span id="t27_4580" class="t s3_4580">If ( CPUID.(EAX=10H, </span>
<span id="t28_4580" class="t s3_4580">ECX=1):ECX.[2] = 1 ) </span>
<span id="t29_4580" class="t s4_4580">Table 2-2. </span><span id="t2a_4580" class="t s4_4580">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2b_4580" class="t s5_4580">Register </span>
<span id="t2c_4580" class="t s5_4580">Address </span>
<span id="t2d_4580" class="t s5_4580">Architectural MSR Name / Bit Fields </span>
<span id="t2e_4580" class="t s5_4580">(Former MSR Name) </span><span id="t2f_4580" class="t s5_4580">MSR/Bit Description </span><span id="t2g_4580" class="t s5_4580">Comment </span>
<span id="t2h_4580" class="t s5_4580">Hex </span><span id="t2i_4580" class="t s5_4580">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
