# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Parkeringshuset_Simen_Fuglestad_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Dev/ele111/Parkeringshuset_Simen_Fuglestad/antiprell.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:21 on Oct 21,2019
# vcom -reportprogress 300 -93 -work work C:/Dev/ele111/Parkeringshuset_Simen_Fuglestad/antiprell.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity antiprell
# -- Compiling architecture RTL of antiprell
# End time: 09:20:21 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Dev/ele111/Parkeringshuset_Simen_Fuglestad/simulation/modelsim/antiprell.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:52 on Oct 21,2019
# vcom -reportprogress 300 -work work C:/Dev/ele111/Parkeringshuset_Simen_Fuglestad/simulation/modelsim/antiprell.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity antiprell_vhd_tst
# -- Compiling architecture antiprell_arch of antiprell_vhd_tst
# End time: 09:20:52 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.antiprell_vhd_tst
# vsim -gui -l msim_transcript work.antiprell_vhd_tst 
# Start time: 09:20:59 on Oct 21,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.antiprell_vhd_tst(antiprell_arch)
# Loading ieee.numeric_std(body)
# Loading work.antiprell(rtl)
add wave -position insertpoint  \
sim:/antiprell_vhd_tst/i1/clk \
sim:/antiprell_vhd_tst/i1/input \
sim:/antiprell_vhd_tst/i1/passering \
sim:/antiprell_vhd_tst/i1/tilstand \
sim:/antiprell_vhd_tst/i1/teller
run 1500 us
vcom -reportprogress 300 -work work C:/Dev/ele111/Parkeringshuset_Simen_Fuglestad/simulation/modelsim/antiprell.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:22:33 on Oct 21,2019
# vcom -reportprogress 300 -work work C:/Dev/ele111/Parkeringshuset_Simen_Fuglestad/simulation/modelsim/antiprell.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity antiprell_vhd_tst
# -- Compiling architecture antiprell_arch of antiprell_vhd_tst
# End time: 09:22:34 on Oct 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.antiprell_vhd_tst(antiprell_arch)
run 11110
restart -f
run 11110 us
vcom -reportprogress 300 -work work C:/Dev/ele111/Parkeringshuset_Simen_Fuglestad/simulation/modelsim/antiprell.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:23:43 on Oct 21,2019
# vcom -reportprogress 300 -work work C:/Dev/ele111/Parkeringshuset_Simen_Fuglestad/simulation/modelsim/antiprell.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity antiprell_vhd_tst
# -- Compiling architecture antiprell_arch of antiprell_vhd_tst
# End time: 09:23:43 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.antiprell_vhd_tst(antiprell_arch)
run 1200 us
vcom -reportprogress 300 -work work C:/Dev/ele111/Parkeringshuset_Simen_Fuglestad/simulation/modelsim/antiprell.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:36 on Oct 21,2019
# vcom -reportprogress 300 -work work C:/Dev/ele111/Parkeringshuset_Simen_Fuglestad/simulation/modelsim/antiprell.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity antiprell_vhd_tst
# -- Compiling architecture antiprell_arch of antiprell_vhd_tst
# End time: 09:24:36 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.antiprell_vhd_tst(antiprell_arch)
run 11000 us
# End time: 09:34:00 on Oct 21,2019, Elapsed time: 0:13:01
# Errors: 0, Warnings: 0
