Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.1.0.43.3

Wed Nov 13 16:43:03 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab7_impl_1.twr lab7_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 20.8333 [get_pins {osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 95.8159%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
ram/read_value_c_1_I_0/PADDO            |          No required time
ram/read_value_c_1_I_28/PADDO           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 4 End Points          |           Type           
-------------------------------------------------------------------
read_write_c_I_0/D                      |           No arrival time
ram/mem0/WDATA11                        |           No arrival time
ram/mem0/WDATA3                         |           No arrival time
ram/mem0/WE                             |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         4
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 5 Start or End Points      |           Type           
-------------------------------------------------------------------
read_write                              |                     input
write_value[1]                          |                     input
write_value[0]                          |                     input
read_value[1]                           |                    output
read_value[0]                           |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         5
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 20.8333 [get_pins {osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
osc/CLKHF (MPW)                         |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
ram/mem0/RADDR4                          |    1.208 ns 
ram/mem0/RADDR5                          |    1.526 ns 
ram/mem0/RADDR1                          |    1.656 ns 
ram/mem0/RADDR2                          |    1.762 ns 
ram/mem0/RADDR3                          |    1.816 ns 
ram/mem0/RADDR0                          |    3.043 ns 
sample_counter_5__I_0_2/D                |    3.852 ns 
sample_counter_5__I_3/D                  |    4.088 ns 
sample_counter_5__I_1/D                  |    4.129 ns 
sample_counter_5__I_2/D                  |    4.142 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : fc/intermediate_counter_22__I_11/Q  (SLICE_R8C9A)
Path End         : ram/mem0/RADDR4  (EBR_EBR_R7C12)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 10
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.208 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  24      
fc/clk                                                       NET DELAY               5.499                  5.499  24      
{fc/intermediate_counter_22__I_12/CK   fc/intermediate_counter_22__I_11/CK}
                                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
fc/intermediate_counter_22__I_11/CK->fc/intermediate_counter_22__I_11/Q
                                          SLICE_R8C9A        CLK_TO_Q1_DELAY         1.388                  6.887  2       
fc/intermediate_counter[16]                                  NET DELAY               2.075                  8.962  2       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R8C10A       B0_TO_F0_DELAY          0.449                  9.411  1       
n28                                                          NET DELAY               2.168                 11.579  1       
i19_4_lut/C->i19_4_lut/Z                  SLICE_R8C10C       D1_TO_F1_DELAY          0.449                 12.028  1       
n42                                                          NET DELAY               2.168                 14.196  1       
i276_4_lut/D->i276_4_lut/Z                SLICE_R8C11B       D0_TO_F0_DELAY          0.449                 14.645  1       
n325                                                         NET DELAY               2.432                 17.077  1       
add_5_add_5_1/C1->add_5_add_5_1/CO1       SLICE_R8C12A       C1_TO_COUT1_DELAY       0.343                 17.420  2       
n198                                                         NET DELAY               0.000                 17.420  2       
add_5_add_5_3/CI0->add_5_add_5_3/CO0      SLICE_R8C12B       CIN0_TO_COUT0_DELAY     0.277                 17.697  2       
n658                                                         NET DELAY               0.000                 17.697  2       
add_5_add_5_3/CI1->add_5_add_5_3/CO1      SLICE_R8C12B       CIN1_TO_COUT1_DELAY     0.277                 17.974  2       
n200                                                         NET DELAY               0.000                 17.974  2       
add_5_add_5_5/CI0->add_5_add_5_5/CO0      SLICE_R8C12C       CIN0_TO_COUT0_DELAY     0.277                 18.251  2       
n661                                                         NET DELAY               0.661                 18.912  2       
add_5_add_5_5/D1->add_5_add_5_5/S1        SLICE_R8C12C       D1_TO_F1_DELAY          0.449                 19.361  2       
n32                                                          NET DELAY               2.168                 21.529  2       
mux_16_i5_4_lut/A->mux_16_i5_4_lut/Z      SLICE_R8C13B       D0_TO_F0_DELAY          0.449                 21.978  1       
ram/sample_counter_5__N_1[4]                                 NET DELAY               2.763                 24.741  1       
ram/mem0/RADDR4                                                                      0.000                 24.741  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  24      
fc/clk                                                       NET DELAY               5.499                 26.332  24      
ram/mem0/RCLK                                                                        0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.383)                 25.949  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              25.949  
Arrival Time                                                                                            -(24.740)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        1.208  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fc/intermediate_counter_22__I_11/Q  (SLICE_R8C9A)
Path End         : ram/mem0/RADDR5  (EBR_EBR_R7C12)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 11
Delay Ratio      : 73.1% (route), 26.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.526 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  24      
fc/clk                                                       NET DELAY               5.499                  5.499  24      
{fc/intermediate_counter_22__I_12/CK   fc/intermediate_counter_22__I_11/CK}
                                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
fc/intermediate_counter_22__I_11/CK->fc/intermediate_counter_22__I_11/Q
                                          SLICE_R8C9A        CLK_TO_Q1_DELAY         1.388                  6.887  2       
fc/intermediate_counter[16]                                  NET DELAY               2.075                  8.962  2       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R8C10A       B0_TO_F0_DELAY          0.449                  9.411  1       
n28                                                          NET DELAY               2.168                 11.579  1       
i19_4_lut/C->i19_4_lut/Z                  SLICE_R8C10C       D1_TO_F1_DELAY          0.449                 12.028  1       
n42                                                          NET DELAY               2.168                 14.196  1       
i276_4_lut/D->i276_4_lut/Z                SLICE_R8C11B       D0_TO_F0_DELAY          0.449                 14.645  1       
n325                                                         NET DELAY               2.432                 17.077  1       
add_5_add_5_1/C1->add_5_add_5_1/CO1       SLICE_R8C12A       C1_TO_COUT1_DELAY       0.343                 17.420  2       
n198                                                         NET DELAY               0.000                 17.420  2       
add_5_add_5_3/CI0->add_5_add_5_3/CO0      SLICE_R8C12B       CIN0_TO_COUT0_DELAY     0.277                 17.697  2       
n658                                                         NET DELAY               0.000                 17.697  2       
add_5_add_5_3/CI1->add_5_add_5_3/CO1      SLICE_R8C12B       CIN1_TO_COUT1_DELAY     0.277                 17.974  2       
n200                                                         NET DELAY               0.000                 17.974  2       
add_5_add_5_5/CI0->add_5_add_5_5/CO0      SLICE_R8C12C       CIN0_TO_COUT0_DELAY     0.277                 18.251  2       
n661                                                         NET DELAY               0.000                 18.251  2       
add_5_add_5_5/CI1->add_5_add_5_5/CO1      SLICE_R8C12C       CIN1_TO_COUT1_DELAY     0.277                 18.528  2       
n202                                                         NET DELAY               0.661                 19.189  2       
add_5_add_5_7/D0->add_5_add_5_7/S0        SLICE_R8C12D       D0_TO_F0_DELAY          0.449                 19.638  2       
n31                                                          NET DELAY               2.168                 21.806  2       
mux_16_i6_4_lut/A->mux_16_i6_4_lut/Z      SLICE_R8C11B       D1_TO_F1_DELAY          0.449                 22.255  1       
ram/sample_counter_5__N_1[5]                                 NET DELAY               2.168                 24.423  1       
ram/mem0/RADDR5                                                                      0.000                 24.423  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  24      
fc/clk                                                       NET DELAY               5.499                 26.332  24      
ram/mem0/RCLK                                                                        0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.383)                 25.949  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              25.949  
Arrival Time                                                                                            -(24.422)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        1.526  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fc/intermediate_counter_22__I_11/Q  (SLICE_R8C9A)
Path End         : ram/mem0/RADDR1  (EBR_EBR_R7C12)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.656 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name         Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY         0.000                  0.000  24      
fc/clk                                                       NET DELAY             5.499                  5.499  24      
{fc/intermediate_counter_22__I_12/CK   fc/intermediate_counter_22__I_11/CK}
                                                                                   0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name         Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  --------  ---------------------  ------  
fc/intermediate_counter_22__I_11/CK->fc/intermediate_counter_22__I_11/Q
                                          SLICE_R8C9A        CLK_TO_Q1_DELAY       1.388                  6.887  2       
fc/intermediate_counter[16]                                  NET DELAY             2.075                  8.962  2       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R8C10A       B0_TO_F0_DELAY        0.449                  9.411  1       
n28                                                          NET DELAY             2.168                 11.579  1       
i19_4_lut/C->i19_4_lut/Z                  SLICE_R8C10C       D1_TO_F1_DELAY        0.449                 12.028  1       
n42                                                          NET DELAY             2.168                 14.196  1       
i276_4_lut/D->i276_4_lut/Z                SLICE_R8C11B       D0_TO_F0_DELAY        0.449                 14.645  1       
n325                                                         NET DELAY             2.432                 17.077  1       
add_5_add_5_1/C1->add_5_add_5_1/CO1       SLICE_R8C12A       C1_TO_COUT1_DELAY     0.343                 17.420  2       
n198                                                         NET DELAY             0.661                 18.081  2       
add_5_add_5_3/D0->add_5_add_5_3/S0        SLICE_R8C12B       D0_TO_F0_DELAY        0.449                 18.530  2       
n35                                                          NET DELAY             2.551                 21.081  2       
mux_16_i2_4_lut/A->mux_16_i2_4_lut/Z      SLICE_R8C13D       A0_TO_F0_DELAY        0.449                 21.530  1       
ram/sample_counter_5__N_1[1]                                 NET DELAY             2.763                 24.293  1       
ram/mem0/RADDR1                                                                    0.000                 24.293  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name         Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  --------  ---------------------  ------  
                                                             CONSTRAINT            0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY         0.000                 20.833  24      
fc/clk                                                       NET DELAY             5.499                 26.332  24      
ram/mem0/RCLK                                                                      0.000                 26.332  1       
                                                             Uncertainty        -(0.000)                 26.332  
                                                             Setup time         -(0.383)                 25.949  
----------------------------------------  -----------------  -----------------  --------  ---------------------  ------  
Required Time                                                                                            25.949  
Arrival Time                                                                                          -(24.292)  
----------------------------------------  -----------------  -----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                      1.656  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fc/intermediate_counter_22__I_11/Q  (SLICE_R8C9A)
Path End         : ram/mem0/RADDR2  (EBR_EBR_R7C12)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 77.2% (route), 22.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.762 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  24      
fc/clk                                                       NET DELAY               5.499                  5.499  24      
{fc/intermediate_counter_22__I_12/CK   fc/intermediate_counter_22__I_11/CK}
                                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
fc/intermediate_counter_22__I_11/CK->fc/intermediate_counter_22__I_11/Q
                                          SLICE_R8C9A        CLK_TO_Q1_DELAY         1.388                  6.887  2       
fc/intermediate_counter[16]                                  NET DELAY               2.075                  8.962  2       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R8C10A       B0_TO_F0_DELAY          0.449                  9.411  1       
n28                                                          NET DELAY               2.168                 11.579  1       
i19_4_lut/C->i19_4_lut/Z                  SLICE_R8C10C       D1_TO_F1_DELAY          0.449                 12.028  1       
n42                                                          NET DELAY               2.168                 14.196  1       
i276_4_lut/D->i276_4_lut/Z                SLICE_R8C11B       D0_TO_F0_DELAY          0.449                 14.645  1       
n325                                                         NET DELAY               2.432                 17.077  1       
add_5_add_5_1/C1->add_5_add_5_1/CO1       SLICE_R8C12A       C1_TO_COUT1_DELAY       0.343                 17.420  2       
n198                                                         NET DELAY               0.000                 17.420  2       
add_5_add_5_3/CI0->add_5_add_5_3/CO0      SLICE_R8C12B       CIN0_TO_COUT0_DELAY     0.277                 17.697  2       
n658                                                         NET DELAY               0.661                 18.358  2       
add_5_add_5_3/D1->add_5_add_5_3/S1        SLICE_R8C12B       D1_TO_F1_DELAY          0.449                 18.807  2       
n34                                                          NET DELAY               2.763                 21.570  2       
mux_16_i3_4_lut/A->mux_16_i3_4_lut/Z      SLICE_R8C11C       D1_TO_F1_DELAY          0.449                 22.019  1       
ram/sample_counter_5__N_1[2]                                 NET DELAY               2.168                 24.187  1       
ram/mem0/RADDR2                                                                      0.000                 24.187  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  24      
fc/clk                                                       NET DELAY               5.499                 26.332  24      
ram/mem0/RCLK                                                                        0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.383)                 25.949  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              25.949  
Arrival Time                                                                                            -(24.186)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        1.762  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fc/intermediate_counter_22__I_11/Q  (SLICE_R8C9A)
Path End         : ram/mem0/RADDR3  (EBR_EBR_R7C12)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 9
Delay Ratio      : 75.7% (route), 24.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.816 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  24      
fc/clk                                                       NET DELAY               5.499                  5.499  24      
{fc/intermediate_counter_22__I_12/CK   fc/intermediate_counter_22__I_11/CK}
                                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
fc/intermediate_counter_22__I_11/CK->fc/intermediate_counter_22__I_11/Q
                                          SLICE_R8C9A        CLK_TO_Q1_DELAY         1.388                  6.887  2       
fc/intermediate_counter[16]                                  NET DELAY               2.075                  8.962  2       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R8C10A       B0_TO_F0_DELAY          0.449                  9.411  1       
n28                                                          NET DELAY               2.168                 11.579  1       
i19_4_lut/C->i19_4_lut/Z                  SLICE_R8C10C       D1_TO_F1_DELAY          0.449                 12.028  1       
n42                                                          NET DELAY               2.168                 14.196  1       
i276_4_lut/D->i276_4_lut/Z                SLICE_R8C11B       D0_TO_F0_DELAY          0.449                 14.645  1       
n325                                                         NET DELAY               2.432                 17.077  1       
add_5_add_5_1/C1->add_5_add_5_1/CO1       SLICE_R8C12A       C1_TO_COUT1_DELAY       0.343                 17.420  2       
n198                                                         NET DELAY               0.000                 17.420  2       
add_5_add_5_3/CI0->add_5_add_5_3/CO0      SLICE_R8C12B       CIN0_TO_COUT0_DELAY     0.277                 17.697  2       
n658                                                         NET DELAY               0.000                 17.697  2       
add_5_add_5_3/CI1->add_5_add_5_3/CO1      SLICE_R8C12B       CIN1_TO_COUT1_DELAY     0.277                 17.974  2       
n200                                                         NET DELAY               0.661                 18.635  2       
add_5_add_5_5/D0->add_5_add_5_5/S0        SLICE_R8C12C       D0_TO_F0_DELAY          0.449                 19.084  2       
n33                                                          NET DELAY               2.432                 21.516  2       
mux_16_i4_4_lut/A->mux_16_i4_4_lut/Z      SLICE_R8C11C       C0_TO_F0_DELAY          0.449                 21.965  1       
ram/sample_counter_5__N_1[3]                                 NET DELAY               2.168                 24.133  1       
ram/mem0/RADDR3                                                                      0.000                 24.133  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  24      
fc/clk                                                       NET DELAY               5.499                 26.332  24      
ram/mem0/RCLK                                                                        0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.383)                 25.949  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              25.949  
Arrival Time                                                                                            -(24.132)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        1.816  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fc/intermediate_counter_22__I_11/Q  (SLICE_R8C9A)
Path End         : ram/mem0/RADDR0  (EBR_EBR_R7C12)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.043 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  24      
fc/clk                                                       NET DELAY           5.499                  5.499  24      
{fc/intermediate_counter_22__I_12/CK   fc/intermediate_counter_22__I_11/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fc/intermediate_counter_22__I_11/CK->fc/intermediate_counter_22__I_11/Q
                                          SLICE_R8C9A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
fc/intermediate_counter[16]                                  NET DELAY           2.075                  8.962  2       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R8C10A       B0_TO_F0_DELAY      0.449                  9.411  1       
n28                                                          NET DELAY           2.168                 11.579  1       
i19_4_lut/C->i19_4_lut/Z                  SLICE_R8C10C       D1_TO_F1_DELAY      0.449                 12.028  1       
n42                                                          NET DELAY           2.168                 14.196  1       
i276_4_lut/D->i276_4_lut/Z                SLICE_R8C11B       D0_TO_F0_DELAY      0.449                 14.645  1       
n325                                                         NET DELAY           2.432                 17.077  1       
add_5_add_5_1/C1->add_5_add_5_1/S1        SLICE_R8C12A       C1_TO_F1_DELAY      0.449                 17.526  2       
n36                                                          NET DELAY           2.168                 19.694  2       
mux_16_i1_4_lut/A->mux_16_i1_4_lut/Z      SLICE_R8C13D       D1_TO_F1_DELAY      0.449                 20.143  1       
ram/sample_counter_5__N_1[0]                                 NET DELAY           2.763                 22.906  1       
ram/mem0/RADDR0                                                                  0.000                 22.906  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  24      
fc/clk                                                       NET DELAY           5.499                 26.332  24      
ram/mem0/RCLK                                                                    0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.383)                 25.949  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.949  
Arrival Time                                                                                        -(22.905)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.043  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fc/intermediate_counter_22__I_11/Q  (SLICE_R8C9A)
Path End         : sample_counter_5__I_0_2/D  (SLICE_R9C12B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 11
Delay Ratio      : 69.5% (route), 30.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.852 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  24      
fc/clk                                                       NET DELAY               5.499                  5.499  24      
{fc/intermediate_counter_22__I_12/CK   fc/intermediate_counter_22__I_11/CK}
                                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
fc/intermediate_counter_22__I_11/CK->fc/intermediate_counter_22__I_11/Q
                                          SLICE_R8C9A        CLK_TO_Q1_DELAY         1.388                  6.887  2       
fc/intermediate_counter[16]                                  NET DELAY               2.075                  8.962  2       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R8C10A       B0_TO_F0_DELAY          0.449                  9.411  1       
n28                                                          NET DELAY               2.168                 11.579  1       
i19_4_lut/C->i19_4_lut/Z                  SLICE_R8C10C       D1_TO_F1_DELAY          0.449                 12.028  1       
n42                                                          NET DELAY               2.168                 14.196  1       
i276_4_lut/D->i276_4_lut/Z                SLICE_R8C11B       D0_TO_F0_DELAY          0.449                 14.645  1       
n325                                                         NET DELAY               2.432                 17.077  1       
add_5_add_5_1/C1->add_5_add_5_1/CO1       SLICE_R8C12A       C1_TO_COUT1_DELAY       0.343                 17.420  2       
n198                                                         NET DELAY               0.000                 17.420  2       
add_5_add_5_3/CI0->add_5_add_5_3/CO0      SLICE_R8C12B       CIN0_TO_COUT0_DELAY     0.277                 17.697  2       
n658                                                         NET DELAY               0.000                 17.697  2       
add_5_add_5_3/CI1->add_5_add_5_3/CO1      SLICE_R8C12B       CIN1_TO_COUT1_DELAY     0.277                 17.974  2       
n200                                                         NET DELAY               0.000                 17.974  2       
add_5_add_5_5/CI0->add_5_add_5_5/CO0      SLICE_R8C12C       CIN0_TO_COUT0_DELAY     0.277                 18.251  2       
n661                                                         NET DELAY               0.000                 18.251  2       
add_5_add_5_5/CI1->add_5_add_5_5/CO1      SLICE_R8C12C       CIN1_TO_COUT1_DELAY     0.277                 18.528  2       
n202                                                         NET DELAY               0.661                 19.189  2       
add_5_add_5_7/D0->add_5_add_5_7/S0        SLICE_R8C12D       D0_TO_F0_DELAY          0.449                 19.638  2       
n31                                                          NET DELAY               2.168                 21.806  2       
SLICE_22/D0->SLICE_22/F0                  SLICE_R9C12B       D0_TO_F0_DELAY          0.476                 22.282  1       
sample_counter_5__N_1[5]$n1                                  NET DELAY               0.000                 22.282  1       
sample_counter_5__I_0_2/D                                                            0.000                 22.282  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  24      
fc/clk                                                       NET DELAY               5.499                 26.332  24      
{sample_counter_5__I_0_2/CK   sample_counter_5__I_1/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(22.281)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        3.852  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fc/intermediate_counter_22__I_11/Q  (SLICE_R8C9A)
Path End         : sample_counter_5__I_3/D  (SLICE_R8C11D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 74.1% (route), 25.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 4.088 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  24      
fc/clk                                                       NET DELAY               5.499                  5.499  24      
{fc/intermediate_counter_22__I_12/CK   fc/intermediate_counter_22__I_11/CK}
                                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
fc/intermediate_counter_22__I_11/CK->fc/intermediate_counter_22__I_11/Q
                                          SLICE_R8C9A        CLK_TO_Q1_DELAY         1.388                  6.887  2       
fc/intermediate_counter[16]                                  NET DELAY               2.075                  8.962  2       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R8C10A       B0_TO_F0_DELAY          0.449                  9.411  1       
n28                                                          NET DELAY               2.168                 11.579  1       
i19_4_lut/C->i19_4_lut/Z                  SLICE_R8C10C       D1_TO_F1_DELAY          0.449                 12.028  1       
n42                                                          NET DELAY               2.168                 14.196  1       
i276_4_lut/D->i276_4_lut/Z                SLICE_R8C11B       D0_TO_F0_DELAY          0.449                 14.645  1       
n325                                                         NET DELAY               2.432                 17.077  1       
add_5_add_5_1/C1->add_5_add_5_1/CO1       SLICE_R8C12A       C1_TO_COUT1_DELAY       0.343                 17.420  2       
n198                                                         NET DELAY               0.000                 17.420  2       
add_5_add_5_3/CI0->add_5_add_5_3/CO0      SLICE_R8C12B       CIN0_TO_COUT0_DELAY     0.277                 17.697  2       
n658                                                         NET DELAY               0.661                 18.358  2       
add_5_add_5_3/D1->add_5_add_5_3/S1        SLICE_R8C12B       D1_TO_F1_DELAY          0.449                 18.807  2       
n34                                                          NET DELAY               2.763                 21.570  2       
SLICE_25/D1->SLICE_25/F1                  SLICE_R8C11D       D1_TO_F1_DELAY          0.476                 22.046  1       
sample_counter_5__N_1[2]$n4                                  NET DELAY               0.000                 22.046  1       
sample_counter_5__I_3/D                                                              0.000                 22.046  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  24      
fc/clk                                                       NET DELAY               5.499                 26.332  24      
{sample_counter_5__I_2/CK   sample_counter_5__I_3/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(22.045)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        4.088  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fc/intermediate_counter_22__I_11/Q  (SLICE_R8C9A)
Path End         : sample_counter_5__I_1/D  (SLICE_R9C12B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 10
Delay Ratio      : 70.7% (route), 29.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 4.129 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  24      
fc/clk                                                       NET DELAY               5.499                  5.499  24      
{fc/intermediate_counter_22__I_12/CK   fc/intermediate_counter_22__I_11/CK}
                                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
fc/intermediate_counter_22__I_11/CK->fc/intermediate_counter_22__I_11/Q
                                          SLICE_R8C9A        CLK_TO_Q1_DELAY         1.388                  6.887  2       
fc/intermediate_counter[16]                                  NET DELAY               2.075                  8.962  2       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R8C10A       B0_TO_F0_DELAY          0.449                  9.411  1       
n28                                                          NET DELAY               2.168                 11.579  1       
i19_4_lut/C->i19_4_lut/Z                  SLICE_R8C10C       D1_TO_F1_DELAY          0.449                 12.028  1       
n42                                                          NET DELAY               2.168                 14.196  1       
i276_4_lut/D->i276_4_lut/Z                SLICE_R8C11B       D0_TO_F0_DELAY          0.449                 14.645  1       
n325                                                         NET DELAY               2.432                 17.077  1       
add_5_add_5_1/C1->add_5_add_5_1/CO1       SLICE_R8C12A       C1_TO_COUT1_DELAY       0.343                 17.420  2       
n198                                                         NET DELAY               0.000                 17.420  2       
add_5_add_5_3/CI0->add_5_add_5_3/CO0      SLICE_R8C12B       CIN0_TO_COUT0_DELAY     0.277                 17.697  2       
n658                                                         NET DELAY               0.000                 17.697  2       
add_5_add_5_3/CI1->add_5_add_5_3/CO1      SLICE_R8C12B       CIN1_TO_COUT1_DELAY     0.277                 17.974  2       
n200                                                         NET DELAY               0.000                 17.974  2       
add_5_add_5_5/CI0->add_5_add_5_5/CO0      SLICE_R8C12C       CIN0_TO_COUT0_DELAY     0.277                 18.251  2       
n661                                                         NET DELAY               0.661                 18.912  2       
add_5_add_5_5/D1->add_5_add_5_5/S1        SLICE_R8C12C       D1_TO_F1_DELAY          0.449                 19.361  2       
n32                                                          NET DELAY               2.168                 21.529  2       
SLICE_22/D1->SLICE_22/F1                  SLICE_R9C12B       D1_TO_F1_DELAY          0.476                 22.005  1       
sample_counter_5__N_1[4]$n2                                  NET DELAY               0.000                 22.005  1       
sample_counter_5__I_1/D                                                              0.000                 22.005  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  24      
fc/clk                                                       NET DELAY               5.499                 26.332  24      
{sample_counter_5__I_0_2/CK   sample_counter_5__I_1/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(22.004)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        4.129  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fc/intermediate_counter_22__I_11/Q  (SLICE_R8C9A)
Path End         : sample_counter_5__I_2/D  (SLICE_R8C11D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 9
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 4.142 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  24      
fc/clk                                                       NET DELAY               5.499                  5.499  24      
{fc/intermediate_counter_22__I_12/CK   fc/intermediate_counter_22__I_11/CK}
                                                                                     0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
fc/intermediate_counter_22__I_11/CK->fc/intermediate_counter_22__I_11/Q
                                          SLICE_R8C9A        CLK_TO_Q1_DELAY         1.388                  6.887  2       
fc/intermediate_counter[16]                                  NET DELAY               2.075                  8.962  2       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R8C10A       B0_TO_F0_DELAY          0.449                  9.411  1       
n28                                                          NET DELAY               2.168                 11.579  1       
i19_4_lut/C->i19_4_lut/Z                  SLICE_R8C10C       D1_TO_F1_DELAY          0.449                 12.028  1       
n42                                                          NET DELAY               2.168                 14.196  1       
i276_4_lut/D->i276_4_lut/Z                SLICE_R8C11B       D0_TO_F0_DELAY          0.449                 14.645  1       
n325                                                         NET DELAY               2.432                 17.077  1       
add_5_add_5_1/C1->add_5_add_5_1/CO1       SLICE_R8C12A       C1_TO_COUT1_DELAY       0.343                 17.420  2       
n198                                                         NET DELAY               0.000                 17.420  2       
add_5_add_5_3/CI0->add_5_add_5_3/CO0      SLICE_R8C12B       CIN0_TO_COUT0_DELAY     0.277                 17.697  2       
n658                                                         NET DELAY               0.000                 17.697  2       
add_5_add_5_3/CI1->add_5_add_5_3/CO1      SLICE_R8C12B       CIN1_TO_COUT1_DELAY     0.277                 17.974  2       
n200                                                         NET DELAY               0.661                 18.635  2       
add_5_add_5_5/D0->add_5_add_5_5/S0        SLICE_R8C12C       D0_TO_F0_DELAY          0.449                 19.084  2       
n33                                                          NET DELAY               2.432                 21.516  2       
SLICE_25/C0->SLICE_25/F0                  SLICE_R8C11D       C0_TO_F0_DELAY          0.476                 21.992  1       
sample_counter_5__N_1[3]$n3                                  NET DELAY               0.000                 21.992  1       
sample_counter_5__I_2/D                                                              0.000                 21.992  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  24      
fc/clk                                                       NET DELAY               5.499                 26.332  24      
{sample_counter_5__I_2/CK   sample_counter_5__I_3/CK}
                                                                                     0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(21.991)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        4.142  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
ram/mem0/WADDR1                          |    1.454 ns 
sample_counter_1__I_0/D                  |    1.743 ns 
sample_counter_0__I_0/D                  |    1.743 ns 
sample_counter_3__I_0/D                  |    1.743 ns 
sample_counter_2__I_0/D                  |    1.743 ns 
sample_counter_5__I_0/D                  |    1.743 ns 
ram/mem0/WADDR0                          |    1.817 ns 
ram/mem0/WADDR2                          |    1.817 ns 
fc/intermediate_counter_22__I_18/D       |    1.913 ns 
fc/intermediate_counter_22__I_17/D       |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sample_counter_5__I_4/Q  (SLICE_R8C13C)
Path End         : ram/mem0/WADDR1  (EBR_EBR_R7C12)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.454 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{sample_counter_5__I_5/CK   sample_counter_5__I_4/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sample_counter_5__I_4/CK->sample_counter_5__I_4/Q
                                          SLICE_R8C13C       CLK_TO_Q1_DELAY  0.779                  3.863  4       
ram/sample_counter[1]                                        NET DELAY        0.712                  4.575  4       
ram/mem0/WADDR1                                                               0.000                  4.575  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
ram/mem0/WCLK                                                                 0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.037                  3.121  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.121  
Arrival Time                                                                                         4.575  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.454  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_counter_5__I_4/Q  (SLICE_R8C13C)
Path End         : sample_counter_1__I_0/D  (SLICE_R9C13D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{sample_counter_5__I_5/CK   sample_counter_5__I_4/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sample_counter_5__I_4/CK->sample_counter_5__I_4/Q
                                          SLICE_R8C13C       CLK_TO_Q1_DELAY  0.779                  3.863  4       
ram/sample_counter[1]                                        NET DELAY        0.712                  4.575  4       
SLICE_21/D0->SLICE_21/F0                  SLICE_R9C13D       D0_TO_F0_DELAY   0.252                  4.827  1       
sample_counter[1].sig_004.FeedThruLUT                        NET DELAY        0.000                  4.827  1       
sample_counter_1__I_0/D                                                       0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{sample_counter_1__I_0/CK   sample_counter_0__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_counter_5__I_5/Q  (SLICE_R8C13C)
Path End         : sample_counter_0__I_0/D  (SLICE_R9C13D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{sample_counter_5__I_5/CK   sample_counter_5__I_4/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sample_counter_5__I_5/CK->sample_counter_5__I_5/Q
                                          SLICE_R8C13C       CLK_TO_Q0_DELAY  0.779                  3.863  4       
ram/sample_counter[0]                                        NET DELAY        0.712                  4.575  4       
SLICE_21/D1->SLICE_21/F1                  SLICE_R9C13D       D1_TO_F1_DELAY   0.252                  4.827  1       
sample_counter[0].sig_006.FeedThruLUT                        NET DELAY        0.000                  4.827  1       
sample_counter_0__I_0/D                                                       0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{sample_counter_1__I_0/CK   sample_counter_0__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_counter_5__I_2/Q  (SLICE_R8C11D)
Path End         : sample_counter_3__I_0/D  (SLICE_R9C11B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{sample_counter_5__I_2/CK   sample_counter_5__I_3/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sample_counter_5__I_2/CK->sample_counter_5__I_2/Q
                                          SLICE_R8C11D       CLK_TO_Q0_DELAY  0.779                  3.863  4       
ram/sample_counter[3]                                        NET DELAY        0.712                  4.575  4       
SLICE_19/D0->SLICE_19/F0                  SLICE_R9C11B       D0_TO_F0_DELAY   0.252                  4.827  1       
sample_counter[3].sig_002.FeedThruLUT                        NET DELAY        0.000                  4.827  1       
sample_counter_3__I_0/D                                                       0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{sample_counter_3__I_0/CK   sample_counter_2__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_counter_5__I_3/Q  (SLICE_R8C11D)
Path End         : sample_counter_2__I_0/D  (SLICE_R9C11B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{sample_counter_5__I_2/CK   sample_counter_5__I_3/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sample_counter_5__I_3/CK->sample_counter_5__I_3/Q
                                          SLICE_R8C11D       CLK_TO_Q1_DELAY  0.779                  3.863  4       
ram/sample_counter[2]                                        NET DELAY        0.712                  4.575  4       
SLICE_19/D1->SLICE_19/F1                  SLICE_R9C11B       D1_TO_F1_DELAY   0.252                  4.827  1       
sample_counter[2].sig_003.FeedThruLUT                        NET DELAY        0.000                  4.827  1       
sample_counter_2__I_0/D                                                       0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{sample_counter_3__I_0/CK   sample_counter_2__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_counter_5__I_0_2/Q  (SLICE_R9C12B)
Path End         : sample_counter_5__I_0/D  (SLICE_R9C13A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{sample_counter_5__I_0_2/CK   sample_counter_5__I_1/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sample_counter_5__I_0_2/CK->sample_counter_5__I_0_2/Q
                                          SLICE_R9C12B       CLK_TO_Q0_DELAY  0.779                  3.863  4       
ram/sample_counter[5]                                        NET DELAY        0.712                  4.575  4       
SLICE_17/D0->SLICE_17/F0                  SLICE_R9C13A       D0_TO_F0_DELAY   0.252                  4.827  1       
sample_counter[5].sig_000.FeedThruLUT                        NET DELAY        0.000                  4.827  1       
sample_counter_5__I_0/D                                                       0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{sample_counter_5__I_0/CK   sample_counter_4__I_0/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_counter_5__I_5/Q  (SLICE_R8C13C)
Path End         : ram/mem0/WADDR0  (EBR_EBR_R7C12)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 58.0% (route), 42.0% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.817 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{sample_counter_5__I_5/CK   sample_counter_5__I_4/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sample_counter_5__I_5/CK->sample_counter_5__I_5/Q
                                          SLICE_R8C13C       CLK_TO_Q0_DELAY  0.779                  3.863  4       
ram/sample_counter[0]                                        NET DELAY        1.075                  4.938  4       
ram/mem0/WADDR0                                                               0.000                  4.938  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
ram/mem0/WCLK                                                                 0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.037                  3.121  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.121  
Arrival Time                                                                                         4.938  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.817  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_counter_5__I_3/Q  (SLICE_R8C11D)
Path End         : ram/mem0/WADDR2  (EBR_EBR_R7C12)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 58.0% (route), 42.0% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.817 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{sample_counter_5__I_2/CK   sample_counter_5__I_3/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sample_counter_5__I_3/CK->sample_counter_5__I_3/Q
                                          SLICE_R8C11D       CLK_TO_Q1_DELAY  0.779                  3.863  4       
ram/sample_counter[2]                                        NET DELAY        1.075                  4.938  4       
ram/mem0/WADDR2                                                               0.000                  4.938  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
ram/mem0/WCLK                                                                 0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.037                  3.121  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.121  
Arrival Time                                                                                         4.938  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.817  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fc/intermediate_counter_22__I_18/Q  (SLICE_R8C8B)
Path End         : fc/intermediate_counter_22__I_18/D  (SLICE_R8C8B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{fc/intermediate_counter_22__I_18/CK   fc/intermediate_counter_22__I_17/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fc/intermediate_counter_22__I_18/CK->fc/intermediate_counter_22__I_18/Q
                                          SLICE_R8C8B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
fc/intermediate_counter[9]                                   NET DELAY        0.882                  4.745  2       
fc/count_37_add_4_11/C0->fc/count_37_add_4_11/S0
                                          SLICE_R8C8B        C0_TO_F0_DELAY   0.252                  4.997  1       
fc/intermediate_counter_22__N_7[9]                           NET DELAY        0.000                  4.997  1       
fc/intermediate_counter_22__I_18/D                                            0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{fc/intermediate_counter_22__I_18/CK   fc/intermediate_counter_22__I_17/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fc/intermediate_counter_22__I_17/Q  (SLICE_R8C8B)
Path End         : fc/intermediate_counter_22__I_17/D  (SLICE_R8C8B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{fc/intermediate_counter_22__I_18/CK   fc/intermediate_counter_22__I_17/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fc/intermediate_counter_22__I_17/CK->fc/intermediate_counter_22__I_17/Q
                                          SLICE_R8C8B        CLK_TO_Q1_DELAY  0.779                  3.863  2       
fc/intermediate_counter[10]                                  NET DELAY        0.882                  4.745  2       
fc/count_37_add_4_11/C1->fc/count_37_add_4_11/S1
                                          SLICE_R8C8B        C1_TO_F1_DELAY   0.252                  4.997  1       
fc/intermediate_counter_22__N_7[10]                          NET DELAY        0.000                  4.997  1       
fc/intermediate_counter_22__I_17/D                                            0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  25      
fc/clk                                                       NET DELAY        3.084                  3.084  25      
{fc/intermediate_counter_22__I_18/CK   fc/intermediate_counter_22__I_17/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



