{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723057839441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723057839444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 16:10:39 2024 " "Processing started: Wed Aug 07 16:10:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723057839444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057839444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atv04 -c atv04 " "Command: quartus_map --read_settings_files=on --write_settings_files=off atv04 -c atv04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057839444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723057839760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723057839760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura " "Found entity 1: Arquitetura" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Arquitetura.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057845992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057845992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.v 1 1 " "Found 1 design units, including 1 entities, in source file saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057845998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057845998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderssd_4bits_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderssd_4bits_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderSsd_4bits_Dec " "Found entity 1: DecoderSsd_4bits_Dec" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846005 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Multiplexer4x.v(8) " "Verilog HDL warning at Multiplexer4x.v(8): extended using \"x\" or \"z\"" {  } { { "Multiplexer4x.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Multiplexer4x.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1723057846011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer4x.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer4x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer4x " "Found entity 1: Multiplexer4x" {  } { { "Multiplexer4x.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Multiplexer4x.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "Subtractor.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846016 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Multiplexer.v(8) " "Verilog HDL warning at Multiplexer.v(8): extended using \"x\" or \"z\"" {  } { { "Multiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Multiplexer.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1723057846021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod8counter.v 1 1 " "Found 1 design units, including 1 entities, in source file mod8counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod8counter " "Found entity 1: mod8counter" {  } { { "mod8counter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/mod8counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacional.v 1 1 " "Found 1 design units, including 1 entities, in source file operacional.v" { { "Info" "ISGN_ENTITY_NAME" "1 operacional " "Found entity 1: operacional" {  } { { "operacional.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/operacional.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxin.v 1 1 " "Found 1 design units, including 1 entities, in source file muxin.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxIn " "Found entity 1: muxIn" {  } { { "muxIn.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/muxIn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file alu2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU2bits " "Found entity 1: ALU2bits" {  } { { "ALU2bits.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/ALU2bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/clockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arquitetura " "Elaborating entity \"Arquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723057846200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada entrada:entrada01 " "Elaborating entity \"entrada\" for hierarchy \"entrada:entrada01\"" {  } { { "Arquitetura.v" "entrada01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Arquitetura.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider entrada:entrada01\|clockDivider:clk1Hz " "Elaborating entity \"clockDivider\" for hierarchy \"entrada:entrada01\|clockDivider:clk1Hz\"" {  } { { "entrada.v" "clk1Hz" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/entrada.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema sistema:sistema01 " "Elaborating entity \"sistema\" for hierarchy \"sistema:sistema01\"" {  } { { "Arquitetura.v" "sistema01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Arquitetura.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle sistema:sistema01\|controle:controle01 " "Elaborating entity \"controle\" for hierarchy \"sistema:sistema01\|controle:controle01\"" {  } { { "sistema.v" "controle01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/sistema.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operacional sistema:sistema01\|operacional:op01 " "Elaborating entity \"operacional\" for hierarchy \"sistema:sistema01\|operacional:op01\"" {  } { { "sistema.v" "op01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/sistema.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxIn sistema:sistema01\|operacional:op01\|muxIn:mux01 " "Elaborating entity \"muxIn\" for hierarchy \"sistema:sistema01\|operacional:op01\|muxIn:mux01\"" {  } { { "operacional.v" "mux01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/operacional.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846260 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "one muxIn.v(8) " "Verilog HDL Always Construct warning at muxIn.v(8): variable \"one\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxIn.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/muxIn.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1723057846270 "|operacional|muxIn:mux01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero muxIn.v(10) " "Verilog HDL Always Construct warning at muxIn.v(10): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxIn.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/muxIn.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1723057846270 "|operacional|muxIn:mux01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador sistema:sistema01\|operacional:op01\|registrador:reg01 " "Elaborating entity \"registrador\" for hierarchy \"sistema:sistema01\|operacional:op01\|registrador:reg01\"" {  } { { "operacional.v" "reg01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/operacional.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2bits sistema:sistema01\|operacional:op01\|ALU2bits:alu01 " "Elaborating entity \"ALU2bits\" for hierarchy \"sistema:sistema01\|operacional:op01\|ALU2bits:alu01\"" {  } { { "operacional.v" "alu01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/operacional.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor sistema:sistema01\|operacional:op01\|ALU2bits:alu01\|Divisor:Divisor01 " "Elaborating entity \"Divisor\" for hierarchy \"sistema:sistema01\|operacional:op01\|ALU2bits:alu01\|Divisor:Divisor01\"" {  } { { "ALU2bits.v" "Divisor01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/ALU2bits.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor sistema:sistema01\|operacional:op01\|ALU2bits:alu01\|Divisor:Divisor01\|Subtractor:s1 " "Elaborating entity \"Subtractor\" for hierarchy \"sistema:sistema01\|operacional:op01\|ALU2bits:alu01\|Divisor:Divisor01\|Subtractor:s1\"" {  } { { "Divisor.v" "s1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Divisor.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer sistema:sistema01\|operacional:op01\|ALU2bits:alu01\|Divisor:Divisor01\|Multiplexer:m1 " "Elaborating entity \"Multiplexer\" for hierarchy \"sistema:sistema01\|operacional:op01\|ALU2bits:alu01\|Divisor:Divisor01\|Multiplexer:m1\"" {  } { { "Divisor.v" "m1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Divisor.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846312 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Inp0 Multiplexer.v(6) " "Verilog HDL Always Construct warning at Multiplexer.v(6): variable \"Inp0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Multiplexer.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1723057846321 "|sistema|operacional:op01|ALU2bits:alu01|Divisor:Divisor01|Multiplexer:m1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Inp1 Multiplexer.v(7) " "Verilog HDL Always Construct warning at Multiplexer.v(7): variable \"Inp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Multiplexer.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1723057846322 "|sistema|operacional:op01|ALU2bits:alu01|Divisor:Divisor01|Multiplexer:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer4x sistema:sistema01\|operacional:op01\|ALU2bits:alu01\|Divisor:Divisor01\|Multiplexer4x:m4 " "Elaborating entity \"Multiplexer4x\" for hierarchy \"sistema:sistema01\|operacional:op01\|ALU2bits:alu01\|Divisor:Divisor01\|Multiplexer4x:m4\"" {  } { { "Divisor.v" "m4" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Divisor.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846323 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Inp0 Multiplexer4x.v(6) " "Verilog HDL Always Construct warning at Multiplexer4x.v(6): variable \"Inp0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer4x.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Multiplexer4x.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1723057846340 "|sistema|operacional:op01|ALU2bits:alu01|Divisor:Divisor01|Multiplexer4x:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Inp1 Multiplexer4x.v(7) " "Verilog HDL Always Construct warning at Multiplexer4x.v(7): variable \"Inp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer4x.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Multiplexer4x.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1723057846340 "|sistema|operacional:op01|ALU2bits:alu01|Divisor:Divisor01|Multiplexer4x:m4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod8counter sistema:sistema01\|mod8counter:mod01 " "Elaborating entity \"mod8counter\" for hierarchy \"sistema:sistema01\|mod8counter:mod01\"" {  } { { "sistema.v" "mod01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/sistema.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mod8counter.v(12) " "Verilog HDL assignment warning at mod8counter.v(12): truncated value with size 32 to match size of target (3)" {  } { { "mod8counter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/mod8counter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723057846348 "|sistema|mod8counter:mod01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida saida:saida01 " "Elaborating entity \"saida\" for hierarchy \"saida:saida01\"" {  } { { "Arquitetura.v" "saida01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Arquitetura.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderSsd_4bits_Dec saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA " "Elaborating entity \"DecoderSsd_4bits_Dec\" for hierarchy \"saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA\"" {  } { { "saida.v" "SsdInpA" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/saida.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecoderSsd_4bits_Dec.v(24) " "Verilog HDL assignment warning at DecoderSsd_4bits_Dec.v(24): truncated value with size 32 to match size of target (4)" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723057846373 "|Arquitetura|saida:saida01|DecoderSsd_4bits_Dec:SsdInpA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecoderSsd_4bits_Dec.v(25) " "Verilog HDL assignment warning at DecoderSsd_4bits_Dec.v(25): truncated value with size 32 to match size of target (4)" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723057846373 "|Arquitetura|saida:saida01|DecoderSsd_4bits_Dec:SsdInpA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_seg.data_a 0 DecoderSsd_4bits_Dec.v(3) " "Net \"seven_seg.data_a\" at DecoderSsd_4bits_Dec.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723057846373 "|Arquitetura|saida:saida01|DecoderSsd_4bits_Dec:SsdInpA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_seg.waddr_a 0 DecoderSsd_4bits_Dec.v(3) " "Net \"seven_seg.waddr_a\" at DecoderSsd_4bits_Dec.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723057846373 "|Arquitetura|saida:saida01|DecoderSsd_4bits_Dec:SsdInpA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_seg.we_a 0 DecoderSsd_4bits_Dec.v(3) " "Net \"seven_seg.we_a\" at DecoderSsd_4bits_Dec.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723057846373 "|Arquitetura|saida:saida01|DecoderSsd_4bits_Dec:SsdInpA"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA\|seven_seg " "RAM logic \"saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA\|seven_seg\" is uninferred due to inappropriate RAM size" {  } { { "DecoderSsd_4bits_Dec.v" "seven_seg" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723057846595 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "saida:saida01\|DecoderSsd_4bits_Dec:SsdInpB\|seven_seg " "RAM logic \"saida:saida01\|DecoderSsd_4bits_Dec:SsdInpB\|seven_seg\" is uninferred due to inappropriate RAM size" {  } { { "DecoderSsd_4bits_Dec.v" "seven_seg" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723057846595 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "saida:saida01\|DecoderSsd_4bits_Dec:SsdAluOut\|seven_seg " "RAM logic \"saida:saida01\|DecoderSsd_4bits_Dec:SsdAluOut\|seven_seg\" is uninferred due to inappropriate RAM size" {  } { { "DecoderSsd_4bits_Dec.v" "seven_seg" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723057846595 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1723057846595 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/Users/welly/Documents/GitHub/LT39A/pratica04/db/atv04.ram0_DecoderSsd_4bits_Dec_c69e66dc.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/welly/Documents/GitHub/LT39A/pratica04/db/atv04.ram0_DecoderSsd_4bits_Dec_c69e66dc.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1723057846629 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA\|Mod0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Mod0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723057846645 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA\|Div0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723057846645 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:saida01\|DecoderSsd_4bits_Dec:SsdInpB\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:saida01\|DecoderSsd_4bits_Dec:SsdInpB\|Mod0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Mod0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723057846645 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:saida01\|DecoderSsd_4bits_Dec:SsdInpB\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:saida01\|DecoderSsd_4bits_Dec:SsdInpB\|Div0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723057846645 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:saida01\|DecoderSsd_4bits_Dec:SsdAluOut\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:saida01\|DecoderSsd_4bits_Dec:SsdAluOut\|Mod0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Mod0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723057846645 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:saida01\|DecoderSsd_4bits_Dec:SsdAluOut\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:saida01\|DecoderSsd_4bits_Dec:SsdAluOut\|Div0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723057846645 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1723057846645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA\|lpm_divide:Mod0\"" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA\|lpm_divide:Mod0 " "Instantiated megafunction \"saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723057846762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723057846762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723057846762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723057846762 ""}  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723057846762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i9m " "Found entity 1: lpm_divide_i9m" {  } { { "db/lpm_divide_i9m.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/db/lpm_divide_i9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/db/alt_u_div_24f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA\|lpm_divide:Div0\"" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057846961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA\|lpm_divide:Div0 " "Instantiated megafunction \"saida:saida01\|DecoderSsd_4bits_Dec:SsdInpA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723057846961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723057846961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723057846961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723057846961 ""}  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/DecoderSsd_4bits_Dec.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723057846961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fhm " "Found entity 1: lpm_divide_fhm" {  } { { "db/lpm_divide_fhm.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/db/lpm_divide_fhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723057846987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057846987 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "InputASsdD\[1\] GND " "Pin \"InputASsdD\[1\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Arquitetura.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723057847149 "|Arquitetura|InputASsdD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InputASsdD\[2\] GND " "Pin \"InputASsdD\[2\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Arquitetura.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723057847149 "|Arquitetura|InputASsdD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InputASsdD\[6\] VCC " "Pin \"InputASsdD\[6\]\" is stuck at VCC" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Arquitetura.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723057847149 "|Arquitetura|InputASsdD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InputBSsdD\[1\] GND " "Pin \"InputBSsdD\[1\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Arquitetura.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723057847149 "|Arquitetura|InputBSsdD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InputBSsdD\[2\] GND " "Pin \"InputBSsdD\[2\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Arquitetura.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723057847149 "|Arquitetura|InputBSsdD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InputBSsdD\[6\] VCC " "Pin \"InputBSsdD\[6\]\" is stuck at VCC" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Arquitetura.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723057847149 "|Arquitetura|InputBSsdD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluOutSsdD\[1\] GND " "Pin \"AluOutSsdD\[1\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Arquitetura.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723057847149 "|Arquitetura|AluOutSsdD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluOutSsdD\[2\] GND " "Pin \"AluOutSsdD\[2\]\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Arquitetura.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723057847149 "|Arquitetura|AluOutSsdD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AluOutSsdD\[6\] VCC " "Pin \"AluOutSsdD\[6\]\" is stuck at VCC" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica04/Arquitetura.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723057847149 "|Arquitetura|AluOutSsdD[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723057847149 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1723057847200 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1723057847479 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/pratica04/output_files/atv04.map.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/pratica04/output_files/atv04.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057847517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723057847709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723057847709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723057847863 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723057847863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723057847863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723057847863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723057847875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 16:10:47 2024 " "Processing ended: Wed Aug 07 16:10:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723057847875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723057847875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723057847875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723057847875 ""}
