// Seed: 2865727524
module module_0 (
    output wire id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    input wire id_5,
    input wor id_6,
    input tri1 id_7,
    output supply1 id_8,
    input wor id_9,
    output wire id_10,
    output tri id_11,
    output supply0 id_12,
    output tri id_13
    , id_19,
    output supply0 id_14,
    output supply0 id_15,
    input tri1 id_16,
    input tri1 id_17
);
  logic [-1 : -1] id_20;
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1,
    input  uwire id_2
);
  parameter id_4 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2
  );
  assign modCall_1.id_10 = 0;
  assign id_1 = id_4;
endmodule
