// Seed: 2348730935
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_7(
      1'd0 << 1, ~&id_3[1]
  );
  assign id_4 = id_3;
endmodule
module module_1;
  wire id_7;
  assign id_6 = 'b0;
  assign id_4 = 1;
  initial begin
    id_6 = 1'b0;
  end
  assign id_7 = id_7[1];
endmodule
