// SPDX-License-Identifier: GPL-2.0+
/*
 * (C) Copyright 2021 Mark Kettenis <kettenis@openbsd.org>
 */

#include <dm.h>
#include <dm/uclass-internal.h>
#include <command.h>
#include <efi_loader.h>
#include <env.h>
#include <fs.h>
#include <u-boot/uuid.h>
#include <lmb.h>
#include <nvme.h>
#include <part.h>
#include <time.h>
#include <linux/ioport.h>
#include <linux/delay.h>
#include <linux/stringify.h>

#include <asm/armv8/mmu.h>
#include <asm/global_data.h>
#include <asm/io.h>
#include <asm/system.h>
#include <asm/arch/rtkit.h>
#include <asm/arch/j713_fdt.h>
#include <asm/arch/nvme_apple.h>

DECLARE_GLOBAL_DATA_PTR;

/* Apple M1/M2 */

static struct mm_region t8103_mem_map[] = {
	{
		/* I/O */
		.virt = 0x200000000,
		.phys = 0x200000000,
		.size = 2UL * SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x380000000,
		.phys = 0x380000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x500000000,
		.phys = 0x500000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x680000000,
		.phys = 0x680000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x6a0000000,
		.phys = 0x6a0000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x6c0000000,
		.phys = 0x6c0000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* RAM */
		.virt = 0x800000000,
		.phys = 0x800000000,
		.size = 8UL * SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
			 PTE_BLOCK_INNER_SHARE
	}, {
		/* Framebuffer */
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL_NC) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* List terminator */
		0,
	}
};

/* Apple M1 Pro/Max */

static struct mm_region t6000_mem_map[] = {
	{
		/* I/O */
		.virt = 0x280000000,
		.phys = 0x280000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x380000000,
		.phys = 0x380000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x580000000,
		.phys = 0x580000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x5a0000000,
		.phys = 0x5a0000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x5c0000000,
		.phys = 0x5c0000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x700000000,
		.phys = 0x700000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0xb00000000,
		.phys = 0xb00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0xf00000000,
		.phys = 0xf00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x1300000000,
		.phys = 0x1300000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* RAM */
		.virt = 0x10000000000,
		.phys = 0x10000000000,
		.size = 16UL * SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
			 PTE_BLOCK_INNER_SHARE
	}, {
		/* Framebuffer */
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL_NC) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* List terminator */
		0,
	}
};

/* Apple M1 Ultra */

static struct mm_region t6002_mem_map[] = {
	{
		/* I/O */
		.virt = 0x280000000,
		.phys = 0x280000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x380000000,
		.phys = 0x380000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x580000000,
		.phys = 0x580000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x5a0000000,
		.phys = 0x5a0000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x5c0000000,
		.phys = 0x5c0000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x700000000,
		.phys = 0x700000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0xb00000000,
		.phys = 0xb00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0xf00000000,
		.phys = 0xf00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x1300000000,
		.phys = 0x1300000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x2280000000,
		.phys = 0x2280000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x2380000000,
		.phys = 0x2380000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x2580000000,
		.phys = 0x2580000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x25a0000000,
		.phys = 0x25a0000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x25c0000000,
		.phys = 0x25c0000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x2700000000,
		.phys = 0x2700000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x2b00000000,
		.phys = 0x2b00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x2f00000000,
		.phys = 0x2f00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x3300000000,
		.phys = 0x3300000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* RAM */
		.virt = 0x10000000000,
		.phys = 0x10000000000,
		.size = 16UL * SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
			 PTE_BLOCK_INNER_SHARE
	}, {
		/* Framebuffer */
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL_NC) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* List terminator */
		0,
	}
};

/* Apple M2 Pro/Max */

static struct mm_region t6020_mem_map[] = {
	{
		/* I/O */
		.virt = 0x280000000,
		.phys = 0x280000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x340000000,
		.phys = 0x340000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x380000000,
		.phys = 0x380000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x400000000,
		.phys = 0x400000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			PTE_BLOCK_NON_SHARE |
			PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x480000000,
		.phys = 0x480000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			PTE_BLOCK_NON_SHARE |
			PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x580000000,
		.phys = 0x580000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x5a0000000,
		.phys = 0x5a0000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x5c0000000,
		.phys = 0x5c0000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x700000000,
		.phys = 0x700000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0xb00000000,
		.phys = 0xb00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0xf00000000,
		.phys = 0xf00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x1300000000,
		.phys = 0x1300000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* RAM */
		.virt = 0x10000000000,
		.phys = 0x10000000000,
		.size = 16UL * SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
			 PTE_BLOCK_INNER_SHARE
	}, {
		/* Framebuffer */
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL_NC) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* List terminator */
		0,
	}
};

/* Apple M2 Ultra */

static struct mm_region t6022_mem_map[] = {
	{
		/* I/O */
		.virt = 0x280000000,
		.phys = 0x280000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x340000000,
		.phys = 0x340000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x380000000,
		.phys = 0x380000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x400000000,
		.phys = 0x400000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			PTE_BLOCK_NON_SHARE |
			PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x480000000,
		.phys = 0x480000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			PTE_BLOCK_NON_SHARE |
			PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x580000000,
		.phys = 0x580000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x5a0000000,
		.phys = 0x5a0000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x5c0000000,
		.phys = 0x5c0000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x700000000,
		.phys = 0x700000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0xb00000000,
		.phys = 0xb00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0xf00000000,
		.phys = 0xf00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x1300000000,
		.phys = 0x1300000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x2280000000,
		.phys = 0x2280000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x2340000000,
		.phys = 0x2340000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x2380000000,
		.phys = 0x2380000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x2400000000,
		.phys = 0x2400000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			PTE_BLOCK_NON_SHARE |
			PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x2480000000,
		.phys = 0x2480000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			PTE_BLOCK_NON_SHARE |
			PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x2580000000,
		.phys = 0x2580000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x25a0000000,
		.phys = 0x25a0000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x25c0000000,
		.phys = 0x25c0000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x2700000000,
		.phys = 0x2700000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x2b00000000,
		.phys = 0x2b00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x2f00000000,
		.phys = 0x2f00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x3300000000,
		.phys = 0x3300000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* RAM */
		.virt = 0x10000000000,
		.phys = 0x10000000000,
		.size = 16UL * SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
			 PTE_BLOCK_INNER_SHARE
	}, {
		/* Framebuffer */
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL_NC) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* List terminator */
		0,
	}
};

/* Apple M3 */

static struct mm_region t8122_mem_map[] = {
	{
		/* I/O */
		.virt = 0x200000000,
		.phys = 0x200000000,
		.size = 4UL * SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* NVMe */
		.virt = 0x300000000,
		.phys = 0x300000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x580000000,
		.phys = 0x580000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x5a0000000,
		.phys = 0x5a0000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x5c0000000,
		.phys = 0x5c0000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O ATC0 */
		.virt = 0x700000000,
		.phys = 0x700000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O ATC1 */
		.virt = 0xb00000000,
		.phys = 0xb00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* RAM */
		.virt = 0x10000000000,
		.phys = 0x10000000000,
		.size = 8UL * SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
			 PTE_BLOCK_INNER_SHARE
	}, {
		/* Framebuffer */
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL_NC) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* List terminator */
		0,
	}
};

/* Apple M3 Pro and Max */

static struct mm_region t6030_mem_map[] = {
	{
		/* I/O */
		.virt = 0x280000000,
		.phys = 0x280000000,
		.size = 2UL * SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O */
		.virt = 0x300000000,
		.phys = 0x300000000,
		.size = 3UL * SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x580000000,
		.phys = 0x580000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x5a0000000,
		.phys = 0x5a0000000,
		.size = SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* PCIE */
		.virt = 0x5c0000000,
		.phys = 0x5c0000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O ATC0 */
		.virt = 0x700000000,
		.phys = 0x700000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O ATC1 */
		.virt = 0xb00000000,
		.phys = 0xb00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O ATC2 */
		.virt = 0xf00000000,
		.phys = 0xf00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* I/O ATC3 */
		.virt = 0x1300000000,
		.phys = 0x1300000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* RAM */
		.virt = 0x10000000000,
		.phys = 0x10000000000,
		.size = 16UL * SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
			 PTE_BLOCK_INNER_SHARE
	}, {
		/* Framebuffer */
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL_NC) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* List terminator */
		0,
	}
};

/* Apple M4 */

static struct mm_region t8132_mem_map[CONFIG_NR_DRAM_BANKS + 10] = {
	{
		/* SoC I/O, including PMGR, WD1, MTP, AIC and UART */
		.virt = 0x380000000,
		.phys = 0x380000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* USB DWC3, PHY and DART aperture */
		.virt = 0x400000000,
		.phys = 0x400000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* ANS/NVMe and NVMMU aperture */
		.virt = 0x480000000,
		.phys = 0x480000000,
		.size = SZ_2G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* J713 APCIE ECAM, from its runtime DT (config reg). */
		.virt = 0x1cb0000000,
		.phys = 0x1cb0000000,
		.size = SZ_256M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* J713 APCIE endpoint windows (both DT ranges). */
		.virt = 0xb80000000,
		.phys = 0xb80000000,
		.size = SZ_1G + SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* GPU and DCP register aperture. */
		.virt = 0x300000000,
		.phys = 0x300000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* ATC0 I/O */
		.virt = 0x700000000,
		.phys = 0x700000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* ATC1 I/O */
		.virt = 0xb00000000,
		.phys = 0xb00000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}
};

/* Apple A18 Pro (T8140) */

static struct mm_region t8140_mem_map[CONFIG_NR_DRAM_BANKS + 3] = {
	{
		/* I/O */
		.virt = 0x200000000,
		.phys = 0x200000000,
		.size = 12UL * SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}
};

/*
 * Apple M4 Pro (T6040; its blocks carry T6041 compatibles).  Every register
 * block in the J616s devicetree below DRAM lies in 0x2_0000_0000 to
 * 0x6_0000_0000, apart from the APCIE ECAM and the PCIe windows.  The RAM
 * banks and the framebuffer are filled in from the m1n1-prepared FDT, as on
 * T8140.
 */
static struct mm_region t6040_mem_map[CONFIG_NR_DRAM_BANKS + 5] = {
	{
		/* I/O */
		.virt = 0x200000000,
		.phys = 0x200000000,
		.size = 16UL * SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* APCIE ECAM (the DT's config reg) */
		.virt = 0x1cb0000000,
		.phys = 0x1cb0000000,
		.size = SZ_256M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* APCIE endpoint windows (both DT ranges) */
		.virt = 0xb80000000,
		.phys = 0xb80000000,
		.size = SZ_1G + SZ_512M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRE) |
			 PTE_BLOCK_INNER_SHARE |
			 PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}
};

/* Apple M5 (J813), primary I/O range measured from the live Apple ADT.
 * RAM and framebuffer entries are populated from the m1n1-patched FDT.
 */
static struct mm_region t8142_mem_map[] = {
	{
		.virt = 0x210000000,
		.phys = 0x210000000,
		.size = 0x3f0000000,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		.virt = 0x10000000000,
		.phys = 0x10000000000,
		.size = 16UL * SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_INNER_SHARE
	}, {
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL_NC) |
			 PTE_BLOCK_INNER_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		0,
	}
};

/* T8152: only DockChannel is qualified for initial RAM boot. */
static struct mm_region t8152_mem_map[] = {
	{
		.virt = 0x308000000,
		.phys = 0x308000000,
		.size = SZ_2M,
		.attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
			 PTE_BLOCK_NON_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		/* Replaced by the first FDT memory bank before enabling caches. */
		.virt = 0x10000000000,
		.phys = 0x10000000000,
		.size = SZ_1G,
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_INNER_SHARE
	}, {
		/* Inherited framebuffer, populated from the FDT. */
		.attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL_NC) |
			 PTE_BLOCK_INNER_SHARE | PTE_BLOCK_PXN | PTE_BLOCK_UXN
	}, {
		0,
	}
};

struct mm_region *mem_map;

int board_init(void)
{
	return 0;
}

int dram_init(void)
{
	return fdtdec_setup_mem_size_base();
}

int dram_init_banksize(void)
{
	ofnode mem = ofnode_null();
	struct resource res;
	int bank = 0, reg;

	/* fdtdec_setup_memory_banksize() stops silently at the array limit. */
	while (ofnode_valid(mem = fdtdec_get_next_memory_node(mem))) {
		for (reg = 0; !ofnode_read_resource(mem, reg, &res); reg++) {
			if (++bank > CONFIG_NR_DRAM_BANKS) {
				log_err("Apple: %d DRAM ranges exceed CONFIG_NR_DRAM_BANKS=%d\n",
					bank, CONFIG_NR_DRAM_BANKS);
				return -E2BIG;
			}
		}
	}

	return fdtdec_setup_memory_banksize();
}

extern long fw_dtb_pointer;

int board_fdt_blob_setup(void **fdtp)
{
	/* Return DTB pointer passed by m1n1 */
	*fdtp = (void *)fw_dtb_pointer;

	return 0;
}

void build_mem_map(void)
{
	ofnode node;
	fdt_addr_t base;
	fdt_size_t size;
	int i, bank, fb_slot;

	if (of_machine_is_compatible("apple,t8103") ||
	    of_machine_is_compatible("apple,t8112"))
		mem_map = t8103_mem_map;
	else if (of_machine_is_compatible("apple,t6000") ||
		 of_machine_is_compatible("apple,t6001"))
		mem_map = t6000_mem_map;
	else if (of_machine_is_compatible("apple,t6002"))
		mem_map = t6002_mem_map;
	else if (of_machine_is_compatible("apple,t6020") ||
		 of_machine_is_compatible("apple,t6021"))
		mem_map = t6020_mem_map;
	else if (of_machine_is_compatible("apple,t6022"))
		mem_map = t6022_mem_map;
	else if (of_machine_is_compatible("apple,t8122"))
		mem_map = t8122_mem_map;
	else if (of_machine_is_compatible("apple,t6030") ||
		 of_machine_is_compatible("apple,t6031") ||
		 of_machine_is_compatible("apple,t6034"))
		mem_map = t6030_mem_map;
	else if (of_machine_is_compatible("apple,t8132"))
		mem_map = t8132_mem_map;
	else if (of_machine_is_compatible("apple,t8140"))
		mem_map = t8140_mem_map;
	else if (of_machine_is_compatible("apple,t6040"))
		mem_map = t6040_mem_map;
	else if (of_machine_is_compatible("apple,t8142"))
		mem_map = t8142_mem_map;
	else if (of_machine_is_compatible("apple,t8152") &&
		 of_machine_is_compatible("apple,j873g"))
		mem_map = t8152_mem_map;
	else
		panic("Unsupported SoC\n");

	if (mem_map == t8140_mem_map || mem_map == t8132_mem_map ||
	    mem_map == t6040_mem_map) {
		int ram_slot = mem_map == t8132_mem_map ? 8 :
			       mem_map == t6040_mem_map ? 3 : 1;

		/* LMB and EFI see every bank, so the MMU must map every bank. */
		for (bank = 0; bank < CONFIG_NR_DRAM_BANKS; bank++) {
			base = gd->bd->bi_dram[bank].start;
			size = gd->bd->bi_dram[bank].size;
			if (!size)
				break;
			size += base - ALIGN_DOWN(base, SZ_4K);
			base = ALIGN_DOWN(base, SZ_4K);
			mem_map[bank + ram_slot].virt = base;
			mem_map[bank + ram_slot].phys = base;
			mem_map[bank + ram_slot].size = ALIGN(size, SZ_4K);
			mem_map[bank + ram_slot].attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) |
						  PTE_BLOCK_INNER_SHARE;
		}
		fb_slot = bank + ram_slot;
		mem_map[fb_slot].attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL_NC) |
					 PTE_BLOCK_INNER_SHARE |
					 PTE_BLOCK_PXN | PTE_BLOCK_UXN;
	} else {
		/* Find list terminator and update the original single RAM slot. */
		for (i = 0; mem_map[i].size || mem_map[i].attrs; i++)
			;
		base = gd->bd->bi_dram[0].start;
		size = gd->bd->bi_dram[0].size;
		size += base - ALIGN_DOWN(base, SZ_4K);
		base = ALIGN_DOWN(base, SZ_4K);
		mem_map[i - 2].virt = base;
		mem_map[i - 2].phys = base;
		mem_map[i - 2].size = ALIGN(size, SZ_4K);
		fb_slot = i - 1;
	}

	node = ofnode_path("/chosen/framebuffer");
	if (!ofnode_valid(node))
		return;

	base = ofnode_get_addr_size(node, "reg", &size);
	if (base == FDT_ADDR_T_NONE)
		return;

	/* Align framebuffer mapping to page boundaries */
	size += (base - ALIGN_DOWN(base, SZ_4K));
	base = ALIGN_DOWN(base, SZ_4K);
	size = ALIGN(size, SZ_4K);

	/* Add framebuffer mapping */
	mem_map[fb_slot].virt = base;
	mem_map[fb_slot].phys = base;
	mem_map[fb_slot].size = size;
}

void enable_caches(void)
{
	build_mem_map();

	icache_enable();
	dcache_enable();
}

u64 get_page_table_size(void)
{
	return SZ_256K;
}

/*
 * The ESP U-Boot boots from, as "dev:part".  It is the ESP that the boot
 * loader names in /chosen/asahi,efi-system-partition.
 *
 * Another ESP is used only when the named one does not belong to an
 * install: it is not on the disk, U-Boot cannot read it, or it holds
 * neither an EFI boot loader nor vendor firmware (a stub ESP that only
 * carries Stage 2, as on the J616s, where Fedora has its own ESP).  Even
 * then the other ESP must be the only one on the disk with an EFI boot
 * loader, since with two installs side by side U-Boot cannot tell which
 * is ours.  The OS is then told that ESP (see ft_board_setup()), since its
 * firmware and boot files live there.
 *
 * An ESP that holds vendorfw/ belongs to the install that put it there.
 * When it is named it is always used, with or without an EFI boot loader,
 * and the normal boot flow takes over from it.
 */
#define ASAHI_EFI_LOADER	"EFI/BOOT/BOOTAA64.EFI"
#define ASAHI_VENDORFW		"vendorfw/firmware.cpio"

/* What one disk holds, as seen by asahi_esp_devpart(). */
struct asahi_esp_scan {
	int named;		/* ESP with the named UUID, or 0 */
	bool named_readable;	/* U-Boot can read its file system */
	bool named_owned;	/* it holds an EFI boot loader or vendorfw/ */
	int first;		/* first ESP on the disk, or 0 */
	int other;		/* first other ESP with an EFI boot loader, or 0 */
	int others;		/* number of other ESPs with an EFI boot loader */
};

enum asahi_esp_choice {
	ASAHI_ESP_NONE,
	ASAHI_ESP_NAMED,	/* the named ESP, /chosen unchanged */
	ASAHI_ESP_FIRST,	/* named ESP absent, no single other: the first ESP */
	ASAHI_ESP_OTHER,	/* scan->other, and /chosen is told about it */
};

static enum asahi_esp_choice asahi_esp_choose(const struct asahi_esp_scan *scan)
{
	if (scan->named && scan->named_readable && scan->named_owned)
		return ASAHI_ESP_NAMED;
	if (scan->others == 1)
		return ASAHI_ESP_OTHER;
	if (scan->named)
		return ASAHI_ESP_NAMED;
	if (scan->first)
		return ASAHI_ESP_FIRST;
	return ASAHI_ESP_NONE;
}

static const char *asahi_esp_state(const struct asahi_esp_scan *scan,
				   const char *uuid)
{
	if (!uuid)
		return "(none named)";
	if (!scan->named)
		return "not on this disk";
	if (!scan->named_readable)
		return "unreadable";
	if (!scan->named_owned)
		return "has no EFI loader or vendorfw";
	return "belongs to an install";
}

static bool asahi_esp_has(struct blk_desc *desc, int part, const char *path)
{
	if (fs_set_blk_dev_with_part(desc, part))
		return false;

	return fs_exists(path);
}

static char asahi_esp_uuid[UUID_STR_LEN + 1];
static bool asahi_esp_moved;

static char *asahi_esp_devpart(void)
{
	struct asahi_esp_scan scan;
	enum asahi_esp_choice choice;
	struct disk_partition info;
	struct blk_desc *nvme_blk;
	const char *uuid = NULL;
	int devnum, len, p, part;
	char named_uuid[UUID_STR_LEN + 1];
	char other_uuid[UUID_STR_LEN + 1];
	char first_uuid[UUID_STR_LEN + 1];
	static char devpart[64];
	struct udevice *dev;
	ofnode node;

	if (devpart[0])
		return devpart;

	/* Initial T8152 boot is RAM-only; do not probe its unported ANS. */
	if (of_machine_is_compatible("apple,t8152"))
		return devpart;

	node = ofnode_path("/chosen");
	if (ofnode_valid(node)) {
		uuid = ofnode_get_property(node, "asahi,efi-system-partition",
					   &len);
	}

	nvme_scan_namespace();
	for (devnum = 0, part = 0; ; devnum++) {
		nvme_blk = blk_get_devnum_by_uclass_id(UCLASS_NVME, devnum);
		if (!nvme_blk)
			break;

		dev = dev_get_parent(nvme_blk->bdev);
		if (!device_is_compatible(dev, "apple,nvme-ans2") &&
		    !device_is_compatible(dev, "apple,t8132-nvme-ans2") &&
		    !device_is_compatible(dev, "apple,t6041-nvme-ans2"))
			continue;

		memset(&scan, 0, sizeof(scan));
		named_uuid[0] = other_uuid[0] = first_uuid[0] = '\0';
		for (p = 1; p <= MAX_SEARCH_PARTITIONS; p++) {
			if (part_get_info(nvme_blk, p, &info) < 0)
				break;
			if (!(info.bootable & PART_EFI_SYSTEM_PARTITION))
				continue;

			if (!scan.first) {
				scan.first = p;
				strlcpy(first_uuid, info.uuid, sizeof(first_uuid));
			}
			if (!scan.named && uuid && !strcasecmp(uuid, info.uuid)) {
				scan.named = p;
				strlcpy(named_uuid, info.uuid, sizeof(named_uuid));
				scan.named_readable =
					!fs_set_blk_dev_with_part(nvme_blk, p);
				if (scan.named_readable)
					fs_close();
				scan.named_owned =
					asahi_esp_has(nvme_blk, p, ASAHI_EFI_LOADER) ||
					asahi_esp_has(nvme_blk, p, ASAHI_VENDORFW);
				continue;
			}
			if (asahi_esp_has(nvme_blk, p, ASAHI_EFI_LOADER)) {
				if (!scan.other) {
					scan.other = p;
					strlcpy(other_uuid, info.uuid,
						sizeof(other_uuid));
				}
				scan.others++;
			}
		}

		choice = asahi_esp_choose(&scan);
		switch (choice) {
		case ASAHI_ESP_NAMED:
			part = scan.named;
			strlcpy(asahi_esp_uuid, named_uuid, sizeof(asahi_esp_uuid));
			printf("ESP: named ESP %d %s; %d other ESP(s) have an EFI loader; using the named ESP\n",
			       scan.named, asahi_esp_state(&scan, uuid),
			       scan.others);
			break;
		case ASAHI_ESP_OTHER:
			part = scan.other;
			strlcpy(asahi_esp_uuid, other_uuid, sizeof(asahi_esp_uuid));
			asahi_esp_moved = true;
			printf("ESP: named ESP %.36s %s; using ESP %d %s, the only other ESP with an EFI loader, and telling the OS\n",
			       uuid ? uuid : "-", asahi_esp_state(&scan, uuid),
			       scan.other, other_uuid);
			break;
		case ASAHI_ESP_FIRST:
			part = scan.first;
			strlcpy(asahi_esp_uuid, first_uuid, sizeof(asahi_esp_uuid));
			printf("ESP: named ESP %.36s %s; %d ESP(s) have an EFI loader; using the first ESP %d\n",
			       uuid ? uuid : "-", asahi_esp_state(&scan, uuid),
			       scan.others, scan.first);
			break;
		case ASAHI_ESP_NONE:
			break;
		}

		if (part > 0)
			break;
	}

	if (part > 0) {
		snprintf(devpart, sizeof(devpart), "%x:%x", devnum, part);
		efi_system_partition.uclass_id = UCLASS_NVME;
		efi_system_partition.devnum = devnum;
		efi_system_partition.part = part;
	}

	return devpart;
}

const char *env_fat_get_intf(void)
{
	return blk_get_uclass_name(UCLASS_NVME);
}

char *env_fat_get_dev_part(void)
{
	return asahi_esp_devpart();
}

#define KERNEL_COMP_SIZE	SZ_128M

#define lmb_alloc(size, addr) lmb_alloc_mem(LMB_MEM_ALLOC_ANY, SZ_2M, addr, size, LMB_NONE)

/*
 * Aurora Silicon boot flow for J700 (T8140), J713 (T8132) and J616s (T6040).
 *
 * m1n1 hands U-Boot the Linux devicetree it prepared, with the kernel
 * command line in /chosen/bootargs.  First load the removable-media EFI
 * path from the internal ESP, which selects the installed EFI boot manager.
 * If that fails, boot the kernel and initramfs named by /chosen fallback
 * properties, then try generic bootflow.  Both direct and EFI boot pass
 * m1n1's devicetree (${fdtcontroladdr}).  With no
 * aurora,fallback-initrd, an initramfs m1n1 already loaded is used.
 *
 * Nothing here is set if the variable already exists, so a saved
 * uboot.env on the ESP can override any of it.
 */
static const char * const apple_efi_env[][2] = {
	{ "aurora_boot",
	  "echo AURORA_UBOOT_BOOT: EFI on internal ESP; run aurora_efi; "
	  "echo AURORA_UBOOT_BOOT: fallback; run aurora_fallback; "
	  "echo AURORA_UBOOT_BOOT: bootflow; bootflow scan -b; "
	  "echo AURORA_UBOOT_BOOT_FAIL: no bootable entry; run aurora_rescue" },
	{ "aurora_efi",
	  "if test -n \"${fw_dev_part}\"; then "
	  "load nvme ${fw_dev_part} ${kernel_addr_r} EFI/BOOT/BOOTAA64.EFI && "
	  "bootefi ${kernel_addr_r} ${fdtcontroladdr}; fi" },
	/* Do not restart the HID transport from a failed EFI boot path. */
	{ "aurora_rescue",
	  "echo; echo Nothing could be booted. Use the serial console or reset." },
	{ "aurora_fallback",
	  "if test -n \"${aurora_fallback_image}\" -a -n \"${fw_dev_part}\"; then "
	  "load nvme ${fw_dev_part} ${kernel_addr_r} ${aurora_fallback_image} && "
	  "run aurora_fallback_initrd_load && "
	  "booti ${kernel_addr_r} ${aurora_initrd} ${fdtcontroladdr}; "
	  "fi" },
	/*
	 * Without a named initramfs, use the one the boot loader already
	 * placed in memory (m1n1 passes it in /chosen/linux,initrd-*).
	 */
	{ "aurora_fallback_initrd_load",
	  "if test -n \"${aurora_fallback_initrd}\"; then "
	  "load nvme ${fw_dev_part} ${ramdisk_addr_r} ${aurora_fallback_initrd} && "
	  "setenv aurora_initrd ${ramdisk_addr_r}:${filesize}; "
	  "elif test -n \"${aurora_loader_initrd}\"; then "
	  "setenv aurora_initrd ${aurora_loader_initrd}; "
	  "else setenv aurora_initrd -; fi" },
};

/* The initramfs the boot loader placed in memory, as "start:size" */
static void apple_loader_initrd(ofnode chosen)
{
	u64 start, end;
	char buf[40];

	if (ofnode_read_u64(chosen, "linux,initrd-start", &start) ||
	    ofnode_read_u64(chosen, "linux,initrd-end", &end) ||
	    end <= start)
		return;

	snprintf(buf, sizeof(buf), "%llx:%llx", start, end - start);
	env_set("aurora_loader_initrd", buf);
}

static void apple_efi_late_init(bool start_keyboard)
{
	const char *str;
	ofnode chosen;
	int i;

	for (i = 0; i < ARRAY_SIZE(apple_efi_env); i++) {
		if (!env_get(apple_efi_env[i][0]))
			env_set(apple_efi_env[i][0], apple_efi_env[i][1]);
	}

	/*
	 * Replace the generic Apple defaults unless a saved environment
	 * changed them.  USB is neither started at boot nor a boot target
	 * until the USB-C PHY support has been validated; "usb start" still
	 * works by hand.
	 */
	if (!strcmp(env_get("bootcmd") ?: "", CONFIG_BOOTCOMMAND))
		env_set("bootcmd", "run aurora_boot");
	if (!strcmp(env_get("boot_targets") ?: "", "nvme usb"))
		env_set("boot_targets", "nvme");
	if (!strcmp(env_get("preboot") ?: "", "usb start"))
		env_set("preboot", "");
	/*
	 * Boot without a countdown.  With bootdelay 0 autoboot still polls
	 * the console once, so a key held on the serial console (or on the
	 * internal keyboard where U-Boot drives it) stops at the prompt.
	 */
	if (!strcmp(env_get("bootdelay") ?: "", __stringify(CONFIG_BOOTDELAY)))
		env_set("bootdelay", "0");

	/* EFI ConIn uses the active stdin; keep serial input available. */
	if (start_keyboard && IS_ENABLED(CONFIG_APPLE_MTP_KEYB) &&
	    IS_ENABLED(CONFIG_CMDLINE))
		run_command("mtpkbd start", 0);

	chosen = ofnode_path("/chosen");
	if (!ofnode_valid(chosen))
		return;

	str = ofnode_read_string(chosen, "aurora,fallback-image");
	if (str && !env_get("aurora_fallback_image"))
		env_set("aurora_fallback_image", str);
	str = ofnode_read_string(chosen, "aurora,fallback-initrd");
	if (str && !env_get("aurora_fallback_initrd"))
		env_set("aurora_fallback_initrd", str);

	apple_loader_initrd(chosen);
}

/* Prepare the live helper before the keyboard console consumes discovery. */
static int j713_prepare_input(void)
{
	ofnode node, input;
	struct udevice *helper;
	fdt_addr_t data;
	ulong start;
	int ret, index;

	node = ofnode_by_compatible(ofnode_null(), "apple,t8132-rtk-helper-asc4");
	if (!ofnode_valid(node))
		return -ENODEV;
	ret = uclass_get_device_by_ofnode(UCLASS_MISC, node, &helper);
	if (ret) {
		printf("J713: failed to initialize input helper (%d)\n", ret);
		return ret;
	}
	input = ofnode_get_parent(ofnode_get_aliases_node("keyboard"));
	if (!ofnode_valid(input))
		return -ENODEV;
	index = ofnode_stringlist_search(input, "reg-names", "data");
	if (index < 0)
		return index;
	data = ofnode_get_addr_index(input, index);
	if (data == FDT_ADDR_T_NONE)
		return -EINVAL;

	/* AP power ON can precede IOReport/buffer requests. Finish those
	 * startup exchanges before Linux inherits a mailbox it will not poll.
	 * Observe the first HID header without consuming any FIFO bytes. */
	start = get_timer(0);
	while (readl((void *)(data + 0x2c)) < 8 && get_timer(start) < 2000) {
		ret = apple_rtkit_helper_poll(helper, 0);
		if (ret && ret != -ETIMEDOUT) {
			printf("J713: input startup mailbox error %d\n", ret);
			return ret;
		}
		udelay(50);
	}
	printf("J713: input discovery FIFO has %u bytes at handoff\n",
	       readl((void *)(data + 0x2c)));
	if (readl((void *)(data + 0x2c)) < 8)
		return -ETIMEDOUT;
	apple_rtkit_helper_input_ready(helper);
	return 0;
}

int board_late_init(void)
{
	bool start_keyboard = true;
	u32 status = 0;
	phys_addr_t addr;

	env_set("storage_interface", blk_get_uclass_name(UCLASS_NVME));
	env_set("fw_dev_part", asahi_esp_devpart());

	if (IS_ENABLED(CONFIG_APPLE_MTP_KEYB) &&
	    of_machine_is_compatible("apple,j713")) {
		int ret = j713_prepare_input();

		start_keyboard = !ret;
		if (ret)
			printf("J713: input unavailable (%d); continuing boot\n", ret);
	}
	/* T6040: the MTP stays with Linux (apple_rtkit_helper_allowed()). */
	if (of_machine_is_compatible("apple,t6040"))
		start_keyboard = false;
	if (of_machine_is_compatible("apple,t8140") ||
	    of_machine_is_compatible("apple,t8132") ||
	    of_machine_is_compatible("apple,t6040"))
		apple_efi_late_init(start_keyboard);

	/* somewhat based on the Linux Kernel boot requirements:
	 * align by 2M and maximal FDT size 2M
	 */
	status |= !lmb_alloc(SZ_1G, &addr) ? env_set_hex("loadaddr", addr) : 1;
	status |= !lmb_alloc(SZ_2M, &addr) ?
		env_set_hex("fdt_addr_r", addr) : 1;
	status |= !lmb_alloc(SZ_128M, &addr) ?
		env_set_hex("kernel_addr_r", addr) : 1;
	status |= !lmb_alloc(SZ_1G, &addr) ?
		env_set_hex("ramdisk_addr_r", addr) : 1;
	status |= !lmb_alloc(KERNEL_COMP_SIZE, &addr) ?
		env_set_hex("kernel_comp_addr_r", addr) : 1;
	status |= !lmb_alloc(KERNEL_COMP_SIZE, &addr) ?
		env_set_hex("kernel_comp_size", addr) : 1;
	status |= !lmb_alloc(SZ_4M, &addr) ?
		env_set_hex("scriptaddr", addr) : 1;
	status |= !lmb_alloc(SZ_4M, &addr) ?
		env_set_hex("pxefile_addr_r", addr) : 1;

	if (status)
		log_warning("late_init: Failed to set run time variables\n");

	return 0;
}

int ft_board_setup(void *blob, struct bd_info *bd)
{
	struct udevice *dev;
	const char *stdoutname;
	int node, ret, imported;

	imported = 0;
	if (IS_ENABLED(CONFIG_APPLE_J713_FDT))
		imported = apple_j713_import_fdt(blob, gd->fdt_blob);
	if (imported < 0) {
		printf("J713: refused OS devicetree runtime import (%d)\n", imported);
		return imported;
	}

	/* Coprocessors handed over running must be described in every case. */
	if (IS_ENABLED(CONFIG_APPLE_MTP_KEYB)) {
		ret = apple_rtkit_helper_fdt_fixup(blob);
		/*
		 * A refused J713 handoff must not reach Linux. Elsewhere a failed
		 * fixup only costs the OS the running session: keep booting.
		 */
		if (ret && of_machine_is_compatible("apple,j713"))
			return ret;
		if (ret)
			printf("RTKit helper OS handoff fixup failed (%d); continuing\n",
			       ret);
	}
	if (IS_ENABLED(CONFIG_APPLE_J713_FDT) && imported) {
		ret = apple_j713_complete_fdt(blob);
		if (ret)
			return ret;
		printf("J713: OS devicetree runtime import complete\n");
	}

	/* RTKit buffers of an ANS session handed on live stay the firmware's. */
	ret = apple_nvme_fdt_fixup(blob);
	if (ret) {
		printf("ANS: cannot reserve its RTKit buffers for the OS (%d)\n", ret);
		return ret;
	}

	/* The OS finds its firmware on the ESP it was booted from. */
	if (asahi_esp_moved) {
		node = fdt_path_offset(blob, "/chosen");
		if (node >= 0)
			fdt_setprop_string(blob, node, "asahi,efi-system-partition",
					   asahi_esp_uuid);
	}

	/*
	 * Modify the "stdout-path" property under "/chosen" to point
	 * at "/chosen/framebuffer if a keyboard is available and
	 * we're not running under the m1n1 hypervisor.
	 * Developers can override this behaviour by dropping
	 * "vidconsole" from the "stdout" environment variable.
	 */

	/* EL1 means we're running under the m1n1 hypervisor. */
	if (current_el() == 1)
		return 0;

	ret = uclass_find_device(UCLASS_KEYBOARD, 0, &dev);
	if (ret < 0)
		return 0;

	stdoutname = env_get("stdout");
	if (!stdoutname || !strstr(stdoutname, "vidconsole"))
		return 0;

	/* Make sure we actually have a framebuffer. */
	node = fdt_path_offset(blob, "/chosen/framebuffer");
	if (node < 0 || !fdtdec_get_is_enabled(blob, node))
		return 0;

	node = fdt_path_offset(blob, "/chosen");
	if (node < 0)
		return 0;
	fdt_setprop_string(blob, node, "stdout-path", "/chosen/framebuffer");

	return 0;
}
