git clone --depth 1 --no-tags https://github.com/hallba18/efabless-tt06-verilog-template.git f:/verilog_sva_gh_scraper/data/full_repos/763744997
git clone --depth 1 --no-tags https://github.com/chinnapa5264/RTL_Training.git f:/verilog_sva_gh_scraper/data/full_repos/765089344
git clone --depth 1 --no-tags https://github.com/luot-ai/workspace.git f:/verilog_sva_gh_scraper/data/full_repos/763339501
git clone --depth 1 --no-tags https://github.com/Surendhar-3004/Siliconcraft.git f:/verilog_sva_gh_scraper/data/full_repos/761611257
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/Exploring-New-Approach-With-Open-Source-EDA-Tools.git f:/verilog_sva_gh_scraper/data/full_repos/760102111
git clone --depth 1 --no-tags https://github.com/Berkeylddz/KAAN-Integrated-Combat-Management-System.git f:/verilog_sva_gh_scraper/data/full_repos/759398622
git clone --depth 1 --no-tags https://github.com/yllkaberisha/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/758690513
git clone --depth 1 --no-tags https://github.com/kristoffer1110/IC-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/758495461
git clone --depth 1 --no-tags https://github.com/Ramagond15/Scambler.git f:/verilog_sva_gh_scraper/data/full_repos/758425977
git clone --depth 1 --no-tags https://github.com/ParkerManer/Hardware_AES_Encryption_Decryption.git f:/verilog_sva_gh_scraper/data/full_repos/760644690
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/ENCODEC_APB.git f:/verilog_sva_gh_scraper/data/full_repos/758360402
git clone --depth 1 --no-tags https://github.com/zihaonian/TaxiFares.git f:/verilog_sva_gh_scraper/data/full_repos/762741927
git clone --depth 1 --no-tags https://github.com/MoBialyy/AtmSystem.git f:/verilog_sva_gh_scraper/data/full_repos/763179349
git clone --depth 1 --no-tags https://github.com/Umbrier/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/762836886
git clone --depth 1 --no-tags https://github.com/palzhj/kc705_examples.git f:/verilog_sva_gh_scraper/data/full_repos/760472914
git clone --depth 1 --no-tags https://github.com/bhavinshekhada/periplexapb.git f:/verilog_sva_gh_scraper/data/full_repos/763868489
git clone --depth 1 --no-tags https://github.com/tcrdl-ozaki/openmpw_test4.git f:/verilog_sva_gh_scraper/data/full_repos/763901520
git clone --depth 1 --no-tags https://github.com/xjtu-qzj/school-work.git f:/verilog_sva_gh_scraper/data/full_repos/763816899
git clone --depth 1 --no-tags https://github.com/NeedForSpeed1/FPGA_AND_Gate.git f:/verilog_sva_gh_scraper/data/full_repos/766994922
git clone --depth 1 --no-tags https://github.com/JaeHWg/HW1_NORLatch.git f:/verilog_sva_gh_scraper/data/full_repos/765301858
git clone --depth 1 --no-tags https://github.com/ChunTaoPengim/NtuEE-computer-architectureure.git f:/verilog_sva_gh_scraper/data/full_repos/765299432
git clone --depth 1 --no-tags https://github.com/LuisRosado/Mux4a1-Mux6a1.git f:/verilog_sva_gh_scraper/data/full_repos/767034968
git clone --depth 1 --no-tags https://github.com/maraputivishnusai/maraputivishnusai.git f:/verilog_sva_gh_scraper/data/full_repos/759268412
git clone --depth 1 --no-tags https://github.com/ThomasHadner/jku-tt06-pwm-analyzer-hadner.git f:/verilog_sva_gh_scraper/data/full_repos/767245233
git clone --depth 1 --no-tags https://github.com/FPGAmaster-wyc/LVDS_RX_DATA.git f:/verilog_sva_gh_scraper/data/full_repos/767300578
git clone --depth 1 --no-tags https://github.com/a1coughlin/tt06-verilog-template.git f:/verilog_sva_gh_scraper/data/full_repos/763746504
git clone --depth 1 --no-tags https://github.com/Siris-Limx/edge-training-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/761869476
git clone --depth 1 --no-tags https://github.com/elsiery/mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/766023963
git clone --depth 1 --no-tags https://github.com/nayakmaithreyi/4-Week-VSD-internship.git f:/verilog_sva_gh_scraper/data/full_repos/766173745
git clone --depth 1 --no-tags https://github.com/summersfrost/verilog-act.git f:/verilog_sva_gh_scraper/data/full_repos/763060767
git clone --depth 1 --no-tags https://github.com/matahho/Computer-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/767515346
git clone --depth 1 --no-tags https://github.com/chi-an1997/UART.git f:/verilog_sva_gh_scraper/data/full_repos/763305669
git clone --depth 1 --no-tags https://github.com/cristian-stiven/Electronica-Digital-1-G1-E1.git f:/verilog_sva_gh_scraper/data/full_repos/761278576
git clone --depth 1 --no-tags https://github.com/JaeHWg/HW2_Multiplexer_2.git f:/verilog_sva_gh_scraper/data/full_repos/767048146
git clone --depth 1 --no-tags https://github.com/adamb0403/ELEC473_assignment3.git f:/verilog_sva_gh_scraper/data/full_repos/764111072
git clone --depth 1 --no-tags https://github.com/dlrkdgus0625/EE214.git f:/verilog_sva_gh_scraper/data/full_repos/765426818
git clone --depth 1 --no-tags https://github.com/samiyaalizaidi/Direct-Digital-Synthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/760388179
git clone --depth 1 --no-tags https://github.com/gitomo0326/Verilog_Template.git f:/verilog_sva_gh_scraper/data/full_repos/759281557
git clone --depth 1 --no-tags https://github.com/Smallpo1226/FMDLL.git f:/verilog_sva_gh_scraper/data/full_repos/760685954
git clone --depth 1 --no-tags https://github.com/sharkattackk/CPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/765959735
git clone --depth 1 --no-tags https://github.com/kunzn/552Project.git f:/verilog_sva_gh_scraper/data/full_repos/765388871
git clone --depth 1 --no-tags https://github.com/Edu4Chip/Didactic-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/762227496
git clone --depth 1 --no-tags https://github.com/SatvikiSahu/100-days-of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/762134780
git clone --depth 1 --no-tags https://github.com/yagyag12/DigitalDesign.git f:/verilog_sva_gh_scraper/data/full_repos/758120219
git clone --depth 1 --no-tags https://github.com/KALI-08/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/761577316
git clone --depth 1 --no-tags https://github.com/jemjemzzZ/Basic-Arithmetic-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/758525775
git clone --depth 1 --no-tags https://github.com/FranciscoCSUN/CSUN_ISOC.git f:/verilog_sva_gh_scraper/data/full_repos/759503122
git clone --depth 1 --no-tags https://github.com/Sewar-Wesam/Design-and-Verify-Multi-Cycle-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/759381232
git clone --depth 1 --no-tags https://github.com/Junkotron/fpga_memtest.git f:/verilog_sva_gh_scraper/data/full_repos/759939332
git clone --depth 1 --no-tags https://github.com/Ahmedwagdymohy/Spartan6-DSP48A1-Project.git f:/verilog_sva_gh_scraper/data/full_repos/759504996
git clone --depth 1 --no-tags https://github.com/Sharmilas18/AHB2APB-bridge.git f:/verilog_sva_gh_scraper/data/full_repos/762022583
git clone --depth 1 --no-tags https://github.com/AxelRueG/rv32i_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/762542382
git clone --depth 1 --no-tags https://github.com/chandermani209/MIPS_32.git f:/verilog_sva_gh_scraper/data/full_repos/762247119
git clone --depth 1 --no-tags https://github.com/Vinay5689/myrepo.git f:/verilog_sva_gh_scraper/data/full_repos/762620693
git clone --depth 1 --no-tags https://github.com/soyak38/caravelv1.git f:/verilog_sva_gh_scraper/data/full_repos/762667355
git clone --depth 1 --no-tags https://github.com/oykunsay/VHDL-Histogram-Equalization.git f:/verilog_sva_gh_scraper/data/full_repos/763019865
git clone --depth 1 --no-tags https://github.com/poojitha-lagidi/seven-segment-display-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/763109888
git clone --depth 1 --no-tags https://github.com/Mario-o-Ghaly/Pipelined-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/763560257
git clone --depth 1 --no-tags https://github.com/thejoeloy/rv32i_pipelined_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/763854576
git clone --depth 1 --no-tags https://github.com/bhavinshekhada/UART-PROTOCOL.git f:/verilog_sva_gh_scraper/data/full_repos/763875685
git clone --depth 1 --no-tags https://github.com/KianRafati/N-bit-Signed-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/764126066
git clone --depth 1 --no-tags https://github.com/Ramya12805/iverilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/762656900
git clone --depth 1 --no-tags https://github.com/AbhishekDutta96/Physical-Implementation-RTL-to-GDS-II-of-Up-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/764783713
git clone --depth 1 --no-tags https://github.com/kjstanford/ee180_lab_3.git f:/verilog_sva_gh_scraper/data/full_repos/764340395
git clone --depth 1 --no-tags https://github.com/SUE3K/ic_contest.git f:/verilog_sva_gh_scraper/data/full_repos/764994333
git clone --depth 1 --no-tags https://github.com/LanceLander/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/763745980
git clone --depth 1 --no-tags https://github.com/Ch0rtik/verilog-portfolio.git f:/verilog_sva_gh_scraper/data/full_repos/758227959
git clone --depth 1 --no-tags https://github.com/farug/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/765204722
git clone --depth 1 --no-tags https://github.com/efabless/EF_QSPI_FLASH_CTRL.git f:/verilog_sva_gh_scraper/data/full_repos/765142053
git clone --depth 1 --no-tags https://github.com/ASHRAF2230/ITVM.git f:/verilog_sva_gh_scraper/data/full_repos/766630120
git clone --depth 1 --no-tags https://github.com/smrithigUCI/OpenROAD-Cloud-.git f:/verilog_sva_gh_scraper/data/full_repos/766678281
git clone --depth 1 --no-tags https://github.com/zsxpdsyz/asplos24-aec-lifting.git f:/verilog_sva_gh_scraper/data/full_repos/763864232
git clone --depth 1 --no-tags https://github.com/riy-1/traffic-light-asic.git f:/verilog_sva_gh_scraper/data/full_repos/764458414
git clone --depth 1 --no-tags https://github.com/shirleylin053/Hardware-Design_Final.git f:/verilog_sva_gh_scraper/data/full_repos/766976933
git clone --depth 1 --no-tags https://github.com/saltyee1/ic_contetst_2021.git f:/verilog_sva_gh_scraper/data/full_repos/767443953
git clone --depth 1 --no-tags https://github.com/tpeterso8/tt.git f:/verilog_sva_gh_scraper/data/full_repos/763749069
git clone --depth 1 --no-tags https://github.com/PriyankaMoharana/Automatic_Washing_Machine..git f:/verilog_sva_gh_scraper/data/full_repos/767615495
git clone --depth 1 --no-tags https://github.com/justinsim02/Running-Mean-FIR-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/767318419
git clone --depth 1 --no-tags https://github.com/damor-rbz/tt06_int_divider.git f:/verilog_sva_gh_scraper/data/full_repos/762643725
git clone --depth 1 --no-tags https://github.com/gpham2/music-synthesizer-basys3.git f:/verilog_sva_gh_scraper/data/full_repos/764904395
git clone --depth 1 --no-tags https://github.com/Dhanya3012/VSD.git f:/verilog_sva_gh_scraper/data/full_repos/760297583
git clone --depth 1 --no-tags https://github.com/tzahiperetz/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/766271164
git clone --depth 1 --no-tags https://github.com/MuhammadWamiq003/rV32i_Single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/764448464
git clone --depth 1 --no-tags https://github.com/mfaizan-10xe/FIFO_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/767623235
git clone --depth 1 --no-tags https://github.com/khizaralishah1/qonv-ai.git f:/verilog_sva_gh_scraper/data/full_repos/760469479
git clone --depth 1 --no-tags https://github.com/ananyabhatia/cpu-processor.git f:/verilog_sva_gh_scraper/data/full_repos/761918131
git clone --depth 1 --no-tags https://github.com/hQian2718/M152A.git f:/verilog_sva_gh_scraper/data/full_repos/767744776
git clone --depth 1 --no-tags https://github.com/nathangross1/die_roller_project.git f:/verilog_sva_gh_scraper/data/full_repos/763746603
git clone --depth 1 --no-tags https://github.com/Berkeylddz/Sequential-Circuits-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/759397986
git clone --depth 1 --no-tags https://github.com/ColinGMcMillen/Verilog-Image-Processing.git f:/verilog_sva_gh_scraper/data/full_repos/758634200
git clone --depth 1 --no-tags https://github.com/uygarersoy/BBM233.git f:/verilog_sva_gh_scraper/data/full_repos/758535591
git clone --depth 1 --no-tags https://github.com/kayameltem/Sequential-Circuits-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/758901644
git clone --depth 1 --no-tags https://github.com/kayameltem/Final-Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/758903156
git clone --depth 1 --no-tags https://github.com/lazar2222/Image-Scaling-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/757990463
git clone --depth 1 --no-tags https://github.com/arsalanjabbari/Image-Processing-Chain-Code-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/758604532
git clone --depth 1 --no-tags https://github.com/donn/caravel_aes_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/760337748
git clone --depth 1 --no-tags https://github.com/dhwanish-3/Verilog-Programming-Logic-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/760032243
git clone --depth 1 --no-tags https://github.com/teodora1grigoras/Verilog-image-processing.git f:/verilog_sva_gh_scraper/data/full_repos/761774911
git clone --depth 1 --no-tags https://github.com/xarey0629/Multi-Cycled_L1-Cache_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/761846912
git clone --depth 1 --no-tags https://github.com/muthuraman0508/and_gate.git f:/verilog_sva_gh_scraper/data/full_repos/762258633
