$date
	Mon Sep 02 15:17:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! sum1 $end
$var wire 1 " carry1 $end
$var reg 1 # extra_input $end
$var reg 1 $ i0 $end
$var reg 1 % i1 $end
$var reg 1 & i2 $end
$var reg 1 ' y_compliment $end
$scope module uut $end
$var wire 1 # extra_input $end
$var wire 1 ( final_and_output $end
$var wire 1 $ i0 $end
$var wire 1 % i1 $end
$var wire 1 & i2 $end
$var wire 1 ' y_compliment $end
$var wire 1 ! sum1 $end
$var wire 1 ) sum $end
$var wire 1 " carry1 $end
$var wire 1 * carry $end
$scope module fa $end
$var wire 1 + c1 $end
$var wire 1 , c2 $end
$var wire 1 * carry $end
$var wire 1 $ i0 $end
$var wire 1 % i1 $end
$var wire 1 & i2 $end
$var wire 1 - s1 $end
$var wire 1 ) sum $end
$upscope $end
$scope module ha $end
$var wire 1 ( a $end
$var wire 1 # b $end
$var wire 1 " carry1 $end
$var wire 1 ! sum1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1)
1#
1'
1&
#20
1*
0)
1,
0!
1-
0#
1%
#30
1"
1(
1)
0,
0!
0-
1+
1#
1$
#40
0)
1,
1*
0"
0(
1-
0+
0#
0'
0%
#50
0*
1!
1)
0,
1#
1'
0&
1%
0$
#60
0)
1*
0-
1+
0'
1$
#70
0!
1)
0#
1&
#80
