# Escape Routing Milestones

This page collects links around papers that try to settle the "Escape Routing" problem. The following paragraphs list many papers that try to contribute to this problem.

1.  【分层连线，相关程度较低】J. McDaniel, Z. Zimmerman, D. Grissom and P. Brisk, "PCB Escape Routing and Layer Minimization for Digital Microfluidic Biochips," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 36, no. 1, pp. 69-82, Jan. 2017.
  doi: 10.1109/TCAD.2016.2568199
  keywords: {biological techniques;circuit optimisation;lab-on-a-chip;microfluidics;network routing;printed circuit design;printed circuit interconnections;PCB escape routing;digital microfluidic biochips;layer minimization;multiterminal escape routing algorithm;negotiated congestion based single terminal escape router;printed circuit board design;Algorithm design and analysis;Electrodes;Law;Pins;Printed circuits;Routing;Design automation;digital microfluidics;escape routing;printed circuit board (PCB)},
  [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7469863&isnumber=7790916)].[[pdf](https://trinkle23897.github.io/pdf/PCB+Escape+Routing+and+Layer+Minimization+for+Digital+Microfluidic+Biochips.pdf)]

2.  【正方形往四周连线，最小费用流，无间距，相关程度较高】Fengxian Jiao and Sheqin Dong, "Ordered Escape routing for grid pin array based on Min-cost Multi-commodity Flow," *2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)*, Macau, 2016, pp. 384-389.
  doi: 10.1109/ASPDAC.2016.7428042
  keywords: {network routing;printed circuit design;CPU time;basic network model;capacity transformation;final correct MMCF model;grid pin array;min-cost multi-commodity flow approach;non-crossing transformation;ordered escape routing;ordering transformation;wire length;Computer science;Image edge detection;Law;Pins;Routing;Wires},
  [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7428042&isnumber=7427971)].[[pdf](https://trinkle23897.github.io/pdf/Ordered+Escape+Routing+for+Grid+Pin+Array+Based+on+Min-cost+Multi-commodity+Flow.pdf)]

3.  【两侧连线，网络流，无间距，相关程度低】Sattar Kashif and Ignjatovic Aleksandar, "Simultaneous Escape Routing using Network Flow Optimization," Malaysian Journal of Computer Science . 2016, Vol. 29 Issue 2, p86-105. 20p. [[URL](http://web.b.ebscohost.com/abstract?direct=true&profile=ehost&scope=site&authtype=crawler&jrnl=01279084&AN=119717846&h=IJ3Gk45hNCYIPHmL8SZZKqUUUPwh53RTcdBunkQ6k7LkVyQKCv%2bX6Br7DHa%2fbTNyPBYccOtSAAeYDLoNZuDO8g%3d%3d&crl=c&resultNs=AdminWebAuth&resultLocal=ErrCrlNotAuth&crlhashurl=login.aspx%3fdirect%3dtrue%26profile%3dehost%26scope%3dsite%26authtype%3dcrawler%26jrnl%3d01279084%26AN%3d119717846)].[[pdf](https://trinkle23897.github.io/pdf/Simultaneous+Escape+Routing+Using+Network+Flow+Optimization.pdf)]

4.  【矩形往四周连线，有间距，相关程度高（似乎是构造/迭代？）】S. I. Lei and W. K. Mak, "Optimizing Pin Assignment and Escape Routing for Blind-via-Based PCBs," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 35, no. 2, pp. 246-259, Feb. 2016.
  doi: 10.1109/TCAD.2015.2460458
  keywords: {electronics packaging;optimisation;printed circuit design;vias;blind-via-based PCB;escape routing;grid pin array;package-board co-design;pin assignment;printed circuit board designs;Arrays;Law;Pins;Routing;Solids;Wires;Blind vias;differential pairs;escape routing;package-board co-design;pin assignment;single-ended signals},
  [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7165641&isnumber=7384660)].[[pdf](https://trinkle23897.github.io/pdf/Optimizing+Pin+Assignment+and+Escape+Routing+for+Blind-via-Based+PCBs.pdf)]

5.  【把整个系统的所有因素都考虑进来了，网络流求解线性规划问题，相关程度较低】K. Sattar and A. Naveed, "Ordered escape routing using network flow and optimization model," *2015 6th International Conference on Automation, Robotics and Applications (ICARA)*, Queenstown, 2015, pp. 563-568.
  doi: 10.1109/ICARA.2015.7081209
  keywords: {ball grid arrays;network routing;optimisation;printed circuit design;BGA based integrated circuits;design rules;escape boundary;flow model;inter-pin capacity;length matching;length routing;optimization model;ordered escape routing;pin count;planarity;Integrated circuit modeling;Joining processes;Optimization;Pins;Robots;Routing;Semiconductor device modeling;BGA;Flow Model;Optimization Modelling;Ordered Escape Routing;PCB},
  [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7081209&isnumber=7081113)].[[pdf](https://trinkle23897.github.io/pdf/Ordered+Escape+Routing+Using+Network+Flow+and+Optimization+Model.pdf)]

6.  【正方形往四周连线，连线为六角形，有间距，速度快，相关程度高】K. Wang, S. Dong, H. Wang, Q. Chen and T. Lin, "Mixed-Crossing-Avoided Escape Routing of Mixed-Pattern Signals on Staggered-Pin-Array PCBs," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 33, no. 4, pp. 571-584, April 2014.
  doi: 10.1109/TCAD.2014.2301676
  keywords: {circuit optimisation;integer programming;linear programming;network routing;printed circuits;Boolean coding-driven algorithm;differential-pair escape routing;high-speed PCB routing;mixed-crossing-avoided escape routing;mixed-pattern signals;single-signal escape routing;slice-based method;slice-based speedup strategy;staggered-pin-array PCBs;unified ILP model;wire length reduction;Optimization;Pin arrays;Routing;Wires;Differential pair;escape routing;mixed crossing;mixed-pattern signals;single signal;staggered pin array},
  [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6774561&isnumber=6774487)].[[pdf](https://trinkle23897.github.io/pdf/Mixed-Crossing-Avoided+Escape+Routing+of+Mixed-Pattern+Signals+on+Staggered-Pin-Array+PCBs.pdf)]

7.  【与1重复】J. McDaniel, D. Grissom and P. Brisk, "Multi-terminal PCB escape routing for digital microfluidic biochips using negotiated congestion," *2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC)*, Playa del Carmen, 2014, pp. 1-6.
  doi: 10.1109/VLSI-SoC.2014.7004181
  keywords: {bioMEMS;biological techniques;lab-on-a-chip;microfluidics;network routing;printed circuit design;FPGA routing;control pin;digital microfluidic biochips;maze routing;multiple electrodes;multiterminal PCB escape routing;multiterminal escape routing solutions;negotiated congestion;pin-constrained DMFBs;printed circuit board design;single-terminal nets;Algorithm design and analysis;Arrays;Benchmark testing;Electrodes;Pins;Routing;Wires},
  [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7004181&isnumber=7004150)].[[pdf](https://trinkle23897.github.io/pdf/Multi-terminal+PCB+escape+routing+for+digital+microfluidic+biochips+using+negotiated+congestion.pdf)]

8.  【矩形往四周连线，连线为六角形，有间距，线性规划，相关程度高】Y. K. Ho, H. C. Lee and Y. W. Chang, "Escape Routing for Staggered-Pin-Array PCBs," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 32, no. 9, pp. 1347-1356, Sept. 2013.
  doi: 10.1109/TCAD.2013.2259539
  keywords: {integer programming;linear programming;network routing;printed circuit design;complex printed circuit board designs;escape routing;grid arrays;integer linear programming-based algorithm;orthogonal-side wiring style;pin density;pin number;routing resource;staggered-pin-array PCB;Algorithm design and analysis;Printed circuits;Routing;Wires;Wiring;Linear programming;physical design;printed circuit board;routing},
  [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6582597&isnumber=6582559)].[[pdf](https://trinkle23897.github.io/pdf/Escape+Routing+for+Staggered-Pin-Array+PCBs.pdf)]

9.  【两侧连线，有间距，相关程度低】Y. J. Lee, H. M. Chen and C. Y. Chin, "On simultaneous escape routing of length matching differential signalings," *2013 IEEE Electrical Design of Advanced Packaging Systems Symposium (EDAPS)*, Nara, 2013, pp. 177-180.doi: 10.1109/EDAPS.2013.6724418keywords: {integrated circuit design;network routing;printed circuit design;B-escape router;ILP solutions;PCB design;dense circuit boards;differential pair skew reduction;differential signalings;length matching;simultaneous escape routing;Conferences;Design automation;Pins;Printed circuits;Routing;Tiles;Wires},[[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6724418&isnumber=6724381)].[[pdf](https://trinkle23897.github.io/pdf/On+Simultaneous+Escape+Routing+of+Length+Matching+Differential+Signalings.pdf)]

10.  【线性规划，分层，8联通，相关程度较高】S. I. Lei and W. K. Mak, "Simultaneous Constrained Pin Assignment and Escape Routing Considering Differential Pairs for FPGA-PCB Co-Design," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 32, no. 12, pp. 1866-1878, Dec. 2013.
  doi: 10.1109/TCAD.2013.2276536
  keywords: {circuit optimisation;field programmable gate arrays;integer programming;linear programming;logic design;network routing;printed circuit design;FPGA pin assignment problem;FPGA-PCB codesign;PCB escape routing problem;PCB routing layers;constrained pin assignment;differential pair;field programmable gate array;integer linear programming;printed circuit board;total wirelength;Design automation;Field programmable gate arrays;Integer linear programming;Printed circuits;Differential pairs;escape routing;field-programmable gate array (FPGA)-printed circuit board (PCB) co-design;pin assignment},
  [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6663243&isnumber=6663223)].[[pdf](https://trinkle23897.github.io/pdf/Simultaneous+Constrained+Pin+Assignment+and+Escape+Routing+Considering+Differential+Pairs+for+FPGA-PCB+Co-design.pdf)]

11.  【正方形往四周连线，有间距，网络流，线性规划，相关程度高】Pei-Ci Wu and M. D. F. Wong, "Network flow modeling for escape routing on staggered pin arrays," *2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)*, Yokohama, 2013, pp. 193-198.
   doi: 10.1109/ASPDAC.2013.6509595
   keywords: {telecommunication network routing;capacity constraints;escape routing;hexagonal arrays;industrial designs;network flow modeling;pin density;staggered pin arrays;Equations;Law;Mathematical model;Pins;Routing;Wires},
   [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6509595&isnumber=6509548)].[[pdf](https://trinkle23897.github.io/pdf/Network+Flow+Modeling+for+Escape+Routing+on+Staggered+Pin+Arrays.pdf)]

12.  【矩形往四周连线，连线为六角形，有间距，分层，相关程度高】Y. K. Ho, Xin-Wei Shih, Y. W. Chang and C. K. Cheng, "Layer minimization in escape routing for staggered-pin-array PCBs," *2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)*, Yokohama, 2013, pp. 187-192.
     doi: 10.1109/ASPDAC.2013.6509594
     keywords: {cost reduction;network routing;printed circuit design;printed circuit manufacture;PCB design;escaped pin selection method;grid pin array;layer minimization;manufacturing cost reduction;multilayer escape routing problem;staggered-pin-array PCB;Arrays;Nonhomogeneous media;Pins;Routing;Structural rings;Tiles;Wires},
     [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6509594&isnumber=6509548)].[[pdf](https://trinkle23897.github.io/pdf/Layer+Minimization+in+Escape+Routing+for+Staggered-Pin-Array+PCBs.pdf)]

13.  【板子之间互相连线，指定位置，有间距，启发式算法，相关程度较低】C. Y. Chin and H. M. Chen, "Simultaneous escape routing on multiple components for dense PCBs," *2013 IEEE Electrical Design of Advanced Packaging Systems Symposium (EDAPS)*, Nara, 2013, pp. 138-141.
     doi: 10.1109/EDAPS.2013.6724408
     keywords: {printed circuit design;printed circuit layout;PCB;routing algorithm;simultaneous escape routing;Algorithm design and analysis;Asia;Bismuth;Design automation;Heuristic algorithms;Pins;Routing},
     [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6724408&isnumber=6724381)].[[pdf](https://trinkle23897.github.io/pdf/Simultaneous+Escape+Routing+on+Multiple+Components+for+Dense+PCBs.pdf)]

14.  【指定连接位置，最大流，相关程度较低】Tai-Hung Li, Wan-Chun Chen, Xian-Ting Cai and Tai-Chen Chen, "Escape routing of differential pairs considering length matching," *17th Asia and South Pacific Design Automation Conference*, Sydney, NSW, 2012, pp. 139-144.
     doi: 10.1109/ASPDAC.2012.6164934
     keywords: {network routing;printed circuit design;PCB designs;average differential-pair skews;differential pair escape routing problem;length-matching differential pairs;min-cost max-flow;min-cost median points;network-flow approach;Algorithm design and analysis;Benchmark testing;Joining processes;Pins;Routing;Tiles;Wires},
     [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6164934&isnumber=6164924)].[[pdf](https://trinkle23897.github.io/pdf/Escape+Routing+of+Differential+Pairs+Considering+Length+Matching.pdf)]

15.  【$45^\circ$，网络流，可分层，相关程度较高】T. Yan and M. D. F. Wong, "Correctly Modeling the Diagonal Capacity in Escape Routing," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 31, no. 2, pp. 285-293, Feb. 2012.
     doi: 10.1109/TCAD.2011.2169258
     keywords: {electronics packaging;network routing;printed circuits;PCB;diagonal capacity;escape routing;missing pins;network flow model;packages;printed circuit boards;Network management;Printed circuits;Routing;Wires;45$^{circ}$ routing;diagonal capacity;escape routing;missing pin;network flow;package routing;printed circuit board (PCB) routing},
     [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6132657&isnumber=6132613)].[[pdf](https://trinkle23897.github.io/pdf/Correctly+Modeling+the+Diagonal+Capacity+in+Escape+Routing.pdf)]

16.  【矩形逃逸（不是路线逃逸），相关程度低】Q. Ma and M. D. F. Wong, "NP-Completeness and an Approximation Algorithm for Rectangle Escape Problem With Application to PCB Routing," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 31, no. 9, pp. 1356-1365, Sept. 2012.

     doi: 10.1109/TCAD.2012.2193581
     keywords: {approximation theory;integer programming;iterative methods;linear programming;network routing;printed circuit testing;ILP relaxation;NP-completeness;REP;approximation algorithm;industrial PCB bus escape routing problems;integer linear programming relaxation;iterative refinement procedure;postprocessing step;printed circuit board bus escape routing;rectangle escape problem;rounding technique;test cases;Algorithm design and analysis;Approximation algorithms;Approximation methods;Linear programming;Printed circuits;Routing;Approximation algorithm;NP-completeness;linear programming relaxation;printed circuit board (PCB) routing},
     [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6269973&isnumber=6269957)].[[pdf](https://trinkle23897.github.io/pdf/NP-Completeness+and+an+Approximation+Algorithm+for+Rectangle+Escape+Problem+With+Application+to+PCB+Routing.pdf)]

17.  【两侧连线，指定连线位置，相关程度低】J. T. Yan, T. Y. Sung and Z. W. Chen, "Simultaneous escape routing based on routability-driven net ordering," *2011 IEEE International SOC Conference*, Taipei, 2011, pp. 81-86.
   doi: 10.1109/SOCC.2011.6085100
   keywords: {network routing;Kong flow-based approach;pxq pin array;routability-driven net ordering;rxs pin array;simultaneous escape routing;Arrays;Bipartite graph;Clocks;Joining processes;Pins;Routing;Wires},
   [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6085100&isnumber=6085068)].[[pdf](https://trinkle23897.github.io/pdf/Simultaneous+Escape+Routing+Based+on+Routability-Driven+Net+Ordering.pdf)]

18.  【两侧连线，指定连线位置，相关程度低】L. Luo, T. Yan, Q. Ma, M. D. F. Wong and T. Shibuya, "A New Strategy for Simultaneous Escape Based on Boundary Routing," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 30, no. 2, pp. 205-214, Feb. 2011.

   doi: 10.1109/TCAD.2010.2097173
   keywords: {circuit layout CAD;network routing;printed circuit design;Cadence Allegro PCB router;boundary routing;clustering strategy;dense circuit boards;simultaneous escape routing;Clocks;Clustering algorithms;Pins;Printed circuits;Routing;Switches;Topology;Boundary routing;computer-aided design;escape routing;printed circuit board (PCB)},
   [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5689348&isnumber=5689108)].[[pdf](https://trinkle23897.github.io/pdf/A+New+Strategy+for+Simultaneous+Escape+Based+on+Boundary+Routing.pdf)]

19.  【是一篇分析综述的文章，相关程度一般，但是比较了几种算法】B. Jaiswal, M. K. Roy and A. H. Titus, "Escape Routing in Modern Area Array Packaging: An Analysis of Need, Trend, and Capability," in *IEEE Transactions on Advanced Packaging*, vol. 33, no. 1, pp. 13-18, Feb. 2010.
   doi: 10.1109/TADVP.2009.2035304
   keywords: {network routing;packaging;product design;area array packaging;die-package designs;input-output routing;maximum I-O density;product design;Area array package;die-size;escape routing design;input/output (I/O) terminals;layer-count;micro-via;package substrate;trace width and spacing;two-layer routing},
   [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5345717&isnumber=5423263)].[[pdf](https://trinkle23897.github.io/pdf/Escape+Routing+in+Modern+Area+Array+Packaging.pdf)]

20.  【指定连线位置，相关程度低】Lijuan Luo and Martin D. F. Wong. 2008. Ordered escape routing based on Boolean satisfiability. In *Proceedings of the 2008 Asia and South Pacific Design Automation Conference* (ASP-DAC '08). IEEE Computer Society Press, Los Alamitos, CA, USA, 244-249. [[URL](http://dl.acm.org/citation.cfm?id=1356802.1356865)].[[pdf](https://trinkle23897.github.io/pdf/Ordered+escape+routing+based+on+Boolean+satisfiability.pdf)]

21.  【两侧连线，指定连线位置，相关程度较低】M. M. Ozdal, M. D. F. Wong and P. S. Honsinger, "Simultaneous Escape-Routing Algorithms for Via Minimization of High-Speed Boards," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 27, no. 1, pp. 84-95, Jan. 2008.
   doi: 10.1109/TCAD.2007.907274
   keywords: {high-speed integrated circuits;network routing;printed circuit design;randomised algorithms;circuit complexities;escape-routing algorithms;high-speed boards minimization;high-speed-design constraints;package routing;printed circuit board;randomized algorithms;transistor size;Design constraints;escape routing;package routing;printed circuit board;randomized algorithms;via minimization},
   [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4359939&isnumber=4407552)].[[pdf](https://trinkle23897.github.io/pdf/Simultaneous+escape-routing+algorithms+for+via+minimization+of+high-speed+boards.pdf)]

22.  【四周逃逸，网络流，相关程度较高】J. W. Fang, I. J. Lin, Y. W. Chang and J. H. Wang, "A Network-Flow-Based RDL Routing Algorithmz for Flip-Chip Design," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 26, no. 8, pp. 1417-1429, Aug. 2007.
   doi: 10.1109/TCAD.2007.891364
   keywords: {application specific integrated circuits;flip-chip devices;integrated circuit bonding;integrated circuit design;integrated circuit interconnections;integrated circuit packaging;assignment problem;bump pads;chip density;critical wirelength;cross-point assignment stage;flip-chip design;flip-chip package;net ordering determination stage;network-flow-based RDL routing algorithm;packaging method;pad-limited application-specific integrated circuit design;signal skews;total wirelength reduction;track assignment stage;two-stage global routing technique;wire-bonding pads;Algorithm design and analysis;Bonding;Electronics packaging;Inductance;Integrated circuit packaging;Integrated circuit synthesis;Integrated circuit technology;Joining processes;Routing;Very large scale integration;Detailed routing;global routing;physical design},
   [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4271551&isnumber=4271545)].[[pdf](https://trinkle23897.github.io/pdf/A+Network-Flow-Based+RDL+Routing+Algorithmz+for+Flip-Chip+Design.pdf)]

23.  【松弛算法，两两板内配对，相关程度较低】M. M. Ozdal, "Escape Routing For Dense Pin Clusters In Integrated Circuits," *2007 44th ACM/IEEE Design Automation Conference*, San Diego, CA, 2007, pp. 49-54.
   keywords: {computational complexity;integrated circuit design;network routing;Lagrangian-relaxation algorithm;circuit densities;dense pin clusters;detailed routing;escape routing;integrated circuit;multicommodity flow;polynomial-time algorithm;Algorithm design and analysis;Circuits;Clustering algorithms;Design for manufacture;Hardware;Iterative algorithms;Lagrangian functions;Polynomials;Routing;Wire;Algorithms;Design;Detailed routing;escape routing;multi-commodity flow},
   [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4261142&isnumber=4261114)].[[pdf](https://trinkle23897.github.io/pdf/Escape+routing+for+dense+pin+clusters+in+integrated+circuits.pdf)]

24.  【两侧连线，总线排序问题转LCIS，相关程度较低】Hui Kong, Tan Yan, Martin D. F. Wong, and Muhammet Mustafa Ozdal. 2007. Optimal bus sequencing for escape routing in dense PCBs. In *Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design* (ICCAD '07). IEEE Press, Piscataway, NJ, USA, 390-395. [[URL](http://dl.acm.org/citation.cfm?id=1326073.1326154)].[[pdf](https://trinkle23897.github.io/pdf/Optimal+bus+sequencing+for+escape+routing+in+dense+PCBs.pdf)]

25.  【两侧连线，指定连线位置，随机化，相关程度低】M. M. Ozdal and M. D. F. Wong, "Algorithms for simultaneous escape routing and Layer assignment of dense PCBs," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, no. 8, pp. 1510-1522, Aug. 2006.
   doi: 10.1109/TCAD.2005.857376
   keywords: {circuit complexity;network routing;polynomials;printed circuits;randomised algorithms;circuit complexity;dense components;escape routing;layer assignment;maximal planar routing solution;polynomial-time algorithm;printed circuit board routing;randomized algorithm;Algorithm design and analysis;Complexity theory;Control systems;Multichip modules;Packaging;Pins;Polynomials;Printed circuits;Routing;Scalability;Algorithms;escape routing;layer assignment;longest path with forbidden pairs;printed circuit board},
   [[URL](http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1637740&isnumber=34329)].[[pdf](https://trinkle23897.github.io/pdf/Algorithms+for+simultaneous+escape+routing+and+layer+assignment+of+dense+PCBs.pdf)]

26. 【正方形往四周连线，构造法，任意角度，相关程度高】Man-Fai Yu and Wayne Wei-Ming Dai. 1995. Single-layer fanout routing and routability analysis for Ball Grid Arrays. In *Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design* (ICCAD '95). IEEE Computer Society, Washington, DC, USA, 581-586. [[URL](http://dl.acm.org/citation.cfm?id=224841.225119)].[[pdf](https://trinkle23897.github.io/pdf/Single-Layer+Fanout+Routing+and+Routability+Analysis+for+Ball+Grid+Arrays.pdf)]