Timing Analyzer report for de0_nano
Fri Nov 08 12:12:19 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'virtual_clock:vclock|virt_clk'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'virtual_clock:vclock|virt_clk'
 16. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 17. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 26. Slow 1200mV 0C Model Setup: 'virtual_clock:vclock|virt_clk'
 27. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 28. Slow 1200mV 0C Model Hold: 'virtual_clock:vclock|virt_clk'
 29. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 30. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 38. Fast 1200mV 0C Model Setup: 'virtual_clock:vclock|virt_clk'
 39. Fast 1200mV 0C Model Hold: 'virtual_clock:vclock|virt_clk'
 40. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 41. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 42. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; de0_nano                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.59        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  43.4%      ;
;     Processor 3            ;   1.4%      ;
;     Processors 4-16        ;   1.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; CLOCK_50                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                      ;
; virtual_clock:vclock|virt_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { virtual_clock:vclock|virt_clk } ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                  ;
+------------+-----------------+-------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note ;
+------------+-----------------+-------------------------------+------+
; 18.05 MHz  ; 18.05 MHz       ; CLOCK_50                      ;      ;
; 375.09 MHz ; 375.09 MHz      ; virtual_clock:vclock|virt_clk ;      ;
+------------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                     ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; CLOCK_50                      ; -54.407 ; -2380.278     ;
; virtual_clock:vclock|virt_clk ; -1.666  ; -12.938       ;
+-------------------------------+---------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                    ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; CLOCK_50                      ; 0.342 ; 0.000         ;
; virtual_clock:vclock|virt_clk ; 0.358 ; 0.000         ;
+-------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -2.167 ; -181.218           ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 0.890 ; 0.000              ;
+----------+-------+--------------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLOCK_50                      ; -3.000 ; -261.000      ;
; virtual_clock:vclock|virt_clk ; -1.000 ; -14.000       ;
+-------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                     ;
+---------+--------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -54.407 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.291      ; 55.693     ;
; -54.310 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.291      ; 55.596     ;
; -54.280 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.291      ; 55.566     ;
; -54.245 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 55.560     ;
; -54.148 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 55.463     ;
; -54.132 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.291      ; 55.418     ;
; -54.118 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 55.433     ;
; -53.970 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 55.285     ;
; -53.878 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_clk   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 55.193     ;
; -53.781 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_clk   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 55.096     ;
; -53.751 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_clk   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 55.066     ;
; -53.603 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_clk   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 54.918     ;
; -49.945 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.267     ;
; -49.945 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.267     ;
; -49.944 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.266     ;
; -49.910 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.241     ;
; -49.909 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.240     ;
; -49.852 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.183     ;
; -49.848 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.170     ;
; -49.848 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.170     ;
; -49.847 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.169     ;
; -49.846 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.177     ;
; -49.845 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.176     ;
; -49.840 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.171     ;
; -49.818 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.140     ;
; -49.818 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.140     ;
; -49.817 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.139     ;
; -49.813 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.144     ;
; -49.812 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.143     ;
; -49.811 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 51.117     ;
; -49.811 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 51.117     ;
; -49.809 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 51.115     ;
; -49.805 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.127     ;
; -49.804 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 51.110     ;
; -49.804 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.126     ;
; -49.799 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.121     ;
; -49.783 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.114     ;
; -49.782 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.113     ;
; -49.755 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.086     ;
; -49.749 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.080     ;
; -49.748 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.079     ;
; -49.743 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.074     ;
; -49.725 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.056     ;
; -49.719 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.050     ;
; -49.718 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.049     ;
; -49.714 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 51.020     ;
; -49.714 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 51.020     ;
; -49.713 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.044     ;
; -49.712 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 51.018     ;
; -49.711 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 51.009     ;
; -49.710 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 51.008     ;
; -49.709 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 51.007     ;
; -49.709 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 51.007     ;
; -49.708 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.030     ;
; -49.707 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 51.013     ;
; -49.707 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.029     ;
; -49.704 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.035     ;
; -49.703 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.034     ;
; -49.702 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.024     ;
; -49.695 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 51.002     ;
; -49.693 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 51.024     ;
; -49.685 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 50.983     ;
; -49.684 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 50.990     ;
; -49.684 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 50.990     ;
; -49.682 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 50.988     ;
; -49.678 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 51.000     ;
; -49.677 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 50.983     ;
; -49.677 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 50.999     ;
; -49.674 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 50.972     ;
; -49.672 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 50.994     ;
; -49.670 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 50.992     ;
; -49.670 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 50.992     ;
; -49.669 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 50.991     ;
; -49.635 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 50.966     ;
; -49.634 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 50.965     ;
; -49.614 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 50.912     ;
; -49.613 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 50.911     ;
; -49.612 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 50.910     ;
; -49.612 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 50.910     ;
; -49.607 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 50.938     ;
; -49.606 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 50.937     ;
; -49.598 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 50.905     ;
; -49.596 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 50.927     ;
; -49.588 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 50.886     ;
; -49.584 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 50.882     ;
; -49.583 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 50.881     ;
; -49.582 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 50.880     ;
; -49.582 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 50.880     ;
; -49.577 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 50.908     ;
; -49.577 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 50.908     ;
; -49.577 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 50.875     ;
; -49.576 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 50.907     ;
; -49.571 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 50.902     ;
; -49.570 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 50.901     ;
; -49.568 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.312      ; 50.875     ;
; -49.566 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 50.897     ;
; -49.565 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.336      ; 50.896     ;
; -49.558 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 50.856     ;
; -49.547 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 50.845     ;
; -49.536 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 50.834     ;
+---------+--------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virtual_clock:vclock|virt_clk'                                                                                                                                    ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.666 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.594      ;
; -1.663 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.591      ;
; -1.625 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.553      ;
; -1.579 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.507      ;
; -1.570 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.498      ;
; -1.543 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.471      ;
; -1.540 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.468      ;
; -1.523 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.451      ;
; -1.502 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.430      ;
; -1.480 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.408      ;
; -1.471 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.399      ;
; -1.464 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.392      ;
; -1.455 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.383      ;
; -1.424 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.352      ;
; -1.408 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.336      ;
; -1.396 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.329      ;
; -1.393 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.326      ;
; -1.355 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.288      ;
; -1.283 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.211      ;
; -1.274 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.202      ;
; -1.272 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.206      ;
; -1.269 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.203      ;
; -1.251 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.185      ;
; -1.248 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.182      ;
; -1.227 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 2.155      ;
; -1.182 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 2.120      ;
; -1.142 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 2.081      ;
; -1.120 ; de0nano_adc:adc|reset                 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 2.053      ;
; -1.112 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.046      ;
; -1.108 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 2.047      ;
; -1.095 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.029      ;
; -1.091 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.025      ;
; -1.039 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.973      ;
; -1.031 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.965      ;
; -1.028 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.962      ;
; -1.025 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.959      ;
; -0.988 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.927      ;
; -0.895 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.829      ;
; -0.868 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.802      ;
; -0.827 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.761      ;
; -0.826 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.760      ;
; -0.796 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.730      ;
; -0.780 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.714      ;
; -0.776 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.710      ;
; -0.770 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.704      ;
; -0.744 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.678      ;
; -0.730 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.664      ;
; -0.729 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.663      ;
; -0.677 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.611      ;
; -0.652 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.586      ;
; -0.651 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.585      ;
; -0.651 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.585      ;
; -0.650 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.584      ;
; -0.599 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.533      ;
; -0.536 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.475      ;
; -0.536 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.475      ;
; -0.536 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.475      ;
; -0.536 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.475      ;
; -0.536 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.475      ;
; -0.536 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.475      ;
; -0.536 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.475      ;
; -0.528 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.462      ;
; -0.526 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.460      ;
; -0.517 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.450      ;
; -0.517 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.450      ;
; -0.517 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.450      ;
; -0.429 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.363      ;
; -0.427 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.361      ;
; -0.413 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.347      ;
; -0.411 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.345      ;
; -0.403 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.337      ;
; -0.401 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.335      ;
; -0.354 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.288      ;
; -0.347 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.280      ;
; -0.338 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.271      ;
; -0.334 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.268      ;
; -0.232 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.166      ;
; -0.230 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.164      ;
; -0.174 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.108      ;
; -0.173 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.107      ;
; -0.142 ; adc_run                               ; de0nano_adc:adc|state.execute~reg0    ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.107     ; 1.020      ;
; -0.141 ; adc_run                               ; de0nano_adc:adc|state.initialize~reg0 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.107     ; 1.019      ;
; -0.099 ; de0nano_adc:adc|enable                ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.033      ;
; -0.062 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 0.996      ;
; -0.055 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 0.989      ;
; -0.032 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 0.966      ;
; 0.039  ; adc_run                               ; de0nano_adc:adc|state.ready~reg0      ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.107     ; 0.839      ;
; 0.202  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 0.732      ;
; 0.203  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 0.731      ;
; 0.274  ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 0.659      ;
; 0.275  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 0.659      ;
; 0.296  ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 0.637      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.342 ; de0nano_adc:adc|spi_master:spi_driver|sclk                                                                          ; de0nano_adc:adc|spi_master:spi_driver|sclk                                                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; de0nano_adc:adc|spi_master:spi_driver|mosi~en                                                                       ; de0nano_adc:adc|spi_master:spi_driver|mosi~en                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.344 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                                                                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.346 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                                                               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                                                               ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.077      ; 0.580      ;
; 0.357 ; virtual_clock:vclock|vclk_cnt[2]                                                                                    ; virtual_clock:vclock|vclk_cnt[2]                                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; virtual_clock:vclock|vclk_cnt[1]                                                                                    ; virtual_clock:vclock|vclk_cnt[1]                                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; virtual_clock:vclock|vclk_cnt[3]                                                                                    ; virtual_clock:vclock|vclk_cnt[3]                                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0nano_adc:adc|spi_master:spi_driver|assert_data                                                                   ; de0nano_adc:adc|spi_master:spi_driver|assert_data                                                                   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|state.ST_WR_2                                                                                       ; mcp4725_dac:dac|state.ST_WR_2                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[4]  ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[4]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[7]  ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[7]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[15] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[15] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State       ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[15] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[15] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[4]  ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[4]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[7]  ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[7]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[12] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[12] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[14] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[14] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[31]                                                                 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[31]                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_run                                                                                                             ; adc_run                                                                                                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[7]                                                                                          ; mcp4725_dac:dac|data_wr[7]                                                                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[4]                                                                                          ; mcp4725_dac:dac|data_wr[4]                                                                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[5]                                                                                          ; mcp4725_dac:dac|data_wr[5]                                                                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[6]                                                                                          ; mcp4725_dac:dac|data_wr[6]                                                                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready                                                              ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready                                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                                                                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                                                                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command                                                            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command                                                            ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[12] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[12] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[14] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[14] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int                                                                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                                                                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                                                                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; virtual_clock:vclock|vclk_cnt[0]                                                                                    ; virtual_clock:vclock|vclk_cnt[0]                                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.370 ; virtual_clock:vclock|virt_clk                                                                                       ; virtual_clock:vclock|virt_clk                                                                                       ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 2.165      ; 2.921      ;
; 0.374 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]                                                                   ; DAC_DATA[10]                                                                                                        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]                                                                    ; DAC_DATA[6]                                                                                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.381 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready                                                              ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start                                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.602      ;
; 0.389 ; mcp4725_dac:dac|state.ST_IDLE                                                                                       ; mcp4725_dac:dac|state.ST_START                                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.609      ;
; 0.391 ; mcp4725_dac:dac|busy_prev[1]                                                                                        ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.611      ;
; 0.394 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.402 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack                                                           ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.620      ;
; 0.406 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.425      ; 0.988      ;
; 0.406 ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; mcp4725_dac:dac|state.ST_WR_2                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.626      ;
; 0.407 ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; mcp4725_dac:dac|state.ST_STOP                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.627      ;
; 0.421 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]                                                                    ; DAC_DATA[9]                                                                                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.400      ; 0.978      ;
; 0.423 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                                                               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack                                                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.641      ;
; 0.423 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                                                               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1                                                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.641      ;
; 0.426 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                                                               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2                                                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.644      ;
; 0.454 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]                                                                    ; DAC_DATA[1]                                                                                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.396      ; 1.007      ;
; 0.454 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]                                                                    ; DAC_DATA[7]                                                                                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.396      ; 1.007      ;
; 0.457 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]                                                                    ; DAC_DATA[3]                                                                                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.396      ; 1.010      ;
; 0.507 ; de0nano_adc:adc|state.ready~reg0                                                                                    ; adc_run                                                                                                             ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.107      ; 0.801      ;
; 0.516 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[16]                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.429      ; 1.102      ;
; 0.517 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[15]                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.429      ; 1.103      ;
; 0.517 ; de0nano_adc:adc|state.initialize~reg0                                                                               ; adc_run                                                                                                             ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.107      ; 0.811      ;
; 0.522 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]                                                                 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.406      ; 1.085      ;
; 0.523 ; mcp4725_dac:dac|data_wr[0]                                                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[0]                                                               ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.742      ;
; 0.523 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.742      ;
; 0.524 ; mcp4725_dac:dac|data_wr[2]                                                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[2]                                                               ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; mcp4725_dac:dac|data_wr[1]                                                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[1]                                                               ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.743      ;
; 0.525 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.744      ;
; 0.526 ; mcp4725_dac:dac|data_wr[3]                                                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[3]                                                               ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.745      ;
; 0.526 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.745      ;
; 0.529 ; mcp4725_dac:dac|state.ST_STOP                                                                                       ; mcp4725_dac:dac|state.ST_IDLE                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.749      ;
; 0.533 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.753      ;
; 0.536 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.755      ;
; 0.538 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.757      ;
; 0.551 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1]                                                                ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1]                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.784      ;
; 0.553 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2]                                                                ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2]                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.786      ;
; 0.555 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3]                                                                ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3]                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.788      ;
; 0.557 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4]                                                                ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4]                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.790      ;
; 0.573 ; mcp4725_dac:dac|state.ST_START                                                                                      ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.793      ;
; 0.581 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                                                                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2                                                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.799      ;
; 0.582 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                                                                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack                                                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.800      ;
; 0.590 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[8]                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.429      ; 1.176      ;
; 0.591 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[7]                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.429      ; 1.177      ;
; 0.594 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[14]                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.429      ; 1.180      ;
; 0.594 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1                                                           ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.812      ;
; 0.595 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0]                                                                ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0]                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.828      ;
; 0.596 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start                                                              ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.815      ;
; 0.596 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start                                                              ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command                                                            ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.815      ;
; 0.598 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[17]                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.429      ; 1.184      ;
; 0.598 ; de0nano_adc:adc|spi_master:spi_driver|state                                                                         ; de0nano_adc:adc|spi_master:spi_driver|assert_data                                                                   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.818      ;
; 0.599 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[6]                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.429      ; 1.185      ;
; 0.601 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[9]                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.429      ; 1.187      ;
; 0.605 ; mcp4725_dac:dac|state.ST_WR_2                                                                                       ; mcp4725_dac:dac|state.ST_STOP                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.825      ;
; 0.613 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                                                               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready                                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.832      ;
; 0.619 ; virtual_clock:vclock|vclk_cnt[2]                                                                                    ; virtual_clock:vclock|vclk_cnt[3]                                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.839      ;
; 0.660 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start                                                              ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.879      ;
; 0.661 ; mcp4725_dac:dac|state.ST_WR_2                                                                                       ; mcp4725_dac:dac|state.ST_IDLE                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.881      ;
; 0.669 ; de0nano_adc:adc|enable                                                                                              ; de0nano_adc:adc|spi_master:spi_driver|sclk                                                                          ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.477      ; 1.333      ;
; 0.686 ; DAC_DATA[11]                                                                                                        ; mcp4725_dac:dac|data_buffer[11]                                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.906      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virtual_clock:vclock|virt_clk'                                                                                                                                    ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.358 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.580      ;
; 0.404 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.622      ;
; 0.406 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.624      ;
; 0.475 ; adc_run                               ; de0nano_adc:adc|state.ready~reg0      ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.081      ; 0.743      ;
; 0.534 ; adc_run                               ; de0nano_adc:adc|state.execute~reg0    ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.081      ; 0.802      ;
; 0.583 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.801      ;
; 0.584 ; adc_run                               ; de0nano_adc:adc|state.initialize~reg0 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.081      ; 0.852      ;
; 0.596 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.814      ;
; 0.597 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.815      ;
; 0.604 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.822      ;
; 0.607 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.825      ;
; 0.610 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.828      ;
; 0.697 ; de0nano_adc:adc|enable                ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 0.915      ;
; 0.725 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.944      ;
; 0.773 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.992      ;
; 0.786 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.004      ;
; 0.787 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.005      ;
; 0.793 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.011      ;
; 0.854 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.072      ;
; 0.855 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.073      ;
; 0.920 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.138      ;
; 0.932 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.150      ;
; 1.013 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.231      ;
; 1.038 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.256      ;
; 1.039 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.257      ;
; 1.065 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.283      ;
; 1.067 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.285      ;
; 1.140 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.358      ;
; 1.141 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.359      ;
; 1.141 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.359      ;
; 1.170 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.388      ;
; 1.197 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.415      ;
; 1.198 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.416      ;
; 1.203 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.421      ;
; 1.204 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.422      ;
; 1.238 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.456      ;
; 1.238 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.456      ;
; 1.238 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.456      ;
; 1.249 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.467      ;
; 1.274 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.492      ;
; 1.296 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 1.520      ;
; 1.296 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 1.520      ;
; 1.296 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 1.520      ;
; 1.296 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 1.520      ;
; 1.296 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 1.520      ;
; 1.296 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 1.520      ;
; 1.296 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 1.520      ;
; 1.305 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.523      ;
; 1.306 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.524      ;
; 1.354 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.572      ;
; 1.382 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.601      ;
; 1.417 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.635      ;
; 1.418 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.636      ;
; 1.456 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.674      ;
; 1.481 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.700      ;
; 1.530 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 1.754      ;
; 1.541 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.760      ;
; 1.543 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.762      ;
; 1.543 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.762      ;
; 1.578 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.797      ;
; 1.632 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 1.856      ;
; 1.646 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 1.870      ;
; 1.672 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.891      ;
; 1.684 ; de0nano_adc:adc|reset                 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.903      ;
; 1.702 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.921      ;
; 1.704 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.923      ;
; 1.737 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.956      ;
; 1.738 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.951      ;
; 1.739 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.958      ;
; 1.752 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 1.976      ;
; 1.761 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.974      ;
; 1.834 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.047      ;
; 1.847 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.060      ;
; 1.852 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.065      ;
; 1.857 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.070      ;
; 1.870 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.083      ;
; 1.945 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.158      ;
; 1.945 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.158      ;
; 1.947 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.160      ;
; 1.982 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.195      ;
; 2.041 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.254      ;
; 2.047 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.260      ;
; 2.054 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.267      ;
; 2.075 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.288      ;
; 2.077 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.290      ;
; 2.143 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.356      ;
; 2.156 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 2.369      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.167 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.086      ;
; -2.167 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.086      ;
; -2.167 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.086      ;
; -2.167 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.086      ;
; -2.167 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.086      ;
; -2.167 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[12]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.086      ;
; -2.167 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[14]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.086      ;
; -2.167 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[15]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.086      ;
; -2.167 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[13]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.086      ;
; -2.167 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[10]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.086      ;
; -2.167 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.086      ;
; -2.167 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[8]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.086      ;
; -2.167 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[4]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.086      ;
; -2.149 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_WR_1                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.081      ;
; -2.149 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_WR_2                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.081      ;
; -2.149 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_STOP                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.081      ;
; -2.149 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.081      ;
; -2.149 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|busy_prev[1]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.081      ;
; -2.149 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[20]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.081      ;
; -2.149 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[21]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.081      ;
; -2.149 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[22]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.081      ;
; -2.149 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[23]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.081      ;
; -2.149 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_START                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.081      ;
; -2.139 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.058      ;
; -2.139 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.058      ;
; -2.139 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.058      ;
; -2.139 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.058      ;
; -2.139 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.058      ;
; -2.139 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[12]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.058      ;
; -2.139 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[14]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.058      ;
; -2.139 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[15]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.058      ;
; -2.139 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[13]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.058      ;
; -2.139 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[10]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.058      ;
; -2.139 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.058      ;
; -2.139 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[8]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.058      ;
; -2.139 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[4]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.058      ;
; -2.121 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|state.ST_WR_1                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.053      ;
; -2.121 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|state.ST_WR_2                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.053      ;
; -2.121 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|state.ST_STOP                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.053      ;
; -2.121 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.053      ;
; -2.121 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|busy_prev[1]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.053      ;
; -2.121 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[20]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.053      ;
; -2.121 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[21]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.053      ;
; -2.121 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[22]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.053      ;
; -2.121 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[23]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.053      ;
; -2.121 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|state.ST_START                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.053      ;
; -1.978 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|ena                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.910      ;
; -1.978 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|busy_prev[0]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.910      ;
; -1.950 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|ena                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.882      ;
; -1.950 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|busy_prev[0]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.882      ;
; -1.905 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.825      ;
; -1.905 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.825      ;
; -1.905 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.825      ;
; -1.905 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.825      ;
; -1.905 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.825      ;
; -1.905 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.825      ;
; -1.905 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.825      ;
; -1.902 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.271      ; 3.168      ;
; -1.879 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 3.157      ;
; -1.879 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 3.157      ;
; -1.879 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 3.157      ;
; -1.879 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 3.157      ;
; -1.879 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 3.157      ;
; -1.879 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 3.157      ;
; -1.879 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[18]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 3.157      ;
; -1.879 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[19]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 3.157      ;
; -1.879 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[21]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 3.157      ;
; -1.879 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 3.157      ;
; -1.879 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 3.157      ;
; -1.879 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 3.157      ;
; -1.877 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.797      ;
; -1.877 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.797      ;
; -1.877 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.797      ;
; -1.877 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.797      ;
; -1.877 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.797      ;
; -1.877 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.797      ;
; -1.877 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.797      ;
; -1.874 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.793      ;
; -1.874 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.793      ;
; -1.874 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.793      ;
; -1.874 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.793      ;
; -1.874 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.793      ;
; -1.874 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[12]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.793      ;
; -1.874 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[14]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.793      ;
; -1.874 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[15]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.793      ;
; -1.874 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[13]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.793      ;
; -1.874 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[10]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.793      ;
; -1.874 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.793      ;
; -1.874 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[8]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.793      ;
; -1.874 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[4]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.793      ;
; -1.874 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.271      ; 3.140      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 3.180      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 3.180      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 3.180      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 3.180      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 3.180      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 3.180      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 3.180      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 3.180      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 3.180      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.890 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.472      ; 1.549      ;
; 0.947 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|mosi~en            ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.478      ; 1.612      ;
; 0.947 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]            ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.478      ; 1.612      ;
; 1.021 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|state              ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.109      ; 1.317      ;
; 1.256 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.106      ; 1.549      ;
; 1.256 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.106      ; 1.549      ;
; 1.263 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.105      ; 1.555      ;
; 1.294 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.102      ; 1.583      ;
; 1.294 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.102      ; 1.583      ;
; 1.314 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|busy               ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.111      ; 1.612      ;
; 1.426 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.109      ; 1.722      ;
; 1.426 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.109      ; 1.722      ;
; 1.426 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11]        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.109      ; 1.722      ;
; 1.426 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.109      ; 1.722      ;
; 1.426 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.109      ; 1.722      ;
; 1.426 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.109      ; 1.722      ;
; 1.876 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.876 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.876 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.876 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.876 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.876 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.876 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 2.096      ;
; 1.884 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[0]                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.049      ; 2.090      ;
; 1.884 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[1]                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.049      ; 2.090      ;
; 1.884 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[11]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.049      ; 2.090      ;
; 1.913 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 2.133      ;
; 1.913 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 2.133      ;
; 1.913 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 2.133      ;
; 1.913 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 2.133      ;
; 1.913 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 2.133      ;
; 1.913 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 2.133      ;
; 1.913 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 2.133      ;
; 1.925 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[31]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.132      ;
; 1.925 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[16]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.132      ;
; 1.925 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[17]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.132      ;
; 1.925 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[18]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.132      ;
; 1.925 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[19]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.132      ;
; 1.925 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[24]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.132      ;
; 1.925 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[25]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.132      ;
; 1.925 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[26]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.132      ;
; 1.925 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[27]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.132      ;
; 1.925 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[28]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.132      ;
; 1.925 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[29]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.132      ;
; 1.925 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[30]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.132      ;
; 1.966 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[0]                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.049      ; 2.172      ;
; 1.966 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[1]                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.049      ; 2.172      ;
; 1.966 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[11]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.049      ; 2.172      ;
; 1.972 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.431      ; 2.560      ;
; 1.972 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.431      ; 2.560      ;
; 1.972 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.431      ; 2.560      ;
; 1.972 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.431      ; 2.560      ;
; 1.987 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.435      ; 2.579      ;
; 1.987 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.435      ; 2.579      ;
; 1.990 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[31]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.197      ;
; 1.990 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[16]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.197      ;
; 1.990 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[17]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.197      ;
; 1.990 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[18]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.197      ;
; 1.990 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[19]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.197      ;
; 1.990 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[24]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.197      ;
; 1.990 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[25]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.197      ;
; 1.990 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[26]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.197      ;
; 1.990 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[27]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.197      ;
; 1.990 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[28]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.197      ;
; 1.990 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[29]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.197      ;
; 1.990 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[30]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.050      ; 2.197      ;
; 1.994 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[8]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.432      ; 2.583      ;
; 2.018 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.431      ; 2.606      ;
; 2.018 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.431      ; 2.606      ;
; 2.018 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.431      ; 2.606      ;
; 2.018 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.431      ; 2.606      ;
; 2.023 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.448      ; 2.628      ;
; 2.023 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.448      ; 2.628      ;
; 2.023 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.448      ; 2.628      ;
; 2.023 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.448      ; 2.628      ;
; 2.023 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.448      ; 2.628      ;
; 2.023 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.448      ; 2.628      ;
; 2.043 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.435      ; 2.635      ;
; 2.043 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.435      ; 2.635      ;
; 2.063 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.457      ; 2.677      ;
; 2.063 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.457      ; 2.677      ;
; 2.063 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.457      ; 2.677      ;
; 2.063 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[10]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.457      ; 2.677      ;
; 2.063 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[11]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.457      ; 2.677      ;
; 2.063 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.457      ; 2.677      ;
; 2.063 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.457      ; 2.677      ;
; 2.063 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.457      ; 2.677      ;
; 2.063 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.457      ; 2.677      ;
; 2.063 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[8]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.432      ; 2.652      ;
; 2.075 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.448      ; 2.680      ;
; 2.075 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.448      ; 2.680      ;
; 2.075 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.448      ; 2.680      ;
; 2.075 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.448      ; 2.680      ;
; 2.075 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.448      ; 2.680      ;
; 2.075 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.448      ; 2.680      ;
; 2.076 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[26]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.422      ; 2.655      ;
; 2.076 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[28]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.422      ; 2.655      ;
; 2.076 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[29]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.422      ; 2.655      ;
; 2.076 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.422      ; 2.655      ;
; 2.076 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.422      ; 2.655      ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                   ;
+------------+-----------------+-------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note ;
+------------+-----------------+-------------------------------+------+
; 20.31 MHz  ; 20.31 MHz       ; CLOCK_50                      ;      ;
; 418.59 MHz ; 418.59 MHz      ; virtual_clock:vclock|virt_clk ;      ;
+------------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                      ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; CLOCK_50                      ; -48.239 ; -2097.085     ;
; virtual_clock:vclock|virt_clk ; -1.389  ; -10.218       ;
+-------------------------------+---------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                     ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; CLOCK_50                      ; 0.298 ; 0.000         ;
; virtual_clock:vclock|virt_clk ; 0.311 ; 0.000         ;
+-------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -1.869 ; -153.438          ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.795 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLOCK_50                      ; -3.000 ; -261.000      ;
; virtual_clock:vclock|virt_clk ; -1.000 ; -14.000       ;
+-------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                      ;
+---------+--------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -48.239 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.258      ; 49.492     ;
; -48.149 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.258      ; 49.402     ;
; -48.135 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.258      ; 49.388     ;
; -48.099 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 49.380     ;
; -48.067 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.258      ; 49.320     ;
; -48.009 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 49.290     ;
; -47.995 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 49.276     ;
; -47.927 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 49.208     ;
; -47.783 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_clk   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 49.064     ;
; -47.693 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_clk   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 48.974     ;
; -47.679 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_clk   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 48.960     ;
; -47.611 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_clk   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.286      ; 48.892     ;
; -44.297 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.596     ;
; -44.296 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.595     ;
; -44.277 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.564     ;
; -44.277 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.564     ;
; -44.276 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.563     ;
; -44.207 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.506     ;
; -44.206 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.505     ;
; -44.193 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.492     ;
; -44.192 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.491     ;
; -44.187 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.474     ;
; -44.187 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.474     ;
; -44.186 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.473     ;
; -44.173 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.460     ;
; -44.173 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.460     ;
; -44.172 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.459     ;
; -44.171 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.470     ;
; -44.164 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.463     ;
; -44.163 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.462     ;
; -44.159 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.446     ;
; -44.159 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.458     ;
; -44.157 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.444     ;
; -44.154 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.428     ;
; -44.154 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.428     ;
; -44.152 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.439     ;
; -44.150 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.424     ;
; -44.147 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.421     ;
; -44.125 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.424     ;
; -44.124 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.423     ;
; -44.105 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.392     ;
; -44.105 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.392     ;
; -44.104 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.391     ;
; -44.081 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.380     ;
; -44.074 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.373     ;
; -44.073 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.372     ;
; -44.069 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.356     ;
; -44.069 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.368     ;
; -44.067 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.366     ;
; -44.067 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.354     ;
; -44.064 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.338     ;
; -44.064 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.338     ;
; -44.063 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 45.328     ;
; -44.063 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 45.328     ;
; -44.063 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 45.328     ;
; -44.062 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 45.327     ;
; -44.062 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.349     ;
; -44.060 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.359     ;
; -44.060 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.334     ;
; -44.059 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.358     ;
; -44.057 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.331     ;
; -44.055 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.342     ;
; -44.055 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.354     ;
; -44.053 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.340     ;
; -44.050 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.324     ;
; -44.050 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.324     ;
; -44.048 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.280      ; 45.323     ;
; -44.048 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.335     ;
; -44.046 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.320     ;
; -44.044 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.343     ;
; -44.044 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.343     ;
; -44.043 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.317     ;
; -44.033 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.332     ;
; -44.033 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 45.298     ;
; -44.024 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 45.289     ;
; -43.999 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.298     ;
; -43.992 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.291     ;
; -43.991 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.290     ;
; -43.987 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.274     ;
; -43.987 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.286     ;
; -43.985 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.272     ;
; -43.982 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.256     ;
; -43.982 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.256     ;
; -43.980 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 45.267     ;
; -43.978 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.252     ;
; -43.975 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 45.249     ;
; -43.973 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 45.238     ;
; -43.973 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 45.238     ;
; -43.973 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 45.238     ;
; -43.972 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 45.237     ;
; -43.959 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 45.224     ;
; -43.959 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 45.224     ;
; -43.959 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 45.224     ;
; -43.958 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 45.223     ;
; -43.958 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.280      ; 45.233     ;
; -43.954 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.253     ;
; -43.954 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.253     ;
; -43.944 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.280      ; 45.219     ;
; -43.943 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 45.242     ;
; -43.943 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 45.208     ;
+---------+--------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virtual_clock:vclock|virt_clk'                                                                                                                                     ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.389 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.323      ;
; -1.378 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.312      ;
; -1.354 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.288      ;
; -1.354 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.288      ;
; -1.344 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.278      ;
; -1.310 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.244      ;
; -1.287 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.221      ;
; -1.276 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.210      ;
; -1.261 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.195      ;
; -1.261 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.195      ;
; -1.242 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.176      ;
; -1.233 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.167      ;
; -1.233 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.167      ;
; -1.217 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.151      ;
; -1.189 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.123      ;
; -1.162 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 2.102      ;
; -1.151 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 2.091      ;
; -1.117 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 2.057      ;
; -1.080 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.014      ;
; -1.080 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.014      ;
; -1.036 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.970      ;
; -1.012 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.952      ;
; -1.001 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.941      ;
; -0.995 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.935      ;
; -0.984 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.924      ;
; -0.974 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.050     ; 1.919      ;
; -0.916 ; de0nano_adc:adc|reset                 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.855      ;
; -0.916 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.050     ; 1.861      ;
; -0.886 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.050     ; 1.831      ;
; -0.878 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.817      ;
; -0.861 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.801      ;
; -0.844 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.784      ;
; -0.833 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.772      ;
; -0.828 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.767      ;
; -0.798 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.738      ;
; -0.787 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.727      ;
; -0.784 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.050     ; 1.729      ;
; -0.714 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.653      ;
; -0.648 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.588      ;
; -0.640 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.579      ;
; -0.639 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.578      ;
; -0.621 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.560      ;
; -0.610 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.549      ;
; -0.593 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.532      ;
; -0.587 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.526      ;
; -0.581 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.520      ;
; -0.555 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.494      ;
; -0.554 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.493      ;
; -0.517 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.456      ;
; -0.473 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.412      ;
; -0.472 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.411      ;
; -0.472 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.411      ;
; -0.471 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.410      ;
; -0.440 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.379      ;
; -0.393 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.050     ; 1.338      ;
; -0.393 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.050     ; 1.338      ;
; -0.393 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.050     ; 1.338      ;
; -0.393 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.050     ; 1.338      ;
; -0.393 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.050     ; 1.338      ;
; -0.393 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.050     ; 1.338      ;
; -0.393 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.050     ; 1.338      ;
; -0.381 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.320      ;
; -0.380 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.319      ;
; -0.361 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.300      ;
; -0.361 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.300      ;
; -0.361 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.300      ;
; -0.288 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.227      ;
; -0.287 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.226      ;
; -0.260 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.199      ;
; -0.259 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.198      ;
; -0.254 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.193      ;
; -0.253 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.192      ;
; -0.210 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.150      ;
; -0.210 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.150      ;
; -0.205 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.144      ;
; -0.191 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.130      ;
; -0.107 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.046      ;
; -0.106 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 1.045      ;
; -0.049 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 0.988      ;
; -0.048 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 0.987      ;
; -0.035 ; adc_run                               ; de0nano_adc:adc|state.initialize~reg0 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.116     ; 0.904      ;
; -0.035 ; adc_run                               ; de0nano_adc:adc|state.execute~reg0    ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.116     ; 0.904      ;
; 0.022  ; de0nano_adc:adc|enable                ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 0.917      ;
; 0.049  ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 0.890      ;
; 0.055  ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 0.884      ;
; 0.076  ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 0.863      ;
; 0.117  ; adc_run                               ; de0nano_adc:adc|state.ready~reg0      ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.116     ; 0.752      ;
; 0.280  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 0.659      ;
; 0.281  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 0.658      ;
; 0.356  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.056     ; 0.583      ;
; 0.357  ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.583      ;
; 0.378  ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.562      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.298 ; de0nano_adc:adc|spi_master:spi_driver|sclk                                                                          ; de0nano_adc:adc|spi_master:spi_driver|sclk                                                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; de0nano_adc:adc|spi_master:spi_driver|mosi~en                                                                       ; de0nano_adc:adc|spi_master:spi_driver|mosi~en                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                                                                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.306 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                                                               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                                                               ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.069      ; 0.519      ;
; 0.311 ; de0nano_adc:adc|spi_master:spi_driver|assert_data                                                                   ; de0nano_adc:adc|spi_master:spi_driver|assert_data                                                                   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[31]                                                                 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[31]                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; virtual_clock:vclock|vclk_cnt[2]                                                                                    ; virtual_clock:vclock|vclk_cnt[2]                                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; virtual_clock:vclock|vclk_cnt[1]                                                                                    ; virtual_clock:vclock|vclk_cnt[1]                                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; virtual_clock:vclock|vclk_cnt[3]                                                                                    ; virtual_clock:vclock|vclk_cnt[3]                                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[15] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[15] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[4]  ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[4]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[7]  ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[7]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[12] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[12] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[14] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[14] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_run                                                                                                             ; adc_run                                                                                                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int                                                                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[7]                                                                                          ; mcp4725_dac:dac|data_wr[7]                                                                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[4]                                                                                          ; mcp4725_dac:dac|data_wr[4]                                                                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[5]                                                                                          ; mcp4725_dac:dac|data_wr[5]                                                                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[6]                                                                                          ; mcp4725_dac:dac|data_wr[6]                                                                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|state.ST_WR_2                                                                                       ; mcp4725_dac:dac|state.ST_WR_2                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready                                                              ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready                                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                                                                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                                                                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                                                                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                                                                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command                                                            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command                                                            ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[4]  ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[4]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[7]  ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[7]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[12] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[12] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[14] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[14] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[15] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[15] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State       ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; virtual_clock:vclock|vclk_cnt[0]                                                                                    ; virtual_clock:vclock|vclk_cnt[0]                                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]                                                                   ; DAC_DATA[10]                                                                                                        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]                                                                    ; DAC_DATA[6]                                                                                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.342 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready                                                              ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start                                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.541      ;
; 0.345 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.546      ;
; 0.347 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.547      ;
; 0.348 ; mcp4725_dac:dac|state.ST_IDLE                                                                                       ; mcp4725_dac:dac|state.ST_START                                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.547      ;
; 0.350 ; mcp4725_dac:dac|busy_prev[1]                                                                                        ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.549      ;
; 0.356 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.557      ;
; 0.361 ; virtual_clock:vclock|virt_clk                                                                                       ; virtual_clock:vclock|virt_clk                                                                                       ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 1.950      ; 2.665      ;
; 0.362 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack                                                           ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.561      ;
; 0.368 ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; mcp4725_dac:dac|state.ST_WR_2                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.567      ;
; 0.369 ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; mcp4725_dac:dac|state.ST_STOP                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.568      ;
; 0.381 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.381      ; 0.906      ;
; 0.384 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                                                               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack                                                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.583      ;
; 0.384 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                                                               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1                                                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.583      ;
; 0.386 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                                                               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2                                                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.585      ;
; 0.398 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]                                                                    ; DAC_DATA[9]                                                                                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.357      ; 0.899      ;
; 0.421 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]                                                                    ; DAC_DATA[1]                                                                                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.354      ; 0.919      ;
; 0.421 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]                                                                    ; DAC_DATA[7]                                                                                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.354      ; 0.919      ;
; 0.430 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]                                                                    ; DAC_DATA[3]                                                                                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.354      ; 0.928      ;
; 0.432 ; de0nano_adc:adc|state.ready~reg0                                                                                    ; adc_run                                                                                                             ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.116      ; 0.722      ;
; 0.439 ; de0nano_adc:adc|state.initialize~reg0                                                                               ; adc_run                                                                                                             ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.116      ; 0.729      ;
; 0.458 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[16]                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 0.987      ;
; 0.460 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[15]                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 0.989      ;
; 0.470 ; mcp4725_dac:dac|data_wr[1]                                                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[1]                                                               ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.670      ;
; 0.470 ; mcp4725_dac:dac|data_wr[0]                                                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[0]                                                               ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.670      ;
; 0.470 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.670      ;
; 0.471 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.671      ;
; 0.472 ; mcp4725_dac:dac|data_wr[2]                                                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[2]                                                               ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.672      ;
; 0.472 ; mcp4725_dac:dac|data_wr[3]                                                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[3]                                                               ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.672      ;
; 0.472 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.672      ;
; 0.473 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.673      ;
; 0.476 ; mcp4725_dac:dac|state.ST_STOP                                                                                       ; mcp4725_dac:dac|state.ST_IDLE                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.675      ;
; 0.482 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.682      ;
; 0.484 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.684      ;
; 0.494 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]                                                                 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.363      ; 1.001      ;
; 0.495 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1]                                                                ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1]                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.707      ;
; 0.497 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3]                                                                ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3]                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.709      ;
; 0.497 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2]                                                                ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2]                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.709      ;
; 0.498 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4]                                                                ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4]                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.710      ;
; 0.516 ; mcp4725_dac:dac|state.ST_START                                                                                      ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.521 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[7]                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 1.050      ;
; 0.521 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[8]                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 1.050      ;
; 0.521 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                                                                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack                                                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                                                                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2                                                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.720      ;
; 0.525 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[14]                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 1.054      ;
; 0.529 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[17]                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 1.058      ;
; 0.530 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[6]                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 1.059      ;
; 0.531 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0]                                                                ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0]                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.743      ;
; 0.531 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[9]                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 1.060      ;
; 0.533 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start                                                              ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.732      ;
; 0.533 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start                                                              ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command                                                            ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.732      ;
; 0.534 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1                                                           ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.733      ;
; 0.535 ; de0nano_adc:adc|spi_master:spi_driver|state                                                                         ; de0nano_adc:adc|spi_master:spi_driver|assert_data                                                                   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.735      ;
; 0.542 ; mcp4725_dac:dac|state.ST_WR_2                                                                                       ; mcp4725_dac:dac|state.ST_STOP                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.741      ;
; 0.547 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                                                               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready                                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.746      ;
; 0.554 ; virtual_clock:vclock|vclk_cnt[2]                                                                                    ; virtual_clock:vclock|vclk_cnt[3]                                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.753      ;
; 0.587 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start                                                              ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.786      ;
; 0.587 ; mcp4725_dac:dac|state.ST_WR_2                                                                                       ; mcp4725_dac:dac|state.ST_IDLE                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.786      ;
; 0.594 ; de0nano_adc:adc|enable                                                                                              ; de0nano_adc:adc|spi_master:spi_driver|sclk                                                                          ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.449      ; 1.217      ;
; 0.624 ; de0nano_adc:adc|spi_master:spi_driver|state                                                                         ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.387      ; 1.155      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virtual_clock:vclock|virt_clk'                                                                                                                                     ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.311 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.519      ;
; 0.359 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.559      ;
; 0.360 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.560      ;
; 0.457 ; adc_run                               ; de0nano_adc:adc|state.ready~reg0      ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.049      ; 0.680      ;
; 0.498 ; adc_run                               ; de0nano_adc:adc|state.execute~reg0    ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.049      ; 0.721      ;
; 0.522 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.722      ;
; 0.533 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.733      ;
; 0.533 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.733      ;
; 0.536 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.736      ;
; 0.539 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.739      ;
; 0.542 ; adc_run                               ; de0nano_adc:adc|state.initialize~reg0 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.049      ; 0.765      ;
; 0.542 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.742      ;
; 0.631 ; de0nano_adc:adc|enable                ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.831      ;
; 0.664 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.863      ;
; 0.706 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.905      ;
; 0.715 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.915      ;
; 0.717 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.917      ;
; 0.718 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.918      ;
; 0.761 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.961      ;
; 0.763 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.963      ;
; 0.845 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.045      ;
; 0.852 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.052      ;
; 0.911 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.111      ;
; 0.929 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.129      ;
; 0.931 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.131      ;
; 0.951 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.151      ;
; 0.960 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.160      ;
; 1.019 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.219      ;
; 1.021 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.221      ;
; 1.036 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.236      ;
; 1.039 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.239      ;
; 1.094 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.294      ;
; 1.095 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.295      ;
; 1.098 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.298      ;
; 1.099 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.299      ;
; 1.119 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.319      ;
; 1.134 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.333      ;
; 1.134 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.333      ;
; 1.134 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.333      ;
; 1.148 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.348      ;
; 1.182 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.387      ;
; 1.182 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.387      ;
; 1.182 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.387      ;
; 1.182 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.387      ;
; 1.182 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.387      ;
; 1.182 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.387      ;
; 1.182 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.387      ;
; 1.196 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.396      ;
; 1.197 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.397      ;
; 1.204 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.404      ;
; 1.259 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.459      ;
; 1.285 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.485      ;
; 1.286 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.486      ;
; 1.294 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.494      ;
; 1.320 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.519      ;
; 1.392 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.598      ;
; 1.407 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.607      ;
; 1.415 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.615      ;
; 1.419 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.619      ;
; 1.452 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.652      ;
; 1.483 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.689      ;
; 1.492 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.691      ;
; 1.494 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.700      ;
; 1.541 ; de0nano_adc:adc|reset                 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.741      ;
; 1.551 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.751      ;
; 1.558 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 1.752      ;
; 1.559 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.759      ;
; 1.573 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 1.767      ;
; 1.584 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.784      ;
; 1.587 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.792      ;
; 1.592 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.792      ;
; 1.646 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 1.840      ;
; 1.661 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 1.855      ;
; 1.663 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 1.857      ;
; 1.678 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 1.872      ;
; 1.688 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 1.882      ;
; 1.741 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 1.935      ;
; 1.771 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 1.965      ;
; 1.776 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 1.970      ;
; 1.808 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 2.002      ;
; 1.829 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 2.023      ;
; 1.831 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 2.025      ;
; 1.846 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 2.040      ;
; 1.887 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 2.081      ;
; 1.895 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 2.089      ;
; 1.919 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 2.113      ;
; 1.936 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.050      ; 2.130      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.799      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.799      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.799      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.799      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.799      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[12]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.799      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[14]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.799      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[15]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.799      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[13]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.799      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[10]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.799      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.799      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[8]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.799      ;
; -1.869 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[4]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.799      ;
; -1.857 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_WR_1                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.797      ;
; -1.857 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_WR_2                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.797      ;
; -1.857 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_STOP                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.797      ;
; -1.857 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.797      ;
; -1.857 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|busy_prev[1]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.797      ;
; -1.857 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[20]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.797      ;
; -1.857 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[21]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.797      ;
; -1.857 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[22]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.797      ;
; -1.857 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[23]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.797      ;
; -1.857 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_START                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.797      ;
; -1.845 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.775      ;
; -1.845 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.775      ;
; -1.845 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.775      ;
; -1.845 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.775      ;
; -1.845 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.775      ;
; -1.845 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[12]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.775      ;
; -1.845 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[14]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.775      ;
; -1.845 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[15]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.775      ;
; -1.845 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[13]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.775      ;
; -1.845 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[10]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.775      ;
; -1.845 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.775      ;
; -1.845 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[8]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.775      ;
; -1.845 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[4]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.775      ;
; -1.833 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|state.ST_WR_1                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.773      ;
; -1.833 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|state.ST_WR_2                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.773      ;
; -1.833 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|state.ST_STOP                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.773      ;
; -1.833 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.773      ;
; -1.833 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|busy_prev[1]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.773      ;
; -1.833 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[20]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.773      ;
; -1.833 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[21]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.773      ;
; -1.833 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[22]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.773      ;
; -1.833 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[23]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.773      ;
; -1.833 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|state.ST_START                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.773      ;
; -1.691 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|ena                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.632      ;
; -1.691 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|busy_prev[0]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.632      ;
; -1.667 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|ena                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.608      ;
; -1.667 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|busy_prev[0]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.608      ;
; -1.633 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.241      ; 2.869      ;
; -1.626 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.556      ;
; -1.626 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.556      ;
; -1.626 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.556      ;
; -1.626 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.556      ;
; -1.626 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.556      ;
; -1.626 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.556      ;
; -1.626 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.556      ;
; -1.612 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.542      ;
; -1.612 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.542      ;
; -1.612 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.542      ;
; -1.612 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.542      ;
; -1.612 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.542      ;
; -1.612 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[12]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.542      ;
; -1.612 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[14]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.542      ;
; -1.612 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[15]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.542      ;
; -1.612 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[13]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.542      ;
; -1.612 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[10]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.542      ;
; -1.612 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.542      ;
; -1.612 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[8]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.542      ;
; -1.612 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[4]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.542      ;
; -1.611 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.253      ; 2.859      ;
; -1.611 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.253      ; 2.859      ;
; -1.611 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.253      ; 2.859      ;
; -1.611 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.253      ; 2.859      ;
; -1.611 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.253      ; 2.859      ;
; -1.611 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.253      ; 2.859      ;
; -1.611 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[18]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.253      ; 2.859      ;
; -1.611 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[19]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.253      ; 2.859      ;
; -1.611 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[21]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.253      ; 2.859      ;
; -1.611 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.253      ; 2.859      ;
; -1.611 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.253      ; 2.859      ;
; -1.611 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.253      ; 2.859      ;
; -1.609 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.241      ; 2.845      ;
; -1.602 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.532      ;
; -1.602 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.532      ;
; -1.602 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.532      ;
; -1.602 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.532      ;
; -1.602 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.532      ;
; -1.602 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.532      ;
; -1.602 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.532      ;
; -1.600 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_WR_1                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.540      ;
; -1.600 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_WR_2                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.540      ;
; -1.600 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_STOP                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.540      ;
; -1.600 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.540      ;
; -1.600 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|busy_prev[1]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.540      ;
; -1.600 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[20]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.540      ;
; -1.600 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[21]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.540      ;
; -1.600 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[22]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.540      ;
; -1.600 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[23]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.540      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.795 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.443      ; 1.412      ;
; 0.845 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|mosi~en            ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.449      ; 1.468      ;
; 0.845 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]            ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.449      ; 1.468      ;
; 0.907 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|state              ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.118      ; 1.199      ;
; 1.124 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.114      ; 1.412      ;
; 1.124 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.114      ; 1.412      ;
; 1.126 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.114      ; 1.414      ;
; 1.157 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.111      ; 1.442      ;
; 1.157 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.111      ; 1.442      ;
; 1.174 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|busy               ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.120      ; 1.468      ;
; 1.275 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.118      ; 1.567      ;
; 1.275 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.118      ; 1.567      ;
; 1.275 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11]        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.118      ; 1.567      ;
; 1.275 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.118      ; 1.567      ;
; 1.275 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.118      ; 1.567      ;
; 1.275 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.118      ; 1.567      ;
; 1.693 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 1.892      ;
; 1.693 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 1.892      ;
; 1.693 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 1.892      ;
; 1.693 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 1.892      ;
; 1.693 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 1.892      ;
; 1.693 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 1.892      ;
; 1.693 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 1.892      ;
; 1.704 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[0]                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.893      ;
; 1.704 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[1]                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.893      ;
; 1.704 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[11]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.893      ;
; 1.714 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 1.913      ;
; 1.714 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 1.913      ;
; 1.714 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 1.913      ;
; 1.714 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 1.913      ;
; 1.714 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 1.913      ;
; 1.714 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 1.913      ;
; 1.714 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 1.913      ;
; 1.738 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[31]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.927      ;
; 1.738 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[16]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.927      ;
; 1.738 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[17]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.927      ;
; 1.738 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[18]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.927      ;
; 1.738 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[19]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.927      ;
; 1.738 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[24]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.927      ;
; 1.738 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[25]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.927      ;
; 1.738 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[26]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.927      ;
; 1.738 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[27]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.927      ;
; 1.738 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[28]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.927      ;
; 1.738 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[29]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.927      ;
; 1.738 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[30]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.927      ;
; 1.755 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[0]                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.944      ;
; 1.755 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[1]                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.944      ;
; 1.755 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[11]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.944      ;
; 1.782 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[31]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.971      ;
; 1.782 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[16]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.971      ;
; 1.782 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[17]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.971      ;
; 1.782 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[18]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.971      ;
; 1.782 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[19]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.971      ;
; 1.782 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[24]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.971      ;
; 1.782 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[25]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.971      ;
; 1.782 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[26]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.971      ;
; 1.782 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[27]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.971      ;
; 1.782 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[28]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.971      ;
; 1.782 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[29]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.971      ;
; 1.782 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[30]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 1.971      ;
; 1.805 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 2.334      ;
; 1.805 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 2.334      ;
; 1.805 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 2.334      ;
; 1.805 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 2.334      ;
; 1.807 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.387      ; 2.338      ;
; 1.807 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.387      ; 2.338      ;
; 1.819 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 2.348      ;
; 1.819 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 2.348      ;
; 1.819 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 2.348      ;
; 1.819 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.385      ; 2.348      ;
; 1.822 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[8]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.386      ; 2.352      ;
; 1.826 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.387      ; 2.357      ;
; 1.826 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.387      ; 2.357      ;
; 1.840 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[8]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.386      ; 2.370      ;
; 1.847 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.400      ; 2.391      ;
; 1.847 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.400      ; 2.391      ;
; 1.847 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.400      ; 2.391      ;
; 1.847 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.400      ; 2.391      ;
; 1.847 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.400      ; 2.391      ;
; 1.847 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.400      ; 2.391      ;
; 1.861 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.400      ; 2.405      ;
; 1.861 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.400      ; 2.405      ;
; 1.861 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.400      ; 2.405      ;
; 1.861 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.400      ; 2.405      ;
; 1.861 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.400      ; 2.405      ;
; 1.861 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.400      ; 2.405      ;
; 1.872 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.412      ; 2.428      ;
; 1.872 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.412      ; 2.428      ;
; 1.872 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.412      ; 2.428      ;
; 1.872 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[10]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.412      ; 2.428      ;
; 1.872 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[11]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.412      ; 2.428      ;
; 1.872 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.412      ; 2.428      ;
; 1.872 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.412      ; 2.428      ;
; 1.872 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.412      ; 2.428      ;
; 1.872 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.412      ; 2.428      ;
; 1.889 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[26]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.376      ; 2.409      ;
; 1.889 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[28]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.376      ; 2.409      ;
; 1.889 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[29]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.376      ; 2.409      ;
; 1.889 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.376      ; 2.409      ;
; 1.889 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.376      ; 2.409      ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                      ;
+-------------------------------+---------+---------------+
; Clock                         ; Slack   ; End Point TNS ;
+-------------------------------+---------+---------------+
; CLOCK_50                      ; -30.617 ; -1252.216     ;
; virtual_clock:vclock|virt_clk ; -0.524  ; -2.083        ;
+-------------------------------+---------+---------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                     ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; virtual_clock:vclock|virt_clk ; 0.127 ; 0.000         ;
; CLOCK_50                      ; 0.178 ; 0.000         ;
+-------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -0.795 ; -60.401           ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.581 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLOCK_50                      ; -3.000 ; -336.448      ;
; virtual_clock:vclock|virt_clk ; -1.000 ; -14.000       ;
+-------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                      ;
+---------+--------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -30.617 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 31.760     ;
; -30.562 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 31.705     ;
; -30.549 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 31.692     ;
; -30.524 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.172      ; 31.683     ;
; -30.469 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.172      ; 31.628     ;
; -30.456 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.172      ; 31.615     ;
; -30.436 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.156      ; 31.579     ;
; -30.343 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.172      ; 31.502     ;
; -30.332 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_clk   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.172      ; 31.491     ;
; -30.277 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_clk   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.172      ; 31.436     ;
; -30.264 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_clk   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.172      ; 31.423     ;
; -30.151 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_clk   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.172      ; 31.310     ;
; -28.111 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.268     ;
; -28.110 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.267     ;
; -28.110 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.267     ;
; -28.056 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.213     ;
; -28.055 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.212     ;
; -28.055 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.212     ;
; -28.043 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.200     ;
; -28.042 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.206     ;
; -28.042 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.206     ;
; -28.042 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.199     ;
; -28.042 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.199     ;
; -28.041 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.205     ;
; -28.031 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.195     ;
; -28.030 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.194     ;
; -28.027 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.191     ;
; -28.025 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.182     ;
; -28.021 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.178     ;
; -28.019 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.176     ;
; -28.010 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 29.163     ;
; -28.010 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 29.163     ;
; -28.006 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 29.159     ;
; -28.002 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 29.155     ;
; -27.987 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.151     ;
; -27.987 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.151     ;
; -27.986 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.150     ;
; -27.976 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.140     ;
; -27.975 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.139     ;
; -27.974 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.138     ;
; -27.974 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.138     ;
; -27.973 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.137     ;
; -27.972 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.136     ;
; -27.970 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.127     ;
; -27.966 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.123     ;
; -27.964 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.121     ;
; -27.963 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.127     ;
; -27.962 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.126     ;
; -27.959 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.123     ;
; -27.957 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.114     ;
; -27.955 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 29.108     ;
; -27.955 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 29.108     ;
; -27.953 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.110     ;
; -27.951 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.108     ;
; -27.951 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 29.104     ;
; -27.947 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 29.100     ;
; -27.946 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.167      ; 29.100     ;
; -27.943 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.107     ;
; -27.942 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 29.095     ;
; -27.942 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 29.095     ;
; -27.940 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.104     ;
; -27.938 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 29.091     ;
; -27.934 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.081     ;
; -27.934 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 29.087     ;
; -27.932 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.079     ;
; -27.931 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.078     ;
; -27.931 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.078     ;
; -27.931 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.095     ;
; -27.930 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.087     ;
; -27.929 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.086     ;
; -27.929 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.086     ;
; -27.928 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.075     ;
; -27.919 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[20] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.066     ;
; -27.891 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.167      ; 29.045     ;
; -27.888 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.052     ;
; -27.885 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.049     ;
; -27.879 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.026     ;
; -27.878 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.167      ; 29.032     ;
; -27.877 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.024     ;
; -27.876 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.023     ;
; -27.876 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.023     ;
; -27.876 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.040     ;
; -27.875 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.039     ;
; -27.873 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.020     ;
; -27.872 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.036     ;
; -27.866 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.013     ;
; -27.864 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.011     ;
; -27.864 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[18] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.011     ;
; -27.863 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.010     ;
; -27.863 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.010     ;
; -27.863 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.027     ;
; -27.861 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.025     ;
; -27.861 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.025     ;
; -27.860 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.024     ;
; -27.860 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 29.007     ;
; -27.851 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[10] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 28.998     ;
; -27.850 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.014     ;
; -27.849 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.013     ;
; -27.846 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.177      ; 29.010     ;
; -27.844 ; CLK_ADJUST:clk_adj|I2C_CLK_SPEED[12] ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.170      ; 29.001     ;
+---------+--------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virtual_clock:vclock|virt_clk'                                                                                                                                     ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.524 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.469      ;
; -0.521 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.466      ;
; -0.502 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.447      ;
; -0.451 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.396      ;
; -0.451 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.396      ;
; -0.448 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.393      ;
; -0.448 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.393      ;
; -0.429 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.374      ;
; -0.429 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.374      ;
; -0.404 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.355      ;
; -0.401 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.352      ;
; -0.400 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.345      ;
; -0.397 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.342      ;
; -0.394 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.339      ;
; -0.391 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.336      ;
; -0.382 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.333      ;
; -0.378 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.323      ;
; -0.372 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.317      ;
; -0.284 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.229      ;
; -0.283 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.234      ;
; -0.281 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.226      ;
; -0.280 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.231      ;
; -0.271 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.222      ;
; -0.268 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.219      ;
; -0.262 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.042     ; 1.207      ;
; -0.256 ; de0nano_adc:adc|reset                 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.207      ;
; -0.232 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.030     ; 1.189      ;
; -0.214 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.030     ; 1.171      ;
; -0.212 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.030     ; 1.169      ;
; -0.198 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.149      ;
; -0.186 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.137      ;
; -0.154 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.105      ;
; -0.142 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.093      ;
; -0.142 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.030     ; 1.099      ;
; -0.139 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.090      ;
; -0.125 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.076      ;
; -0.125 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.076      ;
; -0.057 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.008      ;
; -0.045 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.996      ;
; -0.044 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.995      ;
; -0.037 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.988      ;
; 0.007  ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.944      ;
; 0.010  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.941      ;
; 0.011  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.940      ;
; 0.014  ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.937      ;
; 0.020  ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.931      ;
; 0.041  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.910      ;
; 0.041  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.910      ;
; 0.059  ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.892      ;
; 0.060  ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.891      ;
; 0.062  ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.889      ;
; 0.062  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.889      ;
; 0.063  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.888      ;
; 0.117  ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.030     ; 0.840      ;
; 0.117  ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.030     ; 0.840      ;
; 0.117  ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.030     ; 0.840      ;
; 0.117  ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.030     ; 0.840      ;
; 0.117  ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.030     ; 0.840      ;
; 0.117  ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.030     ; 0.840      ;
; 0.117  ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.030     ; 0.840      ;
; 0.130  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.821      ;
; 0.144  ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.807      ;
; 0.144  ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.807      ;
; 0.144  ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.807      ;
; 0.167  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.784      ;
; 0.169  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.782      ;
; 0.208  ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.743      ;
; 0.208  ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.743      ;
; 0.210  ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.741      ;
; 0.210  ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.741      ;
; 0.218  ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.733      ;
; 0.220  ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.731      ;
; 0.231  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.720      ;
; 0.241  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.710      ;
; 0.252  ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.699      ;
; 0.264  ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.687      ;
; 0.321  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.630      ;
; 0.323  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.628      ;
; 0.331  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.620      ;
; 0.334  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.617      ;
; 0.384  ; de0nano_adc:adc|enable                ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.567      ;
; 0.400  ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.551      ;
; 0.403  ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.548      ;
; 0.418  ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.533      ;
; 0.459  ; adc_run                               ; de0nano_adc:adc|state.initialize~reg0 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; 0.044      ; 0.562      ;
; 0.460  ; adc_run                               ; de0nano_adc:adc|state.execute~reg0    ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; 0.044      ; 0.561      ;
; 0.551  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.400      ;
; 0.554  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.397      ;
; 0.563  ; adc_run                               ; de0nano_adc:adc|state.ready~reg0      ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; 0.044      ; 0.458      ;
; 0.592  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.359      ;
; 0.601  ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.350      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virtual_clock:vclock|virt_clk'                                                                                                                                     ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.127 ; adc_run                               ; de0nano_adc:adc|state.ready~reg0      ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.155      ; 0.396      ;
; 0.163 ; adc_run                               ; de0nano_adc:adc|state.execute~reg0    ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.155      ; 0.432      ;
; 0.187 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; adc_run                               ; de0nano_adc:adc|state.initialize~reg0 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.155      ; 0.462      ;
; 0.194 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.213 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.333      ;
; 0.216 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.336      ;
; 0.313 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.433      ;
; 0.323 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.443      ;
; 0.325 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.445      ;
; 0.327 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.447      ;
; 0.330 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.450      ;
; 0.365 ; de0nano_adc:adc|enable                ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.485      ;
; 0.384 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.504      ;
; 0.405 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.525      ;
; 0.409 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.529      ;
; 0.413 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.533      ;
; 0.414 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.534      ;
; 0.461 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.583      ;
; 0.480 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.600      ;
; 0.490 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.610      ;
; 0.543 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.663      ;
; 0.567 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.687      ;
; 0.569 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.689      ;
; 0.571 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.691      ;
; 0.581 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.701      ;
; 0.607 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.727      ;
; 0.621 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.741      ;
; 0.623 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.743      ;
; 0.626 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.746      ;
; 0.627 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.747      ;
; 0.629 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.749      ;
; 0.630 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.750      ;
; 0.644 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.764      ;
; 0.662 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.782      ;
; 0.662 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.782      ;
; 0.662 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.782      ;
; 0.682 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.802      ;
; 0.685 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.805      ;
; 0.685 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.805      ;
; 0.686 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.806      ;
; 0.701 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.042      ; 0.827      ;
; 0.701 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.042      ; 0.827      ;
; 0.701 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.042      ; 0.827      ;
; 0.701 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.042      ; 0.827      ;
; 0.701 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.042      ; 0.827      ;
; 0.701 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.042      ; 0.827      ;
; 0.701 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.042      ; 0.827      ;
; 0.719 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.839      ;
; 0.732 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.852      ;
; 0.733 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.853      ;
; 0.748 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.868      ;
; 0.797 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.917      ;
; 0.806 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.926      ;
; 0.808 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.042      ; 0.934      ;
; 0.808 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.928      ;
; 0.812 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.932      ;
; 0.813 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.933      ;
; 0.828 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.948      ;
; 0.866 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.042      ; 0.992      ;
; 0.875 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.042      ; 1.001      ;
; 0.895 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 1.015      ;
; 0.900 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 1.020      ;
; 0.902 ; de0nano_adc:adc|reset                 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 1.022      ;
; 0.906 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 1.026      ;
; 0.915 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 1.035      ;
; 0.921 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 1.041      ;
; 0.970 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.084      ;
; 0.976 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.042      ; 1.102      ;
; 0.978 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.092      ;
; 1.002 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.116      ;
; 1.012 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.126      ;
; 1.018 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.132      ;
; 1.032 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.146      ;
; 1.036 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.150      ;
; 1.044 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.158      ;
; 1.050 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.164      ;
; 1.068 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.182      ;
; 1.071 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.185      ;
; 1.110 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.224      ;
; 1.113 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.227      ;
; 1.116 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.230      ;
; 1.117 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.231      ;
; 1.119 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.233      ;
; 1.159 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.273      ;
; 1.165 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.030      ; 1.279      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.178 ; de0nano_adc:adc|spi_master:spi_driver|sclk                                                                          ; de0nano_adc:adc|spi_master:spi_driver|sclk                                                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; de0nano_adc:adc|spi_master:spi_driver|mosi~en                                                                       ; de0nano_adc:adc|spi_master:spi_driver|mosi~en                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                                                                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; virtual_clock:vclock|virt_clk                                                                                       ; virtual_clock:vclock|virt_clk                                                                                       ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 1.162      ; 1.562      ;
; 0.185 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                                                               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                                                               ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; virtual_clock:vclock|vclk_cnt[2]                                                                                    ; virtual_clock:vclock|vclk_cnt[2]                                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; virtual_clock:vclock|vclk_cnt[1]                                                                                    ; virtual_clock:vclock|vclk_cnt[1]                                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; virtual_clock:vclock|vclk_cnt[3]                                                                                    ; virtual_clock:vclock|vclk_cnt[3]                                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0nano_adc:adc|spi_master:spi_driver|assert_data                                                                   ; de0nano_adc:adc|spi_master:spi_driver|assert_data                                                                   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[15] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[15] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[12] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[12] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[14] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[14] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[31]                                                                 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[31]                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_run                                                                                                             ; adc_run                                                                                                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int                                                                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|state.ST_WR_2                                                                                       ; mcp4725_dac:dac|state.ST_WR_2                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                                                                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                                                                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[4]  ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[4]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[7]  ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[7]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[15] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[15] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State       ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[4]  ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[4]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[7]  ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Debounce_Count[7]  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[7]                                                                                          ; mcp4725_dac:dac|data_wr[7]                                                                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[4]                                                                                          ; mcp4725_dac:dac|data_wr[4]                                                                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[5]                                                                                          ; mcp4725_dac:dac|data_wr[5]                                                                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[6]                                                                                          ; mcp4725_dac:dac|data_wr[6]                                                                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready                                                              ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready                                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                                                                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                                                                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command                                                            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command                                                            ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[12] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[12] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[14] ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Debounce_Count[14] ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; virtual_clock:vclock|vclk_cnt[0]                                                                                    ; virtual_clock:vclock|vclk_cnt[0]                                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]                                                                   ; DAC_DATA[10]                                                                                                        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]                                                                    ; DAC_DATA[6]                                                                                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.199 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.321      ;
; 0.206 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready                                                              ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start                                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; mcp4725_dac:dac|state.ST_IDLE                                                                                       ; mcp4725_dac:dac|state.ST_START                                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack                                                           ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; mcp4725_dac:dac|busy_prev[1]                                                                                        ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.330      ;
; 0.213 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.231      ; 0.528      ;
; 0.213 ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; mcp4725_dac:dac|state.ST_STOP                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; mcp4725_dac:dac|state.ST_WR_2                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.334      ;
; 0.219 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]                                                                    ; DAC_DATA[9]                                                                                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.219      ; 0.522      ;
; 0.220 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                                                               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1                                                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.341      ;
; 0.221 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                                                               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack                                                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.342      ;
; 0.223 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                                                               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2                                                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.344      ;
; 0.238 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]                                                                    ; DAC_DATA[7]                                                                                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.216      ; 0.538      ;
; 0.239 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]                                                                    ; DAC_DATA[3]                                                                                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.216      ; 0.539      ;
; 0.240 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]                                                                    ; DAC_DATA[1]                                                                                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.216      ; 0.540      ;
; 0.262 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]                                                                 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.223      ; 0.569      ;
; 0.270 ; mcp4725_dac:dac|data_wr[0]                                                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[0]                                                               ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; mcp4725_dac:dac|data_wr[1]                                                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[1]                                                               ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; mcp4725_dac:dac|data_wr[2]                                                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[2]                                                               ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; mcp4725_dac:dac|data_wr[3]                                                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[3]                                                               ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[15]                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.236      ; 0.594      ;
; 0.275 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[16]                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.236      ; 0.595      ;
; 0.278 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; mcp4725_dac:dac|state.ST_STOP                                                                                       ; mcp4725_dac:dac|state.ST_IDLE                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.399      ;
; 0.280 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]                                                                  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.400      ;
; 0.293 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1]                                                                ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1]                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.422      ;
; 0.295 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3]                                                                ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3]                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.424      ;
; 0.296 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4]                                                                ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4]                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2]                                                                ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2]                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.425      ;
; 0.306 ; mcp4725_dac:dac|state.ST_START                                                                                      ; mcp4725_dac:dac|state.ST_WR_1                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.427      ;
; 0.310 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                                                                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2                                                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                                                                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack                                                           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[7]                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.236      ; 0.632      ;
; 0.313 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[8]                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.236      ; 0.633      ;
; 0.315 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[14]                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.236      ; 0.635      ;
; 0.317 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1                                                           ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                                                                 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[17]                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.236      ; 0.638      ;
; 0.319 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0]                                                                ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0]                                                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.448      ;
; 0.320 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start                                                              ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                                                                  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start                                                              ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command                                                            ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[6]                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.236      ; 0.641      ;
; 0.321 ; de0nano_adc:adc|spi_master:spi_driver|count[0]                                                                      ; de0nano_adc:adc|spi_master:spi_driver|count[9]                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.236      ; 0.641      ;
; 0.321 ; de0nano_adc:adc|spi_master:spi_driver|state                                                                         ; de0nano_adc:adc|spi_master:spi_driver|assert_data                                                                   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.442      ;
; 0.324 ; mcp4725_dac:dac|state.ST_WR_2                                                                                       ; mcp4725_dac:dac|state.ST_STOP                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.445      ;
; 0.328 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                                                               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready                                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.448      ;
; 0.333 ; virtual_clock:vclock|vclk_cnt[2]                                                                                    ; virtual_clock:vclock|vclk_cnt[3]                                                                                    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.454      ;
; 0.355 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start                                                              ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.475      ;
; 0.357 ; DAC_DATA[11]                                                                                                        ; mcp4725_dac:dac|data_buffer[11]                                                                                     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.478      ;
; 0.358 ; mcp4725_dac:dac|state.ST_WR_2                                                                                       ; mcp4725_dac:dac|state.ST_IDLE                                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.479      ;
; 0.361 ; de0nano_adc:adc|spi_master:spi_driver|state                                                                         ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]                                                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.237      ; 0.682      ;
; 0.362 ; DAC_DATA[0]                                                                                                         ; mcp4725_dac:dac|data_buffer[0]                                                                                      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.483      ;
; 0.362 ; de0nano_adc:adc|state.ready~reg0                                                                                    ; adc_run                                                                                                             ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.044     ; 0.432      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.795 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.738      ;
; -0.795 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.738      ;
; -0.795 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.738      ;
; -0.795 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.738      ;
; -0.795 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.738      ;
; -0.795 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[12]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.738      ;
; -0.795 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[14]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.738      ;
; -0.795 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[15]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.738      ;
; -0.795 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[13]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.738      ;
; -0.795 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[10]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.738      ;
; -0.795 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.738      ;
; -0.795 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[8]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.738      ;
; -0.795 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[4]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.738      ;
; -0.787 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_WR_1                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.737      ;
; -0.787 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_WR_2                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.737      ;
; -0.787 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_STOP                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.737      ;
; -0.787 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.737      ;
; -0.787 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|busy_prev[1]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.737      ;
; -0.787 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[20]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.737      ;
; -0.787 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[21]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.737      ;
; -0.787 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[22]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.737      ;
; -0.787 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[23]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.737      ;
; -0.787 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|state.ST_START                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.737      ;
; -0.780 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.723      ;
; -0.780 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.723      ;
; -0.780 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.723      ;
; -0.780 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.723      ;
; -0.780 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.723      ;
; -0.780 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[12]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.723      ;
; -0.780 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[14]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.723      ;
; -0.780 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[15]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.723      ;
; -0.780 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[13]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.723      ;
; -0.780 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[10]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.723      ;
; -0.780 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.723      ;
; -0.780 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[8]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.723      ;
; -0.780 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[4]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.723      ;
; -0.772 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|state.ST_WR_1                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.722      ;
; -0.772 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|state.ST_WR_2                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.722      ;
; -0.772 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|state.ST_STOP                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.722      ;
; -0.772 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.722      ;
; -0.772 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|busy_prev[1]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.722      ;
; -0.772 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[20]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.722      ;
; -0.772 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[21]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.722      ;
; -0.772 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[22]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.722      ;
; -0.772 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|wait_cnt[23]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.722      ;
; -0.772 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|state.ST_START                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.722      ;
; -0.681 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|ena                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.631      ;
; -0.681 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|busy_prev[0]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.631      ;
; -0.677 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 1.807      ;
; -0.666 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|ena                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.616      ;
; -0.666 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|busy_prev[0]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.616      ;
; -0.664 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.815      ;
; -0.664 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.815      ;
; -0.664 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.815      ;
; -0.664 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.815      ;
; -0.664 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.815      ;
; -0.664 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.815      ;
; -0.664 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.815      ;
; -0.664 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.815      ;
; -0.664 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.815      ;
; -0.662 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 1.792      ;
; -0.661 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 1.795      ;
; -0.661 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 1.795      ;
; -0.661 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 1.795      ;
; -0.661 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 1.795      ;
; -0.661 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 1.795      ;
; -0.661 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 1.795      ;
; -0.661 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[18]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 1.795      ;
; -0.661 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[19]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 1.795      ;
; -0.661 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[21]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 1.795      ;
; -0.661 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 1.795      ;
; -0.661 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 1.795      ;
; -0.661 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.147      ; 1.795      ;
; -0.649 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.800      ;
; -0.649 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.800      ;
; -0.649 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.800      ;
; -0.649 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.800      ;
; -0.649 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.800      ;
; -0.649 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.800      ;
; -0.649 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.800      ;
; -0.649 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.800      ;
; -0.649 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_decr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.164      ; 1.800      ;
; -0.648 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.591      ;
; -0.648 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.591      ;
; -0.648 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.591      ;
; -0.648 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.591      ;
; -0.648 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.591      ;
; -0.648 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.591      ;
; -0.648 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:1:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.591      ;
; -0.646 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.589      ;
; -0.646 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.589      ;
; -0.646 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.589      ;
; -0.646 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.589      ;
; -0.646 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.589      ;
; -0.646 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[12]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.589      ;
; -0.646 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[14]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.589      ;
; -0.646 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[15]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.589      ;
; -0.646 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[13]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.589      ;
; -0.646 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[10]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.589      ;
; -0.646 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.589      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.581 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.150      ; 0.845      ;
; 0.615 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|mosi~en            ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.155      ; 0.884      ;
; 0.615 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]            ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.155      ; 0.884      ;
; 0.646 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|state              ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.045     ; 0.715      ;
; 0.778 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.047     ; 0.845      ;
; 0.778 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.047     ; 0.845      ;
; 0.782 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.047     ; 0.849      ;
; 0.800 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.050     ; 0.864      ;
; 0.800 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.050     ; 0.864      ;
; 0.813 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|busy               ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.043     ; 0.884      ;
; 0.859 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.045     ; 0.928      ;
; 0.859 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.045     ; 0.928      ;
; 0.859 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11]        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.045     ; 0.928      ;
; 0.859 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.045     ; 0.928      ;
; 0.859 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.045     ; 0.928      ;
; 0.859 ; de0nano_adc:adc|reset                                                                                         ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]         ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.045     ; 0.928      ;
; 1.014 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 1.135      ;
; 1.014 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 1.135      ;
; 1.014 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 1.135      ;
; 1.014 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 1.135      ;
; 1.014 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 1.135      ;
; 1.014 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 1.135      ;
; 1.014 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 1.135      ;
; 1.048 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[0]                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.029      ; 1.161      ;
; 1.048 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[1]                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.029      ; 1.161      ;
; 1.048 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[11]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.029      ; 1.161      ;
; 1.056 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[31]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.170      ;
; 1.056 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[16]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.170      ;
; 1.056 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[17]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.170      ;
; 1.056 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[18]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.170      ;
; 1.056 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[19]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.170      ;
; 1.056 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[24]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.170      ;
; 1.056 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[25]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.170      ;
; 1.056 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[26]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.170      ;
; 1.056 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[27]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.170      ;
; 1.056 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[28]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.170      ;
; 1.056 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[29]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.170      ;
; 1.056 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|wait_cnt[30]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.170      ;
; 1.066 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 1.187      ;
; 1.066 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 1.187      ;
; 1.066 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 1.187      ;
; 1.066 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 1.187      ;
; 1.066 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 1.187      ;
; 1.066 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 1.187      ;
; 1.066 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 1.187      ;
; 1.087 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.235      ; 1.406      ;
; 1.087 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.235      ; 1.406      ;
; 1.087 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.235      ; 1.406      ;
; 1.087 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.235      ; 1.406      ;
; 1.093 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[8]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.235      ; 1.412      ;
; 1.100 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[0]                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.029      ; 1.213      ;
; 1.100 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[1]                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.029      ; 1.213      ;
; 1.100 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[11]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.029      ; 1.213      ;
; 1.102 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.237      ; 1.423      ;
; 1.102 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.237      ; 1.423      ;
; 1.102 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.239      ; 1.425      ;
; 1.102 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.239      ; 1.425      ;
; 1.102 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[9]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.239      ; 1.425      ;
; 1.102 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[14]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.239      ; 1.425      ;
; 1.102 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[16]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.239      ; 1.425      ;
; 1.102 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[17]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.239      ; 1.425      ;
; 1.108 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[31]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.222      ;
; 1.108 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[16]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.222      ;
; 1.108 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[17]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.222      ;
; 1.108 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[18]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.222      ;
; 1.108 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[19]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.222      ;
; 1.108 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[24]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.222      ;
; 1.108 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[25]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.222      ;
; 1.108 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[26]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.222      ;
; 1.108 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[27]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.222      ;
; 1.108 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[28]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.222      ;
; 1.108 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[29]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.222      ;
; 1.108 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|wait_cnt[30]                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.030      ; 1.222      ;
; 1.129 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[25]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.246      ; 1.459      ;
; 1.129 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[31]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.246      ; 1.459      ;
; 1.129 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.246      ; 1.459      ;
; 1.129 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[10]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.246      ; 1.459      ;
; 1.129 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[11]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.246      ; 1.459      ;
; 1.129 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[12]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.246      ; 1.459      ;
; 1.129 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[13]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.246      ; 1.459      ;
; 1.129 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[20]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.246      ; 1.459      ;
; 1.129 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[24]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.246      ; 1.459      ;
; 1.134 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[26]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.228      ; 1.446      ;
; 1.134 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[28]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.228      ; 1.446      ;
; 1.134 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[29]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.228      ; 1.446      ;
; 1.134 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.228      ; 1.446      ;
; 1.134 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.228      ; 1.446      ;
; 1.134 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[7]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.228      ; 1.446      ;
; 1.134 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[18]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.228      ; 1.446      ;
; 1.134 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[19]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.228      ; 1.446      ;
; 1.134 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[21]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.228      ; 1.446      ;
; 1.134 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[22]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.228      ; 1.446      ;
; 1.134 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[23]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.228      ; 1.446      ;
; 1.134 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[6]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.228      ; 1.446      ;
; 1.139 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[27]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.235      ; 1.458      ;
; 1.139 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[30]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.235      ; 1.458      ;
; 1.139 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.235      ; 1.458      ;
; 1.139 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[15]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.235      ; 1.458      ;
; 1.145 ; Debounce_Multi_Input:debnce|Debounce_Single_Input:\Output_Assignment:0:Debounce_Single_Input_1|r_Switch_State ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[8]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.235      ; 1.464      ;
; 1.148 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|prev_incr                                                          ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.224      ; 1.456      ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.296 ns




+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+--------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                          ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack               ; -54.407   ; 0.127 ; -2.167   ; 0.581   ; -3.000              ;
;  CLOCK_50                      ; -54.407   ; 0.178 ; -2.167   ; 0.581   ; -3.000              ;
;  virtual_clock:vclock|virt_clk ; -1.666    ; 0.127 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                ; -2393.216 ; 0.0   ; -181.218 ; 0.0     ; -350.448            ;
;  CLOCK_50                      ; -2380.278 ; 0.000 ; -181.218 ; 0.000   ; -336.448            ;
;  virtual_clock:vclock|virt_clk ; -12.938   ; 0.000 ; N/A      ; N/A     ; -14.000             ;
+--------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED8[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED8[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED8[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED8[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED8[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED8[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED8[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED8[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDA                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCL                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RST                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; incr                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; decr                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED8[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED8[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED8[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED8[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED8[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED8[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED8[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED8[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SCL           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED8[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED8[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED8[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED8[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED8[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED8[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED8[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED8[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SCL           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED8[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED8[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED8[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED8[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED8[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED8[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED8[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED8[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SCL           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+-------------------------------+-------------------------------+--------------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+--------------+----------+----------+----------+
; CLOCK_50                      ; CLOCK_50                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; virtual_clock:vclock|virt_clk ; CLOCK_50                      ; 112          ; 1        ; 0        ; 0        ;
; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 3            ; 0        ; 0        ; 0        ;
; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 124          ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+-------------------------------+-------------------------------+--------------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+--------------+----------+----------+----------+
; CLOCK_50                      ; CLOCK_50                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; virtual_clock:vclock|virt_clk ; CLOCK_50                      ; 112          ; 1        ; 0        ; 0        ;
; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 3            ; 0        ; 0        ; 0        ;
; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 124          ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------+
; Recovery Transfers                                                                   ;
+-------------------------------+----------+----------+----------+----------+----------+
; From Clock                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+----------+----------+----------+----------+----------+
; CLOCK_50                      ; CLOCK_50 ; 356      ; 0        ; 0        ; 0        ;
; virtual_clock:vclock|virt_clk ; CLOCK_50 ; 16       ; 0        ; 0        ; 0        ;
+-------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------+
; Removal Transfers                                                                    ;
+-------------------------------+----------+----------+----------+----------+----------+
; From Clock                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+----------+----------+----------+----------+----------+
; CLOCK_50                      ; CLOCK_50 ; 356      ; 0        ; 0        ; 0        ;
; virtual_clock:vclock|virt_clk ; CLOCK_50 ; 16       ; 0        ; 0        ; 0        ;
+-------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 193   ; 193  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------+
; Clock Status Summary                                                               ;
+-------------------------------+-------------------------------+------+-------------+
; Target                        ; Clock                         ; Type ; Status      ;
+-------------------------------+-------------------------------+------+-------------+
; CLOCK_50                      ; CLOCK_50                      ; Base ; Constrained ;
; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; Base ; Constrained ;
+-------------------------------+-------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; decr       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; incr       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_CS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED8[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED8[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED8[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; decr       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; incr       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_CS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED8[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED8[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED8[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Nov 08 12:12:17 2024
Info: Command: quartus_sta de0_nano -c de0_nano
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'de0_nano.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name virtual_clock:vclock|virt_clk virtual_clock:vclock|virt_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -54.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -54.407           -2380.278 CLOCK_50 
    Info (332119):    -1.666             -12.938 virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 virtual_clock:vclock|virt_clk 
Info (332146): Worst-case recovery slack is -2.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.167            -181.218 CLOCK_50 
Info (332146): Worst-case removal slack is 0.890
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.890               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -261.000 CLOCK_50 
    Info (332119):    -1.000             -14.000 virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -48.239
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -48.239           -2097.085 CLOCK_50 
    Info (332119):    -1.389             -10.218 virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 virtual_clock:vclock|virt_clk 
Info (332146): Worst-case recovery slack is -1.869
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.869            -153.438 CLOCK_50 
Info (332146): Worst-case removal slack is 0.795
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.795               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -261.000 CLOCK_50 
    Info (332119):    -1.000             -14.000 virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -30.617
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -30.617           -1252.216 CLOCK_50 
    Info (332119):    -0.524              -2.083 virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.127
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.127               0.000 virtual_clock:vclock|virt_clk 
    Info (332119):     0.178               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.795
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.795             -60.401 CLOCK_50 
Info (332146): Worst-case removal slack is 0.581
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.581               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -336.448 CLOCK_50 
    Info (332119):    -1.000             -14.000 virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.296 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4947 megabytes
    Info: Processing ended: Fri Nov 08 12:12:19 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


