[14:41:51.701] <TB0>     INFO: *** Welcome to pxar ***
[14:41:51.701] <TB0>     INFO: *** Today: 2016/09/19
[14:41:51.708] <TB0>     INFO: *** Version: 47bc-dirty
[14:41:51.708] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C15.dat
[14:41:51.709] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:41:51.709] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//defaultMaskFile.dat
[14:41:51.709] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters_C15.dat
[14:41:51.782] <TB0>     INFO:         clk: 4
[14:41:51.782] <TB0>     INFO:         ctr: 4
[14:41:51.782] <TB0>     INFO:         sda: 19
[14:41:51.782] <TB0>     INFO:         tin: 9
[14:41:51.782] <TB0>     INFO:         level: 15
[14:41:51.782] <TB0>     INFO:         triggerdelay: 0
[14:41:51.782] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:41:51.782] <TB0>     INFO: Log level: DEBUG
[14:41:51.793] <TB0>     INFO: Found DTB DTB_WWXGRB
[14:41:51.805] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[14:41:51.808] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[14:41:51.811] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[14:41:53.364] <TB0>     INFO: DUT info: 
[14:41:53.364] <TB0>     INFO: The DUT currently contains the following objects:
[14:41:53.364] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:41:53.364] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[14:41:53.364] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[14:41:53.364] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:41:53.364] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.364] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.364] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.364] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.364] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.364] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.364] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.364] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.365] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.365] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.365] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.365] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.365] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.365] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.365] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.365] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:41:53.365] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:41:53.366] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:41:53.367] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:41:53.371] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30965760
[14:41:53.371] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x123b310
[14:41:53.371] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x11ad770
[14:41:53.371] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fca75d94010
[14:41:53.371] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fca7bfff510
[14:41:53.371] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31031296 fPxarMemory = 0x7fca75d94010
[14:41:53.372] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 367.4mA
[14:41:53.373] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[14:41:53.373] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.5 C
[14:41:53.373] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:41:53.774] <TB0>     INFO: enter 'restricted' command line mode
[14:41:53.774] <TB0>     INFO: enter test to run
[14:41:53.774] <TB0>     INFO:   test: FPIXTest no parameter change
[14:41:53.774] <TB0>     INFO:   running: fpixtest
[14:41:53.774] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:41:53.777] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:41:53.777] <TB0>     INFO: ######################################################################
[14:41:53.777] <TB0>     INFO: PixTestFPIXTest::doTest()
[14:41:53.777] <TB0>     INFO: ######################################################################
[14:41:53.781] <TB0>     INFO: ######################################################################
[14:41:53.781] <TB0>     INFO: PixTestPretest::doTest()
[14:41:53.781] <TB0>     INFO: ######################################################################
[14:41:53.783] <TB0>     INFO:    ----------------------------------------------------------------------
[14:41:53.783] <TB0>     INFO:    PixTestPretest::programROC() 
[14:41:53.783] <TB0>     INFO:    ----------------------------------------------------------------------
[14:42:11.800] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:42:11.800] <TB0>     INFO: IA differences per ROC:  18.5 16.9 19.3 16.9 17.7 19.3 19.3 20.1 18.5 20.1 16.9 19.3 19.3 17.7 19.3 18.5
[14:42:11.867] <TB0>     INFO:    ----------------------------------------------------------------------
[14:42:11.867] <TB0>     INFO:    PixTestPretest::checkIdig() 
[14:42:11.867] <TB0>     INFO:    ----------------------------------------------------------------------
[14:42:13.120] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:42:13.621] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:42:14.123] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[14:42:14.625] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[14:42:15.126] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:42:15.628] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[14:42:16.130] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[14:42:16.632] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[14:42:17.133] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:42:17.635] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[14:42:18.137] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[14:42:18.639] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:42:19.140] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[14:42:19.642] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[14:42:20.144] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[14:42:20.645] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:42:20.899] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 1.6 2.4 1.6 1.6 1.6 2.4 1.6 1.6 2.4 1.6 1.6 1.6 2.4 
[14:42:20.899] <TB0>     INFO: Test took 9035 ms.
[14:42:20.899] <TB0>     INFO: PixTestPretest::checkIdig() done.
[14:42:20.931] <TB0>     INFO:    ----------------------------------------------------------------------
[14:42:20.931] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:42:20.931] <TB0>     INFO:    ----------------------------------------------------------------------
[14:42:21.033] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[14:42:21.134] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0188 mA
[14:42:21.235] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 24.6187 mA
[14:42:21.336] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 23.8187 mA
[14:42:21.437] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  82 Ia 23.8187 mA
[14:42:21.538] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  83 Ia 24.6187 mA
[14:42:21.639] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  80 Ia 23.8187 mA
[14:42:21.740] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  81 Ia 23.8187 mA
[14:42:21.842] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  82 Ia 23.8187 mA
[14:42:21.943] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  83 Ia 24.6187 mA
[14:42:22.044] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  80 Ia 23.8187 mA
[14:42:22.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  81 Ia 23.8187 mA
[14:42:22.245] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  82 Ia 24.6187 mA
[14:42:22.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 20.6188 mA
[14:42:22.447] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  98 Ia 24.6187 mA
[14:42:22.548] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  95 Ia 23.8187 mA
[14:42:22.650] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  96 Ia 24.6187 mA
[14:42:22.750] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  93 Ia 23.8187 mA
[14:42:22.851] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  94 Ia 23.8187 mA
[14:42:22.951] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  95 Ia 24.6187 mA
[14:42:23.052] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  92 Ia 23.8187 mA
[14:42:23.153] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  93 Ia 23.8187 mA
[14:42:23.255] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  94 Ia 23.8187 mA
[14:42:23.356] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  95 Ia 24.6187 mA
[14:42:23.457] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  92 Ia 23.8187 mA
[14:42:23.558] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[14:42:23.659] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  79 Ia 23.8187 mA
[14:42:23.759] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  80 Ia 24.6187 mA
[14:42:23.860] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  77 Ia 23.0188 mA
[14:42:23.960] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  83 Ia 25.4188 mA
[14:42:24.061] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  76 Ia 23.0188 mA
[14:42:24.162] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  82 Ia 24.6187 mA
[14:42:24.263] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  79 Ia 23.8187 mA
[14:42:24.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  80 Ia 24.6187 mA
[14:42:24.464] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  77 Ia 23.0188 mA
[14:42:24.565] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  83 Ia 25.4188 mA
[14:42:24.666] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  76 Ia 23.0188 mA
[14:42:24.767] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 21.4188 mA
[14:42:24.868] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  94 Ia 24.6187 mA
[14:42:24.969] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  91 Ia 23.8187 mA
[14:42:25.070] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  92 Ia 23.8187 mA
[14:42:25.172] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  93 Ia 24.6187 mA
[14:42:25.272] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  90 Ia 23.8187 mA
[14:42:25.372] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  91 Ia 23.8187 mA
[14:42:25.473] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  92 Ia 24.6187 mA
[14:42:25.574] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  89 Ia 23.8187 mA
[14:42:25.675] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  90 Ia 23.8187 mA
[14:42:25.775] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  91 Ia 23.8187 mA
[14:42:25.876] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  92 Ia 24.6187 mA
[14:42:25.977] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 21.4188 mA
[14:42:26.079] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  94 Ia 25.4188 mA
[14:42:26.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  87 Ia 23.8187 mA
[14:42:26.281] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  88 Ia 24.6187 mA
[14:42:26.381] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  85 Ia 23.8187 mA
[14:42:26.482] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  86 Ia 23.8187 mA
[14:42:26.583] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  87 Ia 24.6187 mA
[14:42:26.683] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  84 Ia 23.8187 mA
[14:42:26.784] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  85 Ia 23.8187 mA
[14:42:26.885] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  86 Ia 23.8187 mA
[14:42:26.986] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  87 Ia 24.6187 mA
[14:42:27.086] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  84 Ia 23.8187 mA
[14:42:27.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[14:42:27.289] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[14:42:27.390] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  80 Ia 24.6187 mA
[14:42:27.490] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[14:42:27.591] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 23.8187 mA
[14:42:27.693] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  79 Ia 23.8187 mA
[14:42:27.793] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  80 Ia 24.6187 mA
[14:42:27.894] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  77 Ia 23.0188 mA
[14:42:27.995] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  83 Ia 25.4188 mA
[14:42:28.095] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  76 Ia 23.0188 mA
[14:42:28.196] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  82 Ia 24.6187 mA
[14:42:28.297] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  79 Ia 23.8187 mA
[14:42:28.398] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[14:42:28.498] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[14:42:28.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 23.8187 mA
[14:42:28.700] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  81 Ia 24.6187 mA
[14:42:28.801] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  78 Ia 23.0188 mA
[14:42:28.902] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  84 Ia 25.4188 mA
[14:42:28.003] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  77 Ia 23.0188 mA
[14:42:29.104] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  83 Ia 24.6187 mA
[14:42:29.204] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  80 Ia 23.8187 mA
[14:42:29.305] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  81 Ia 23.8187 mA
[14:42:29.406] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  82 Ia 24.6187 mA
[14:42:29.507] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  79 Ia 23.8187 mA
[14:42:29.609] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[14:42:29.709] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[14:42:29.809] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[14:42:29.910] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  77 Ia 23.8187 mA
[14:42:30.011] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  78 Ia 23.0188 mA
[14:42:30.111] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  84 Ia 25.4188 mA
[14:42:30.212] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  77 Ia 23.0188 mA
[14:42:30.314] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  83 Ia 24.6187 mA
[14:42:30.415] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  80 Ia 24.6187 mA
[14:42:30.516] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  77 Ia 23.8187 mA
[14:42:30.616] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  78 Ia 23.8187 mA
[14:42:30.717] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  79 Ia 23.8187 mA
[14:42:30.819] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.2188 mA
[14:42:30.920] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  89 Ia 24.6187 mA
[14:42:31.020] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  86 Ia 24.6187 mA
[14:42:31.121] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  83 Ia 23.8187 mA
[14:42:31.222] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  84 Ia 23.8187 mA
[14:42:31.323] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  85 Ia 24.6187 mA
[14:42:31.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  82 Ia 23.8187 mA
[14:42:31.525] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  83 Ia 23.8187 mA
[14:42:31.625] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  84 Ia 24.6187 mA
[14:42:31.726] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  81 Ia 23.8187 mA
[14:42:31.827] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  82 Ia 23.8187 mA
[14:42:31.927] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  83 Ia 23.8187 mA
[14:42:32.029] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.6187 mA
[14:42:32.129] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  75 Ia 23.8187 mA
[14:42:32.230] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  76 Ia 23.8187 mA
[14:42:32.331] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[14:42:32.431] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 24.6187 mA
[14:42:32.532] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  75 Ia 23.8187 mA
[14:42:32.633] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  76 Ia 23.8187 mA
[14:42:32.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  77 Ia 24.6187 mA
[14:42:32.834] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  74 Ia 23.8187 mA
[14:42:32.935] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  75 Ia 23.8187 mA
[14:42:33.036] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  76 Ia 23.8187 mA
[14:42:33.136] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  77 Ia 23.8187 mA
[14:42:33.237] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 20.6188 mA
[14:42:33.338] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  98 Ia 24.6187 mA
[14:42:33.439] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  95 Ia 23.8187 mA
[14:42:33.539] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  96 Ia 23.8187 mA
[14:42:33.640] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  97 Ia 24.6187 mA
[14:42:33.741] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  94 Ia 23.8187 mA
[14:42:33.842] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  95 Ia 23.8187 mA
[14:42:33.943] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  96 Ia 23.8187 mA
[14:42:34.044] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  97 Ia 24.6187 mA
[14:42:34.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  94 Ia 23.8187 mA
[14:42:34.245] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  95 Ia 24.6187 mA
[14:42:34.346] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  92 Ia 23.8187 mA
[14:42:34.447] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[14:42:34.548] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 24.6187 mA
[14:42:34.648] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  81 Ia 23.8187 mA
[14:42:34.749] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  82 Ia 24.6187 mA
[14:42:34.850] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  79 Ia 23.8187 mA
[14:42:34.951] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  80 Ia 23.8187 mA
[14:42:35.051] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  81 Ia 23.8187 mA
[14:42:35.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  82 Ia 24.6187 mA
[14:42:35.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  79 Ia 23.8187 mA
[14:42:35.353] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  80 Ia 23.8187 mA
[14:42:35.454] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  81 Ia 23.8187 mA
[14:42:35.555] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  82 Ia 24.6187 mA
[14:42:35.656] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0188 mA
[14:42:35.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 24.6187 mA
[14:42:35.857] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  81 Ia 23.8187 mA
[14:42:35.957] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  82 Ia 23.8187 mA
[14:42:36.058] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  83 Ia 23.8187 mA
[14:42:36.159] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  84 Ia 24.6187 mA
[14:42:36.259] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  81 Ia 23.8187 mA
[14:42:36.360] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  82 Ia 23.8187 mA
[14:42:36.461] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  83 Ia 23.8187 mA
[14:42:36.562] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  84 Ia 24.6187 mA
[14:42:36.663] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  81 Ia 23.8187 mA
[14:42:36.764] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  82 Ia 24.6187 mA
[14:42:36.865] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 20.6188 mA
[14:42:36.966] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  98 Ia 25.4188 mA
[14:42:37.066] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  91 Ia 23.8187 mA
[14:42:37.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  92 Ia 24.6187 mA
[14:42:37.269] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  89 Ia 23.8187 mA
[14:42:37.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  90 Ia 23.8187 mA
[14:42:37.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  91 Ia 23.8187 mA
[14:42:37.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  92 Ia 23.8187 mA
[14:42:37.672] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  93 Ia 24.6187 mA
[14:42:37.772] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  90 Ia 23.8187 mA
[14:42:37.873] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  91 Ia 23.8187 mA
[14:42:37.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  92 Ia 23.8187 mA
[14:42:38.075] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.0188 mA
[14:42:38.176] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 24.6187 mA
[14:42:38.276] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  81 Ia 23.8187 mA
[14:42:38.377] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  82 Ia 23.8187 mA
[14:42:38.478] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  83 Ia 24.6187 mA
[14:42:38.579] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  80 Ia 23.8187 mA
[14:42:38.680] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  81 Ia 23.8187 mA
[14:42:38.780] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  82 Ia 23.8187 mA
[14:42:38.881] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  83 Ia 23.8187 mA
[14:42:38.982] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  84 Ia 24.6187 mA
[14:42:39.083] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  81 Ia 23.8187 mA
[14:42:39.184] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  82 Ia 23.8187 mA
[14:42:39.285] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.2188 mA
[14:42:39.386] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  89 Ia 24.6187 mA
[14:42:39.487] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  86 Ia 24.6187 mA
[14:42:39.588] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  83 Ia 23.8187 mA
[14:42:39.689] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  84 Ia 23.8187 mA
[14:42:39.789] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  85 Ia 24.6187 mA
[14:42:39.890] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  82 Ia 23.8187 mA
[14:42:39.990] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  83 Ia 23.8187 mA
[14:42:40.091] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  84 Ia 23.8187 mA
[14:42:40.192] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  85 Ia 24.6187 mA
[14:42:40.293] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  82 Ia 23.8187 mA
[14:42:40.393] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  83 Ia 23.8187 mA
[14:42:40.423] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  82
[14:42:40.423] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  92
[14:42:40.423] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  76
[14:42:40.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  92
[14:42:40.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  84
[14:42:40.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  79
[14:42:40.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  79
[14:42:40.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  79
[14:42:40.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  83
[14:42:40.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  77
[14:42:40.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  92
[14:42:40.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  82
[14:42:40.425] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  82
[14:42:40.425] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  92
[14:42:40.425] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  82
[14:42:40.425] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  83
[14:42:42.251] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 391.5 mA = 24.4688 mA/ROC
[14:42:42.251] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  19.3  18.5  19.3  19.3  19.3  19.3  19.3  19.3  20.1  19.3  20.1  19.3  20.1  19.3  20.1
[14:42:42.285] <TB0>     INFO:    ----------------------------------------------------------------------
[14:42:42.285] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[14:42:42.285] <TB0>     INFO:    ----------------------------------------------------------------------
[14:42:42.422] <TB0>     INFO: Expecting 231680 events.
[14:42:50.719] <TB0>     INFO: 231680 events read in total (7579ms).
[14:42:50.869] <TB0>     INFO: Test took 8580ms.
[14:42:51.072] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 105 and Delta(CalDel) = 64
[14:42:51.075] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 107 and Delta(CalDel) = 64
[14:42:51.079] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 95 and Delta(CalDel) = 60
[14:42:51.083] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 80 and Delta(CalDel) = 64
[14:42:51.087] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 95 and Delta(CalDel) = 60
[14:42:51.091] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 82 and Delta(CalDel) = 58
[14:42:51.094] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 92 and Delta(CalDel) = 66
[14:42:51.098] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 101 and Delta(CalDel) = 61
[14:42:51.102] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 88 and Delta(CalDel) = 66
[14:42:51.105] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 107 and Delta(CalDel) = 60
[14:42:51.109] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 85 and Delta(CalDel) = 64
[14:42:51.112] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 128 and Delta(CalDel) = 59
[14:42:51.116] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 96 and Delta(CalDel) = 60
[14:42:51.120] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 67
[14:42:51.123] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 93 and Delta(CalDel) = 65
[14:42:51.127] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 95 and Delta(CalDel) = 63
[14:42:51.167] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:42:51.203] <TB0>     INFO:    ----------------------------------------------------------------------
[14:42:51.203] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:42:51.203] <TB0>     INFO:    ----------------------------------------------------------------------
[14:42:51.339] <TB0>     INFO: Expecting 231680 events.
[14:42:59.556] <TB0>     INFO: 231680 events read in total (7502ms).
[14:42:59.561] <TB0>     INFO: Test took 8354ms.
[14:42:59.585] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 32
[14:42:59.894] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[14:42:59.898] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29
[14:42:59.902] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 158 +/- 32.5
[14:42:59.905] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[14:42:59.908] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[14:42:59.912] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 182 +/- 34.5
[14:42:59.915] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[14:42:59.919] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 168 +/- 34
[14:42:59.922] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[14:42:59.925] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31.5
[14:42:59.929] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[14:42:59.932] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[14:42:59.936] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 167 +/- 34.5
[14:42:59.939] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 158 +/- 32.5
[14:42:59.943] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 32
[14:42:59.975] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:42:59.975] <TB0>     INFO: CalDel:      141   141   120   158   135   119   182   132   168   124   146   119   143   167   158   136
[14:42:59.975] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:42:59.979] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C0.dat
[14:42:59.980] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C1.dat
[14:42:59.980] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C2.dat
[14:42:59.980] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C3.dat
[14:42:59.980] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C4.dat
[14:42:59.980] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C5.dat
[14:42:59.980] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C6.dat
[14:42:59.980] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C7.dat
[14:42:59.981] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C8.dat
[14:42:59.981] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C9.dat
[14:42:59.981] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C10.dat
[14:42:59.981] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C11.dat
[14:42:59.981] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C12.dat
[14:42:59.981] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C13.dat
[14:42:59.982] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C14.dat
[14:42:59.982] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C15.dat
[14:42:59.982] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:42:59.982] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:42:59.982] <TB0>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[14:42:59.982] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:43:00.069] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:43:00.069] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:43:00.069] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:43:00.069] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:43:00.072] <TB0>     INFO: ######################################################################
[14:43:00.072] <TB0>     INFO: PixTestTiming::doTest()
[14:43:00.072] <TB0>     INFO: ######################################################################
[14:43:00.072] <TB0>     INFO:    ----------------------------------------------------------------------
[14:43:00.072] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[14:43:00.072] <TB0>     INFO:    ----------------------------------------------------------------------
[14:43:00.072] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:43:04.501] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:43:06.774] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:43:09.047] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:43:11.320] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:43:13.594] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:43:15.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:43:18.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:43:20.415] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:43:27.202] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:43:29.475] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:43:31.750] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:43:34.025] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:43:36.298] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:43:38.571] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:43:40.845] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:43:43.118] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:44:08.552] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:44:10.072] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:44:11.592] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:44:13.112] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:44:14.633] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:44:16.152] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:44:17.671] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:44:19.192] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:44:33.176] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:44:34.698] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:44:36.223] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:44:37.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:44:39.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:44:40.792] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:44:42.315] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:44:43.838] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:44:51.191] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:44:52.711] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:44:54.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:44:55.753] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:44:57.274] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:44:58.795] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:45:00.315] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:45:01.836] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:45:08.521] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:45:10.796] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:45:13.068] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:45:15.342] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:45:17.615] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:45:19.888] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:45:22.161] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:45:24.435] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:45:39.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:45:42.189] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:45:44.462] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:45:46.735] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:45:49.009] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:45:51.281] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:45:53.555] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:45:55.828] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:45:58.668] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:46:00.941] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:46:03.215] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:46:05.488] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:46:07.762] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:46:10.035] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:46:12.308] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:46:14.581] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:46:18.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:46:20.821] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:46:23.094] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:46:25.368] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:46:27.640] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:46:29.913] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:46:32.186] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:46:34.459] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:46:41.887] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:46:44.161] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:46:46.435] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:46:48.707] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:46:50.979] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:46:53.253] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:46:55.526] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:46:57.799] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:47:05.407] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:47:06.927] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:47:08.447] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:47:09.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:47:11.487] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:47:13.006] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:47:14.526] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:47:16.046] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:47:27.239] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:47:28.760] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:47:30.280] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:47:31.799] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:47:33.319] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:47:34.839] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:47:36.359] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:47:37.879] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:47:50.189] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:47:51.708] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:47:53.228] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:47:54.748] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:47:57.028] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:47:58.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:48:00.068] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:48:01.587] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:48:12.769] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:48:15.042] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:48:17.315] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:48:19.589] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:48:21.862] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:48:24.135] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:48:26.408] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:48:28.682] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:48:38.851] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:48:41.124] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:48:43.398] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:48:45.671] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:48:47.944] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:48:50.217] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:48:52.490] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:48:54.764] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:49:03.992] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:49:06.265] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:49:08.539] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:49:10.812] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:49:13.087] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:49:15.360] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:49:17.633] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:49:20.291] <TB0>     INFO: TBM Phase Settings: 240
[14:49:20.291] <TB0>     INFO: 400MHz Phase: 4
[14:49:20.291] <TB0>     INFO: 160MHz Phase: 7
[14:49:20.291] <TB0>     INFO: Functional Phase Area: 5
[14:49:20.294] <TB0>     INFO: Test took 380222 ms.
[14:49:20.294] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:49:20.294] <TB0>     INFO:    ----------------------------------------------------------------------
[14:49:20.294] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:49:20.294] <TB0>     INFO:    ----------------------------------------------------------------------
[14:49:20.294] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:49:21.436] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:49:23.520] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:49:25.040] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:49:26.560] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:49:28.079] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:49:29.599] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:49:31.118] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:49:32.638] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:49:34.158] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:49:35.678] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:49:37.199] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:49:38.719] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:49:40.239] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:49:41.760] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:49:43.280] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:49:44.801] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:49:46.321] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:49:47.840] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:49:50.114] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:49:52.387] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:49:54.660] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:49:56.933] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:49:59.208] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:50:00.729] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:50:02.248] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:50:03.769] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:50:06.042] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:50:08.315] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:50:10.589] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:50:12.864] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:50:15.137] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:50:16.657] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:50:18.177] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:50:19.696] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:50:21.970] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:50:24.243] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:50:26.518] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:50:28.790] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:50:31.064] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:50:32.584] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:50:34.104] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:50:35.625] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:50:37.897] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:50:40.170] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:50:42.444] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:50:44.717] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:50:46.990] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:50:48.511] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:50:50.030] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:50:51.550] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:50:53.824] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:50:56.096] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:50:58.369] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:51:00.642] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:51:02.918] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:51:04.437] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:51:05.957] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:51:07.477] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:51:08.997] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:51:10.516] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:51:12.036] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:51:13.556] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:51:15.077] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:51:16.979] <TB0>     INFO: ROC Delay Settings: 228
[14:51:16.980] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:51:16.980] <TB0>     INFO: ROC Port 0 Delay: 4
[14:51:16.980] <TB0>     INFO: ROC Port 1 Delay: 4
[14:51:16.980] <TB0>     INFO: Functional ROC Area: 5
[14:51:16.982] <TB0>     INFO: Test took 116688 ms.
[14:51:16.982] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:51:16.983] <TB0>     INFO:    ----------------------------------------------------------------------
[14:51:16.983] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:51:16.983] <TB0>     INFO:    ----------------------------------------------------------------------
[14:51:18.122] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4608 4608 4609 4608 4608 4608 4609 4609 e062 c000 a101 80c0 4608 4609 4609 4609 4608 4609 4609 460b e062 c000 
[14:51:18.122] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4609 4609 460b 4609 4609 4609 460b 460b e022 c000 a102 8000 4609 460b 460b 460b 4609 460b 460b 4609 e022 c000 
[14:51:18.122] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 460b 460b 4608 460b 460b 460b 4608 4608 e022 c000 a103 8040 460b 4609 4609 4609 460b 4609 4609 4609 e022 c000 
[14:51:18.122] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:51:32.299] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:32.299] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:51:46.462] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:46.462] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:52:00.663] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:00.663] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:52:14.803] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:14.804] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:52:28.972] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:28.972] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:52:43.154] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:43.154] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:52:57.293] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:57.294] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:53:11.333] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:11.333] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:53:25.539] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:25.539] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:53:39.609] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:39.991] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:39.003] <TB0>     INFO: Decoding statistics:
[14:53:39.003] <TB0>     INFO:   General information:
[14:53:39.003] <TB0>     INFO: 	 16bit words read:         240000000
[14:53:39.003] <TB0>     INFO: 	 valid events total:       20000000
[14:53:39.003] <TB0>     INFO: 	 empty events:             20000000
[14:53:39.003] <TB0>     INFO: 	 valid events with pixels: 0
[14:53:39.004] <TB0>     INFO: 	 valid pixel hits:         0
[14:53:39.004] <TB0>     INFO:   Event errors: 	           0
[14:53:39.004] <TB0>     INFO: 	 start marker:             0
[14:53:39.004] <TB0>     INFO: 	 stop marker:              0
[14:53:39.004] <TB0>     INFO: 	 overflow:                 0
[14:53:39.004] <TB0>     INFO: 	 invalid 5bit words:       0
[14:53:39.004] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:53:39.004] <TB0>     INFO:   TBM errors: 		           0
[14:53:39.004] <TB0>     INFO: 	 flawed TBM headers:       0
[14:53:39.004] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:53:39.004] <TB0>     INFO: 	 event ID mismatches:      0
[14:53:39.004] <TB0>     INFO:   ROC errors: 		           0
[14:53:39.004] <TB0>     INFO: 	 missing ROC header(s):    0
[14:53:39.004] <TB0>     INFO: 	 misplaced readback start: 0
[14:53:39.004] <TB0>     INFO:   Pixel decoding errors:	   0
[14:53:39.004] <TB0>     INFO: 	 pixel data incomplete:    0
[14:53:39.004] <TB0>     INFO: 	 pixel address:            0
[14:53:39.004] <TB0>     INFO: 	 pulse height fill bit:    0
[14:53:39.004] <TB0>     INFO: 	 buffer corruption:        0
[14:53:39.004] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:39.004] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:53:39.004] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:39.004] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:39.004] <TB0>     INFO:    Read back bit status: 1
[14:53:39.004] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:39.004] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:39.004] <TB0>     INFO:    Timings are good!
[14:53:39.004] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:39.004] <TB0>     INFO: Test took 143022 ms.
[14:53:39.004] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:53:39.004] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:53:39.004] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:53:39.004] <TB0>     INFO: PixTestTiming::doTest took 639935 ms.
[14:53:39.004] <TB0>     INFO: PixTestTiming::doTest() done
[14:53:39.004] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:53:39.004] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:53:39.005] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:53:39.005] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:53:39.005] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:53:39.005] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:53:39.005] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:53:40.357] <TB0>     INFO: ######################################################################
[14:53:40.357] <TB0>     INFO: PixTestAlive::doTest()
[14:53:40.357] <TB0>     INFO: ######################################################################
[14:53:40.360] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:40.360] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:53:40.360] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:40.361] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:53:40.708] <TB0>     INFO: Expecting 41600 events.
[14:53:44.769] <TB0>     INFO: 41600 events read in total (3346ms).
[14:53:44.770] <TB0>     INFO: Test took 4409ms.
[14:53:44.778] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:44.778] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:53:44.778] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:53:45.151] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:53:45.151] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
[14:53:45.151] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
[14:53:45.154] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:45.154] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:53:45.154] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:45.155] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:53:45.503] <TB0>     INFO: Expecting 41600 events.
[14:53:48.465] <TB0>     INFO: 41600 events read in total (2247ms).
[14:53:48.466] <TB0>     INFO: Test took 3311ms.
[14:53:48.466] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:48.466] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:53:48.467] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:53:48.467] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:53:48.872] <TB0>     INFO: PixTestAlive::maskTest() done
[14:53:48.872] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:53:48.875] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:48.875] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:53:48.875] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:48.876] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:53:49.226] <TB0>     INFO: Expecting 41600 events.
[14:53:53.289] <TB0>     INFO: 41600 events read in total (3349ms).
[14:53:53.289] <TB0>     INFO: Test took 4413ms.
[14:53:53.297] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:53.298] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:53:53.298] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:53:53.672] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:53:53.672] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:53:53.672] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:53:53.672] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:53:53.680] <TB0>     INFO: ######################################################################
[14:53:53.680] <TB0>     INFO: PixTestTrim::doTest()
[14:53:53.680] <TB0>     INFO: ######################################################################
[14:53:53.683] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:53.683] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:53:53.683] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:53.760] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:53:53.760] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:53:53.777] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:53:53.777] <TB0>     INFO:     run 1 of 1
[14:53:53.777] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:54.121] <TB0>     INFO: Expecting 5025280 events.
[14:54:38.866] <TB0>     INFO: 1411984 events read in total (44031ms).
[14:55:22.788] <TB0>     INFO: 2809048 events read in total (87953ms).
[14:56:06.710] <TB0>     INFO: 4216200 events read in total (131876ms).
[14:56:31.416] <TB0>     INFO: 5025280 events read in total (156581ms).
[14:56:31.455] <TB0>     INFO: Test took 157678ms.
[14:56:31.511] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:31.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:33.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:34.355] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:35.733] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:37.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:38.441] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:39.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:41.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:42.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:43.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:45.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:46.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:47.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:49.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:50.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:51.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:53.320] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238903296
[14:56:53.323] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.625 minThrLimit = 104.594 minThrNLimit = 128.653 -> result = 104.625 -> 104
[14:56:53.323] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9989 minThrLimit = 94.9649 minThrNLimit = 115.359 -> result = 94.9989 -> 94
[14:56:53.323] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.751 minThrLimit = 101.75 minThrNLimit = 125.688 -> result = 101.751 -> 101
[14:56:53.324] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.6546 minThrLimit = 88.6185 minThrNLimit = 108.308 -> result = 88.6546 -> 88
[14:56:53.324] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.77 minThrLimit = 103.724 minThrNLimit = 128.462 -> result = 103.77 -> 103
[14:56:53.325] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2022 minThrLimit = 95.1763 minThrNLimit = 119.299 -> result = 95.2022 -> 95
[14:56:53.325] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.7001 minThrLimit = 86.6893 minThrNLimit = 107.478 -> result = 86.7001 -> 86
[14:56:53.325] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3785 minThrLimit = 91.3619 minThrNLimit = 116.791 -> result = 91.3785 -> 91
[14:56:53.326] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7276 minThrLimit = 85.6998 minThrNLimit = 105.565 -> result = 85.7276 -> 85
[14:56:53.326] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.96 minThrLimit = 102.947 minThrNLimit = 129.18 -> result = 102.96 -> 102
[14:56:53.327] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1364 minThrLimit = 90.1333 minThrNLimit = 108.531 -> result = 90.1364 -> 90
[14:56:53.327] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.058 minThrLimit = 104.918 minThrNLimit = 133.47 -> result = 105.058 -> 105
[14:56:53.327] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2283 minThrLimit = 91.1831 minThrNLimit = 117.062 -> result = 91.2283 -> 91
[14:56:53.328] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8117 minThrLimit = 89.7382 minThrNLimit = 107.977 -> result = 89.8117 -> 89
[14:56:53.328] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6524 minThrLimit = 89.5787 minThrNLimit = 110.758 -> result = 89.6524 -> 89
[14:56:53.329] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4265 minThrLimit = 96.4131 minThrNLimit = 117.22 -> result = 96.4265 -> 96
[14:56:53.329] <TB0>     INFO: ROC 0 VthrComp = 104
[14:56:53.329] <TB0>     INFO: ROC 1 VthrComp = 94
[14:56:53.329] <TB0>     INFO: ROC 2 VthrComp = 101
[14:56:53.329] <TB0>     INFO: ROC 3 VthrComp = 88
[14:56:53.329] <TB0>     INFO: ROC 4 VthrComp = 103
[14:56:53.329] <TB0>     INFO: ROC 5 VthrComp = 95
[14:56:53.329] <TB0>     INFO: ROC 6 VthrComp = 86
[14:56:53.329] <TB0>     INFO: ROC 7 VthrComp = 91
[14:56:53.330] <TB0>     INFO: ROC 8 VthrComp = 85
[14:56:53.330] <TB0>     INFO: ROC 9 VthrComp = 102
[14:56:53.330] <TB0>     INFO: ROC 10 VthrComp = 90
[14:56:53.330] <TB0>     INFO: ROC 11 VthrComp = 105
[14:56:53.330] <TB0>     INFO: ROC 12 VthrComp = 91
[14:56:53.330] <TB0>     INFO: ROC 13 VthrComp = 89
[14:56:53.330] <TB0>     INFO: ROC 14 VthrComp = 89
[14:56:53.331] <TB0>     INFO: ROC 15 VthrComp = 96
[14:56:53.331] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:56:53.331] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:56:53.343] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:56:53.343] <TB0>     INFO:     run 1 of 1
[14:56:53.343] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:53.693] <TB0>     INFO: Expecting 5025280 events.
[14:57:29.460] <TB0>     INFO: 888632 events read in total (35052ms).
[14:58:04.332] <TB0>     INFO: 1775016 events read in total (69924ms).
[14:58:39.405] <TB0>     INFO: 2660528 events read in total (104997ms).
[14:59:14.218] <TB0>     INFO: 3536552 events read in total (139810ms).
[14:59:49.292] <TB0>     INFO: 4408320 events read in total (174884ms).
[15:00:13.873] <TB0>     INFO: 5025280 events read in total (199465ms).
[15:00:13.956] <TB0>     INFO: Test took 200612ms.
[15:00:14.122] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:00:14.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:00:16.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:00:17.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:00:19.195] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:00:20.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:00:22.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:00:23.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:00:25.485] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:00:27.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:00:28.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:00:30.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:00:31.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:00:33.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:00:34.912] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:00:36.539] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:00:38.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:00:39.694] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274239488
[15:00:39.697] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.9148 for pixel 25/9 mean/min/max = 45.9437/34.8157/57.0717
[15:00:39.697] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.3315 for pixel 8/68 mean/min/max = 45.5355/33.5627/57.5083
[15:00:39.698] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.3469 for pixel 23/8 mean/min/max = 43.9365/32.3247/55.5483
[15:00:39.698] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.6799 for pixel 30/2 mean/min/max = 46.8526/33.9902/59.7149
[15:00:39.698] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.1748 for pixel 7/18 mean/min/max = 45.9865/32.7787/59.1943
[15:00:39.699] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.1238 for pixel 30/79 mean/min/max = 44.8192/31.5015/58.1369
[15:00:39.699] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.734 for pixel 23/9 mean/min/max = 45.6155/32.3326/58.8984
[15:00:39.699] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.3568 for pixel 0/0 mean/min/max = 45.0051/33.4881/56.5221
[15:00:39.700] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.5982 for pixel 3/13 mean/min/max = 46.4314/32.2589/60.604
[15:00:39.700] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.2519 for pixel 24/4 mean/min/max = 45.6012/32.9395/58.2629
[15:00:39.700] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.419 for pixel 6/11 mean/min/max = 46.8387/33.244/60.4333
[15:00:39.700] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.8382 for pixel 23/75 mean/min/max = 46.2942/33.702/58.8863
[15:00:39.701] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.9615 for pixel 3/1 mean/min/max = 45.2569/32.4626/58.0513
[15:00:39.701] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 66.0923 for pixel 17/2 mean/min/max = 49.4592/32.5061/66.4123
[15:00:39.701] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.7898 for pixel 0/12 mean/min/max = 47.4579/33.0998/61.8159
[15:00:39.702] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.382 for pixel 19/0 mean/min/max = 44.9268/32.3525/57.5012
[15:00:39.702] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:39.834] <TB0>     INFO: Expecting 411648 events.
[15:00:47.431] <TB0>     INFO: 411648 events read in total (6882ms).
[15:00:47.437] <TB0>     INFO: Expecting 411648 events.
[15:00:55.027] <TB0>     INFO: 411648 events read in total (6921ms).
[15:00:55.035] <TB0>     INFO: Expecting 411648 events.
[15:01:02.650] <TB0>     INFO: 411648 events read in total (6949ms).
[15:01:02.662] <TB0>     INFO: Expecting 411648 events.
[15:01:10.200] <TB0>     INFO: 411648 events read in total (6880ms).
[15:01:10.213] <TB0>     INFO: Expecting 411648 events.
[15:01:17.841] <TB0>     INFO: 411648 events read in total (6967ms).
[15:01:17.857] <TB0>     INFO: Expecting 411648 events.
[15:01:25.414] <TB0>     INFO: 411648 events read in total (6905ms).
[15:01:25.432] <TB0>     INFO: Expecting 411648 events.
[15:01:33.011] <TB0>     INFO: 411648 events read in total (6928ms).
[15:01:33.031] <TB0>     INFO: Expecting 411648 events.
[15:01:40.557] <TB0>     INFO: 411648 events read in total (6876ms).
[15:01:40.579] <TB0>     INFO: Expecting 411648 events.
[15:01:48.193] <TB0>     INFO: 411648 events read in total (6961ms).
[15:01:48.219] <TB0>     INFO: Expecting 411648 events.
[15:01:55.861] <TB0>     INFO: 411648 events read in total (6996ms).
[15:01:55.889] <TB0>     INFO: Expecting 411648 events.
[15:02:03.472] <TB0>     INFO: 411648 events read in total (6944ms).
[15:02:03.502] <TB0>     INFO: Expecting 411648 events.
[15:02:11.053] <TB0>     INFO: 411648 events read in total (6905ms).
[15:02:11.087] <TB0>     INFO: Expecting 411648 events.
[15:02:18.745] <TB0>     INFO: 411648 events read in total (7027ms).
[15:02:18.782] <TB0>     INFO: Expecting 411648 events.
[15:02:26.466] <TB0>     INFO: 411648 events read in total (7052ms).
[15:02:26.506] <TB0>     INFO: Expecting 411648 events.
[15:02:34.077] <TB0>     INFO: 411648 events read in total (6944ms).
[15:02:34.168] <TB0>     INFO: Expecting 411648 events.
[15:02:41.587] <TB0>     INFO: 411648 events read in total (6841ms).
[15:02:41.630] <TB0>     INFO: Test took 121928ms.
[15:02:42.132] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2689 < 35 for itrim = 94; old thr = 34.4931 ... break
[15:02:42.163] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1024 < 35 for itrim+1 = 97; old thr = 34.9748 ... break
[15:02:42.202] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3353 < 35 for itrim+1 = 100; old thr = 34.7728 ... break
[15:02:42.234] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0908 < 35 for itrim = 98; old thr = 34.7761 ... break
[15:02:42.269] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1718 < 35 for itrim = 112; old thr = 33.7916 ... break
[15:02:42.305] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3725 < 35 for itrim = 111; old thr = 33.9862 ... break
[15:02:42.342] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4535 < 35 for itrim+1 = 109; old thr = 34.9393 ... break
[15:02:42.372] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5387 < 35 for itrim = 94; old thr = 33.7542 ... break
[15:02:42.405] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4693 < 35 for itrim = 110; old thr = 33.1911 ... break
[15:02:42.444] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0838 < 35 for itrim = 113; old thr = 34.8999 ... break
[15:02:42.472] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2696 < 35 for itrim = 104; old thr = 34.443 ... break
[15:02:42.510] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1388 < 35 for itrim = 112; old thr = 34.3267 ... break
[15:02:42.552] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0201 < 35 for itrim = 108; old thr = 33.9993 ... break
[15:02:42.586] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1972 < 35 for itrim = 136; old thr = 34.274 ... break
[15:02:42.622] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5091 < 35 for itrim+1 = 118; old thr = 34.626 ... break
[15:02:42.657] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3271 < 35 for itrim+1 = 94; old thr = 34.7728 ... break
[15:02:42.733] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:02:42.743] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:02:42.743] <TB0>     INFO:     run 1 of 1
[15:02:42.743] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:43.087] <TB0>     INFO: Expecting 5025280 events.
[15:03:18.650] <TB0>     INFO: 872672 events read in total (34848ms).
[15:03:53.459] <TB0>     INFO: 1742840 events read in total (69657ms).
[15:04:28.354] <TB0>     INFO: 2612696 events read in total (104552ms).
[15:05:02.918] <TB0>     INFO: 3471432 events read in total (139116ms).
[15:05:37.644] <TB0>     INFO: 4325440 events read in total (173842ms).
[15:06:05.694] <TB0>     INFO: 5025280 events read in total (201892ms).
[15:06:05.778] <TB0>     INFO: Test took 203036ms.
[15:06:05.960] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:06.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:06:07.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:06:09.552] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:06:11.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:06:12.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:06:14.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:06:16.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:06:18.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:19.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:21.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:23.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:25.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:26.965] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:28.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:30.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:32.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:33.615] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260608000
[15:06:33.617] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 5.073731 .. 52.362160
[15:06:33.691] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 5 .. 62 (-1/-1) hits flags = 528 (plus default)
[15:06:33.701] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:06:33.701] <TB0>     INFO:     run 1 of 1
[15:06:33.701] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:06:34.046] <TB0>     INFO: Expecting 1930240 events.
[15:07:53.853] <TB0>     INFO: 1109600 events read in total (79092ms).
[15:08:23.141] <TB0>     INFO: 1930240 events read in total (108380ms).
[15:08:23.162] <TB0>     INFO: Test took 109460ms.
[15:08:23.234] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:28.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:08:30.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:08:31.608] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:08:32.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:08:33.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:08:34.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:08:35.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:08:36.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:08:37.929] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:08:38.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:08:40.038] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:08:41.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:08:42.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:08:43.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:08:44.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:08:45.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:08:46.804] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 167952384
[15:08:47.225] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.642532 .. 44.303954
[15:08:47.299] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[15:08:47.308] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:08:47.308] <TB0>     INFO:     run 1 of 1
[15:08:47.308] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:08:47.651] <TB0>     INFO: Expecting 1630720 events.
[15:09:28.755] <TB0>     INFO: 1171432 events read in total (40390ms).
[15:09:44.861] <TB0>     INFO: 1630720 events read in total (56496ms).
[15:09:44.875] <TB0>     INFO: Test took 57566ms.
[15:09:44.908] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:44.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:45.930] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:46.875] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:47.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:48.780] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:49.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:50.674] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:51.620] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:52.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:53.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:54.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:55.418] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:09:56.367] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:09:57.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:58.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:59.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:00.168] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 221433856
[15:10:00.249] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.115495 .. 40.480354
[15:10:00.326] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 50 (-1/-1) hits flags = 528 (plus default)
[15:10:00.336] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:10:00.336] <TB0>     INFO:     run 1 of 1
[15:10:00.336] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:10:00.679] <TB0>     INFO: Expecting 1297920 events.
[15:10:42.553] <TB0>     INFO: 1173840 events read in total (41159ms).
[15:10:47.123] <TB0>     INFO: 1297920 events read in total (45729ms).
[15:10:47.144] <TB0>     INFO: Test took 46809ms.
[15:10:47.182] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:47.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:48.163] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:49.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:49.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:50.917] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:51.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:52.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:53.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:54.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:55.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:56.424] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:57.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:58.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:59.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:11:00.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:11:01.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:11:02.120] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 167477248
[15:11:02.201] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.768892 .. 39.637876
[15:11:02.275] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 49 (-1/-1) hits flags = 528 (plus default)
[15:11:02.285] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:11:02.285] <TB0>     INFO:     run 1 of 1
[15:11:02.285] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:11:02.627] <TB0>     INFO: Expecting 1198080 events.
[15:11:44.499] <TB0>     INFO: 1172424 events read in total (41157ms).
[15:11:45.784] <TB0>     INFO: 1198080 events read in total (42442ms).
[15:11:45.794] <TB0>     INFO: Test took 43509ms.
[15:11:45.820] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:45.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:11:46.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:11:47.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:11:48.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:11:49.608] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:11:50.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:11:51.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:11:52.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:11:53.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:11:54.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:11:55.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:11:56.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:11:57.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:11:58.016] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:11:58.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:11:59.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:12:00.827] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227377152
[15:12:00.955] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:12:00.955] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:12:00.966] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:12:00.966] <TB0>     INFO:     run 1 of 1
[15:12:00.966] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:01.312] <TB0>     INFO: Expecting 1364480 events.
[15:12:40.749] <TB0>     INFO: 1075736 events read in total (38722ms).
[15:12:51.694] <TB0>     INFO: 1364480 events read in total (49668ms).
[15:12:51.708] <TB0>     INFO: Test took 50742ms.
[15:12:51.742] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:51.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:52.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:53.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:54.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:55.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:56.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:12:57.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:12:58.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:12:59.568] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:13:00.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:13:01.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:13:02.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:13:03.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:13:04.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:13:05.372] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:13:06.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:13:07.311] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285769728
[15:13:07.394] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C0.dat
[15:13:07.394] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C1.dat
[15:13:07.394] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C2.dat
[15:13:07.394] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C3.dat
[15:13:07.394] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C4.dat
[15:13:07.394] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C5.dat
[15:13:07.395] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C6.dat
[15:13:07.395] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C7.dat
[15:13:07.395] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C8.dat
[15:13:07.395] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C9.dat
[15:13:07.395] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C10.dat
[15:13:07.395] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C11.dat
[15:13:07.395] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C12.dat
[15:13:07.395] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C13.dat
[15:13:07.395] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C14.dat
[15:13:07.395] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C15.dat
[15:13:07.413] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C0.dat
[15:13:07.419] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C1.dat
[15:13:07.426] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C2.dat
[15:13:07.433] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C3.dat
[15:13:07.439] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C4.dat
[15:13:07.446] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C5.dat
[15:13:07.453] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C6.dat
[15:13:07.459] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C7.dat
[15:13:07.466] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C8.dat
[15:13:07.473] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C9.dat
[15:13:07.479] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C10.dat
[15:13:07.486] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C11.dat
[15:13:07.492] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C12.dat
[15:13:07.499] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C13.dat
[15:13:07.506] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C14.dat
[15:13:07.512] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C15.dat
[15:13:07.519] <TB0>     INFO: PixTestTrim::trimTest() done
[15:13:07.519] <TB0>     INFO: vtrim:      94  97 100  98 112 111 109  94 110 113 104 112 108 136 118  94 
[15:13:07.519] <TB0>     INFO: vthrcomp:  104  94 101  88 103  95  86  91  85 102  90 105  91  89  89  96 
[15:13:07.519] <TB0>     INFO: vcal mean:  34.98  34.98  35.04  34.98  34.98  34.95  34.95  34.94  34.97  34.97  34.96  34.98  34.99  34.97  34.97  34.95 
[15:13:07.519] <TB0>     INFO: vcal RMS:    0.82   0.80   0.85   0.81   0.87   0.85   0.87   0.75   0.88   0.85   1.03   0.84   0.81   0.96   0.84   0.82 
[15:13:07.519] <TB0>     INFO: bits mean:   8.69   9.11  10.14   8.69   9.50   9.91   9.51   9.23   9.55   9.46   9.16   9.34   9.55   9.24   9.01   9.59 
[15:13:07.519] <TB0>     INFO: bits RMS:    2.65   2.69   2.50   2.69   2.60   2.64   2.70   2.65   2.62   2.63   2.63   2.52   2.63   2.50   2.69   2.70 
[15:13:08.158] <TB0>     INFO:    ----------------------------------------------------------------------
[15:13:08.158] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:13:08.158] <TB0>     INFO:    ----------------------------------------------------------------------
[15:13:08.187] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:13:08.187] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:13:08.197] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:13:08.197] <TB0>     INFO:     run 1 of 1
[15:13:08.197] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:13:08.540] <TB0>     INFO: Expecting 4160000 events.
[15:13:55.240] <TB0>     INFO: 1159690 events read in total (45984ms).
[15:14:41.375] <TB0>     INFO: 2306705 events read in total (92119ms).
[15:15:27.347] <TB0>     INFO: 3439985 events read in total (138092ms).
[15:15:56.374] <TB0>     INFO: 4160000 events read in total (167118ms).
[15:15:56.436] <TB0>     INFO: Test took 168240ms.
[15:15:56.561] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:56.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:58.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:16:00.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:16:02.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:16:04.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:16:06.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:16:08.373] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:16:10.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:16:12.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:16:14.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:16:16.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:16:17.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:19.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:21.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:23.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:25.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:27.607] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341368832
[15:16:27.608] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:16:27.717] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:16:27.717] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[15:16:27.727] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:16:27.727] <TB0>     INFO:     run 1 of 1
[15:16:27.727] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:16:28.070] <TB0>     INFO: Expecting 3473600 events.
[15:17:08.564] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:17:08.564] <TB0>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:17:08.564] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d9 80b1 4e08 4e08 4e09 4e08 4e08 4e08 4e09 4e09 e022 c000 
[15:17:08.564] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d3 8000 4e08 4e08 4e08 4e09 4e08 4e08 4e08 4e09 e022 c000 
[15:17:08.564] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d4 8040 4e08 4e09 4e08 4e09 4e08 4e09 4e08 4e08 e022 c000 
[15:17:08.564] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d5 80b1 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[15:17:08.564] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a0d6 80c0 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[15:17:08.564] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d7 8000 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[15:17:08.564] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d8 8040 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[15:17:15.249] <TB0>     INFO: 1227170 events read in total (46464ms).
[15:18:02.108] <TB0>     INFO: 2432320 events read in total (93323ms).
[15:18:43.358] <TB0>     INFO: 3473600 events read in total (134573ms).
[15:18:43.401] <TB0>     INFO: Test took 135675ms.
[15:18:43.491] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:43.674] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:45.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:47.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:48.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:50.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:52.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:53.728] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:18:55.448] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:18:57.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:18:58.948] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:19:00.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:19:02.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:19:04.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:19:05.910] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:19:07.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:19:09.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:19:11.068] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341438464
[15:19:11.069] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:19:11.143] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:19:11.143] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[15:19:11.154] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:19:11.154] <TB0>     INFO:     run 1 of 1
[15:19:11.154] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:19:11.498] <TB0>     INFO: Expecting 3203200 events.
[15:20:01.605] <TB0>     INFO: 1293470 events read in total (49392ms).
[15:20:50.817] <TB0>     INFO: 2556460 events read in total (98604ms).
[15:21:16.099] <TB0>     INFO: 3203200 events read in total (123887ms).
[15:21:16.142] <TB0>     INFO: Test took 124988ms.
[15:21:16.224] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:16.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:21:18.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:21:19.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:21:21.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:21:22.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:24.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:21:26.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:21:27.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:21:29.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:21:31.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:21:32.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:21:34.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:21:36.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:21:37.657] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:21:39.235] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:21:40.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:21:42.419] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341446656
[15:21:42.419] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:21:42.493] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:21:42.493] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[15:21:42.503] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:21:42.503] <TB0>     INFO:     run 1 of 1
[15:21:42.504] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:21:42.849] <TB0>     INFO: Expecting 3224000 events.
[15:22:32.888] <TB0>     INFO: 1287150 events read in total (49324ms).
[15:23:20.790] <TB0>     INFO: 2545360 events read in total (97226ms).
[15:23:47.386] <TB0>     INFO: 3224000 events read in total (123822ms).
[15:23:47.423] <TB0>     INFO: Test took 124919ms.
[15:23:47.497] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:47.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:49.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:50.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:52.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:54.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:55.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:57.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:59.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:24:00.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:24:02.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:24:03.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:24:05.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:24:07.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:24:08.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:24:10.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:11.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:13.560] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354418688
[15:24:13.561] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:24:13.634] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:24:13.634] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[15:24:13.644] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:24:13.644] <TB0>     INFO:     run 1 of 1
[15:24:13.645] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:24:13.987] <TB0>     INFO: Expecting 3203200 events.
[15:25:04.161] <TB0>     INFO: 1292620 events read in total (49459ms).
[15:25:52.771] <TB0>     INFO: 2554820 events read in total (98069ms).
[15:26:17.412] <TB0>     INFO: 3203200 events read in total (122710ms).
[15:26:17.450] <TB0>     INFO: Test took 123805ms.
[15:26:17.521] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:17.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:26:19.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:26:20.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:26:22.491] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:26:24.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:26:25.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:26:27.276] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:26:28.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:26:30.553] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:26:32.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:26:33.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:26:35.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:26:37.055] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:26:38.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:26:40.355] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:26:41.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:26:43.643] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296890368
[15:26:43.644] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.92191, thr difference RMS: 1.43378
[15:26:43.644] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.29544, thr difference RMS: 1.55967
[15:26:43.644] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.66407, thr difference RMS: 1.67617
[15:26:43.644] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.77838, thr difference RMS: 1.69383
[15:26:43.644] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.6139, thr difference RMS: 1.23839
[15:26:43.645] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.06911, thr difference RMS: 1.56939
[15:26:43.645] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.70455, thr difference RMS: 1.60581
[15:26:43.645] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.1092, thr difference RMS: 1.30473
[15:26:43.645] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.07881, thr difference RMS: 1.56433
[15:26:43.645] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.10778, thr difference RMS: 1.52608
[15:26:43.646] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.07112, thr difference RMS: 1.52793
[15:26:43.646] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.95413, thr difference RMS: 1.43524
[15:26:43.646] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.591, thr difference RMS: 1.37468
[15:26:43.646] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.27248, thr difference RMS: 1.51748
[15:26:43.647] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.28207, thr difference RMS: 1.55429
[15:26:43.647] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.88372, thr difference RMS: 1.64091
[15:26:43.647] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.99643, thr difference RMS: 1.40482
[15:26:43.647] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.22778, thr difference RMS: 1.55715
[15:26:43.647] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.64815, thr difference RMS: 1.68502
[15:26:43.648] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.70055, thr difference RMS: 1.48473
[15:26:43.648] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.6073, thr difference RMS: 1.22978
[15:26:43.648] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.03429, thr difference RMS: 1.58723
[15:26:43.648] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.57962, thr difference RMS: 1.57838
[15:26:43.648] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.13113, thr difference RMS: 1.2898
[15:26:43.649] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.03545, thr difference RMS: 1.54378
[15:26:43.649] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.06476, thr difference RMS: 1.52844
[15:26:43.649] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.05812, thr difference RMS: 1.48648
[15:26:43.649] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.96519, thr difference RMS: 1.41661
[15:26:43.649] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.57796, thr difference RMS: 1.37059
[15:26:43.650] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.16365, thr difference RMS: 1.52634
[15:26:43.650] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.16183, thr difference RMS: 1.54175
[15:26:43.650] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.96346, thr difference RMS: 1.61703
[15:26:43.650] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.0955, thr difference RMS: 1.42604
[15:26:43.650] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.25858, thr difference RMS: 1.55023
[15:26:43.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.66264, thr difference RMS: 1.69956
[15:26:43.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.82066, thr difference RMS: 1.46723
[15:26:43.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.6106, thr difference RMS: 1.22282
[15:26:43.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.07416, thr difference RMS: 1.56396
[15:26:43.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.4591, thr difference RMS: 1.57062
[15:26:43.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.1457, thr difference RMS: 1.28058
[15:26:43.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.06051, thr difference RMS: 1.54046
[15:26:43.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.13735, thr difference RMS: 1.5449
[15:26:43.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.16597, thr difference RMS: 1.52157
[15:26:43.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.1167, thr difference RMS: 1.43088
[15:26:43.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.64667, thr difference RMS: 1.35672
[15:26:43.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.10022, thr difference RMS: 1.5073
[15:26:43.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.09891, thr difference RMS: 1.53081
[15:26:43.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.14011, thr difference RMS: 1.62535
[15:26:43.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.24, thr difference RMS: 1.42326
[15:26:43.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.31962, thr difference RMS: 1.55634
[15:26:43.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.85612, thr difference RMS: 1.66968
[15:26:43.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.86219, thr difference RMS: 1.4605
[15:26:43.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.6958, thr difference RMS: 1.23522
[15:26:43.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.19705, thr difference RMS: 1.57097
[15:26:43.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.43151, thr difference RMS: 1.56837
[15:26:43.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.07705, thr difference RMS: 1.25953
[15:26:43.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.04369, thr difference RMS: 1.53955
[15:26:43.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.20584, thr difference RMS: 1.52903
[15:26:43.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.26433, thr difference RMS: 1.50384
[15:26:43.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.2389, thr difference RMS: 1.45025
[15:26:43.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.8357, thr difference RMS: 1.35535
[15:26:43.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.01992, thr difference RMS: 1.52352
[15:26:43.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.05229, thr difference RMS: 1.54748
[15:26:43.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.33072, thr difference RMS: 1.62327
[15:26:43.758] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[15:26:43.761] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1970 seconds
[15:26:43.780] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:26:45.107] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:26:45.107] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:26:45.384] <TB0>     INFO: ######################################################################
[15:26:45.384] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[15:26:45.384] <TB0>     INFO: ######################################################################
[15:26:45.384] <TB0>     INFO:    ----------------------------------------------------------------------
[15:26:45.384] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:26:45.384] <TB0>     INFO:    ----------------------------------------------------------------------
[15:26:45.384] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:26:45.476] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:26:45.476] <TB0>     INFO:     run 1 of 1
[15:26:45.476] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:26:45.823] <TB0>     INFO: Expecting 59072000 events.
[15:27:14.642] <TB0>     INFO: 1072600 events read in total (28104ms).
[15:27:42.714] <TB0>     INFO: 2140800 events read in total (56176ms).
[15:28:10.884] <TB0>     INFO: 3209000 events read in total (84346ms).
[15:28:38.896] <TB0>     INFO: 4281200 events read in total (112358ms).
[15:29:05.973] <TB0>     INFO: 5350000 events read in total (139435ms).
[15:29:31.875] <TB0>     INFO: 6418400 events read in total (165337ms).
[15:29:59.874] <TB0>     INFO: 7490800 events read in total (193336ms).
[15:30:27.843] <TB0>     INFO: 8559400 events read in total (221305ms).
[15:30:55.832] <TB0>     INFO: 9628400 events read in total (249294ms).
[15:31:23.000] <TB0>     INFO: 10700800 events read in total (277462ms).
[15:31:50.867] <TB0>     INFO: 11769200 events read in total (304329ms).
[15:32:19.282] <TB0>     INFO: 12838400 events read in total (332744ms).
[15:32:47.355] <TB0>     INFO: 13909800 events read in total (360817ms).
[15:33:15.366] <TB0>     INFO: 14978600 events read in total (388828ms).
[15:33:41.939] <TB0>     INFO: 16048800 events read in total (415401ms).
[15:34:09.708] <TB0>     INFO: 17119800 events read in total (443170ms).
[15:34:37.806] <TB0>     INFO: 18188200 events read in total (471268ms).
[15:35:05.844] <TB0>     INFO: 19258200 events read in total (499306ms).
[15:35:33.916] <TB0>     INFO: 20328800 events read in total (527378ms).
[15:36:02.030] <TB0>     INFO: 21397200 events read in total (555492ms).
[15:36:30.090] <TB0>     INFO: 22466200 events read in total (583552ms).
[15:36:58.148] <TB0>     INFO: 23537400 events read in total (611610ms).
[15:37:22.849] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:37:22.849] <TB0>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:37:22.849] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0eb 8000 4e08 4e08 4e09 4e08 4e08 4e08 4e09 4e09 e022 c000 
[15:37:22.849] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0e5 80b1 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[15:37:22.849] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0e6 80c0 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[15:37:22.850] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0e7 8000 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[15:37:22.850] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a0e8 8040 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[15:37:22.850] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0e9 80b1 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[15:37:22.850] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ea 80c0 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[15:37:26.195] <TB0>     INFO: 24605400 events read in total (639657ms).
[15:37:54.227] <TB0>     INFO: 25674000 events read in total (667689ms).
[15:38:22.365] <TB0>     INFO: 26746400 events read in total (695827ms).
[15:38:50.533] <TB0>     INFO: 27814800 events read in total (723995ms).
[15:39:18.759] <TB0>     INFO: 28884000 events read in total (752221ms).
[15:39:46.949] <TB0>     INFO: 29956000 events read in total (780411ms).
[15:40:15.099] <TB0>     INFO: 31024400 events read in total (808561ms).
[15:40:43.255] <TB0>     INFO: 32093800 events read in total (836717ms).
[15:41:11.468] <TB0>     INFO: 33165400 events read in total (864930ms).
[15:41:39.585] <TB0>     INFO: 34233600 events read in total (893047ms).
[15:42:07.692] <TB0>     INFO: 35302600 events read in total (921154ms).
[15:42:24.103] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:42:24.104] <TB0>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:42:24.104] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05b 8000 4e08 4e08 4e09 4e08 4e08 4e08 4e09 4e09 e022 c000 
[15:42:24.104] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a055 80b1 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[15:42:24.104] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a056 80c0 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[15:42:24.104] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a057 8000 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[15:42:24.104] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a058 8040 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[15:42:24.104] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a059 80b1 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[15:42:24.104] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05a 80c0 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[15:42:35.769] <TB0>     INFO: 36374200 events read in total (949231ms).
[15:43:03.889] <TB0>     INFO: 37442400 events read in total (977351ms).
[15:43:32.131] <TB0>     INFO: 38510400 events read in total (1005593ms).
[15:44:00.348] <TB0>     INFO: 39582400 events read in total (1033810ms).
[15:44:28.548] <TB0>     INFO: 40651000 events read in total (1062010ms).
[15:44:37.896] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[15:44:37.896] <TB0>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (162) !=  TBM ID (127)
[15:44:37.896] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (2) != Token Chain Length (8)
[15:44:37.896] <TB0>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (162)
[15:44:37.896] <TB0>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:44:37.896] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a5 80b1 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[15:44:37.896] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a0 8040 4e0a 4e0a 4e08 4e0a 4e0a 4e0a 4e08 4e08 e022 c000 
[15:44:37.896] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a0a1 80b1 4e08 4e08 4e08 
[15:44:37.896] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07f 8087 4e09 4e09 e022 c000 
[15:44:37.896] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a2 80c0 4e08 4e08 4e09 4e08 4e09 4e09 4e09 4e09 e022 c000 
[15:44:37.896] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a3 8000 4e08 4e08 4e08 4e09 4e08 4e08 4e08 4e09 e022 c000 
[15:44:37.896] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a4 8040 4e08 4e09 4e08 4e09 4e08 4e09 4e08 4e08 e022 c000 
[15:44:56.709] <TB0> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 200 triggers! Aborting data processing!
[15:44:56.737] <TB0>     INFO: 40651000 events read in total (1090199ms).
[15:45:25.029] <TB0>     INFO: 41722800 events read in total (1118491ms).
[15:45:53.080] <TB0>     INFO: 42791600 events read in total (1146542ms).
[15:46:21.264] <TB0>     INFO: 43859600 events read in total (1174726ms).
[15:46:49.386] <TB0>     INFO: 44930600 events read in total (1202848ms).
[15:47:17.502] <TB0>     INFO: 46000200 events read in total (1230964ms).
[15:47:45.619] <TB0>     INFO: 47068600 events read in total (1259081ms).
[15:48:13.750] <TB0>     INFO: 48138000 events read in total (1287212ms).
[15:48:42.015] <TB0>     INFO: 49207800 events read in total (1315477ms).
[15:49:10.123] <TB0>     INFO: 50275800 events read in total (1343585ms).
[15:49:38.397] <TB0>     INFO: 51343600 events read in total (1371859ms).
[15:50:06.626] <TB0>     INFO: 52413800 events read in total (1400088ms).
[15:50:34.822] <TB0>     INFO: 53483000 events read in total (1428284ms).
[15:51:02.846] <TB0>     INFO: 54551200 events read in total (1456308ms).
[15:51:30.966] <TB0>     INFO: 55620000 events read in total (1484428ms).
[15:51:58.945] <TB0>     INFO: 56690800 events read in total (1512407ms).
[15:52:27.119] <TB0>     INFO: 57758800 events read in total (1540581ms).
[15:52:33.879] <TB0>     INFO: 58004200 events read in total (1547341ms).
[15:52:33.880] <TB0> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 5339 Events.
[15:52:33.900] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #1
[15:52:34.242] <TB0>     INFO: Expecting 59072000 events.
[15:53:03.071] <TB0>     INFO: 1072600 events read in total (28109ms).
[15:53:31.135] <TB0>     INFO: 2140800 events read in total (56173ms).
[15:53:59.057] <TB0>     INFO: 3209000 events read in total (84095ms).
[15:54:27.086] <TB0>     INFO: 4281000 events read in total (112124ms).
[15:54:55.037] <TB0>     INFO: 5349600 events read in total (140075ms).
[15:55:22.999] <TB0>     INFO: 6417800 events read in total (168037ms).
[15:55:51.027] <TB0>     INFO: 7489600 events read in total (196065ms).
[15:56:19.078] <TB0>     INFO: 8558800 events read in total (224116ms).
[15:56:47.099] <TB0>     INFO: 9627200 events read in total (252137ms).
[15:57:15.081] <TB0>     INFO: 10699400 events read in total (280119ms).
[15:57:43.197] <TB0>     INFO: 11767800 events read in total (308235ms).
[15:58:10.288] <TB0>     INFO: 12836200 events read in total (335326ms).
[15:58:38.352] <TB0>     INFO: 13907800 events read in total (363390ms).
[15:59:06.327] <TB0>     INFO: 14976800 events read in total (391365ms).
[15:59:34.289] <TB0>     INFO: 16045000 events read in total (419327ms).
[15:59:49.449] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (5) != Token Chain Length (8)
[15:59:49.453] <TB0>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (225)
[15:59:49.453] <TB0>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:59:49.453] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0e4 8040 4e08 4e09 4e08 4e09 4e08 4e09 4e08 4e08 e022 c000 
[15:59:49.454] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0df 8000 4e09 4e09 4e0a 4e09 4e09 4e09 4e0a 4e0a e022 c000 
[15:59:49.454] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a0e0 8040 4e0a 4e0a 4e08 4e0a 4e0a 4e0a 4e08 
[15:59:49.454] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a07f 80e2 200 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[15:59:49.454] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0e1 80b1 4e08 4e08 4e08 4e08 4e08 4e08 4e09 4e09 e022 c000 
[15:59:49.454] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0e2 80c0 4e08 4e08 4e09 4e08 4e09 4e09 4e09 4e09 e022 c000 
[15:59:49.454] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0e3 8000 4e08 4e08 4e08 4e09 4e08 4e08 4e08 4e09 e022 c000 
[16:00:02.471] <TB0> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 200 triggers! Aborting data processing!
[16:00:02.500] <TB0>     INFO: 16045000 events read in total (447538ms).
[16:00:30.711] <TB0>     INFO: 17114600 events read in total (475749ms).
[16:00:58.967] <TB0>     INFO: 18182800 events read in total (504005ms).
[16:01:27.076] <TB0>     INFO: 19252400 events read in total (532114ms).
[16:01:55.320] <TB0>     INFO: 20322800 events read in total (560358ms).
[16:02:23.401] <TB0>     INFO: 21390600 events read in total (588439ms).
[16:02:51.539] <TB0>     INFO: 22459000 events read in total (616577ms).
[16:03:19.763] <TB0>     INFO: 23530200 events read in total (644801ms).
[16:03:47.803] <TB0>     INFO: 24598600 events read in total (672841ms).
[16:04:15.984] <TB0>     INFO: 25666600 events read in total (701022ms).
[16:04:44.085] <TB0>     INFO: 26738200 events read in total (729123ms).
[16:05:12.055] <TB0>     INFO: 27807800 events read in total (757093ms).
[16:05:40.173] <TB0>     INFO: 28876200 events read in total (785211ms).
[16:06:08.274] <TB0>     INFO: 29947200 events read in total (813312ms).
[16:06:36.411] <TB0>     INFO: 31016400 events read in total (841449ms).
[16:07:04.583] <TB0>     INFO: 32084800 events read in total (869621ms).
[16:07:32.817] <TB0>     INFO: 33155800 events read in total (897855ms).
[16:08:00.882] <TB0>     INFO: 34225400 events read in total (925920ms).
[16:08:28.510] <TB0>     INFO: 35293400 events read in total (953548ms).
[16:08:55.105] <TB0>     INFO: 36362800 events read in total (980143ms).
[16:09:23.178] <TB0>     INFO: 37433400 events read in total (1008216ms).
[16:09:51.333] <TB0>     INFO: 38501400 events read in total (1036371ms).
[16:10:19.591] <TB0>     INFO: 39569400 events read in total (1064629ms).
[16:10:47.647] <TB0>     INFO: 40640600 events read in total (1092685ms).
[16:11:14.480] <TB0>     INFO: 41709400 events read in total (1119518ms).
[16:11:42.695] <TB0>     INFO: 42777400 events read in total (1147733ms).
[16:12:11.093] <TB0>     INFO: 43847400 events read in total (1176131ms).
[16:12:39.504] <TB0>     INFO: 44917400 events read in total (1204542ms).
[16:13:07.053] <TB0>     INFO: 45985200 events read in total (1232091ms).
[16:13:35.267] <TB0>     INFO: 47053400 events read in total (1260305ms).
[16:14:03.573] <TB0>     INFO: 48124800 events read in total (1288611ms).
[16:14:32.072] <TB0>     INFO: 49192400 events read in total (1317110ms).
[16:15:00.477] <TB0>     INFO: 50260200 events read in total (1345515ms).
[16:15:13.351] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[16:15:13.351] <TB0>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[16:15:13.351] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a042 80c0 4e08 713 224e 4e08 713 2285 4e09 713 2289 4e08 713 2285 4e09 713 224e 4e09 713 226f 4e09 713 22a5 4e09 713 2282 e022 c000 
[16:15:13.351] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03c 8040 4e08 713 224f 4e08 713 2284 4e08 713 2289 4e08 713 2285 4e08 713 224d 4e08 713 226e 4e08 713 22a6 4e08 713 2282 e022 c000 
[16:15:13.351] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03d 80b1 4e08 713 224e 4e08 713 2284 4e08 713 2289 4e08 713 2287 4e08 713 224e 4e08 713 2280 4e08 713 22a5 4e08 713 2281 e022 c000 
[16:15:13.351] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03e 80c0 4e08 713 224e 4e08 713 2284 4e09 713 2288 4e08 713 2287 4e08 713 224e 4e08 713 2280 4e09 713 22a5 4e09 713 2283 e022 c000 
[16:15:13.351] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a03f 8000 4e09 713 224e 4e09 713 2283 4e0a 713 2289 4e09 713 2287 4e09 713 224c 4e09 713 2281 4e0a 713 22a6 4e0a 713 2281 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[16:15:13.351] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a040 8040 4e0a 713 224f 4e0a 713 2283 4e08 713 2289 4e0a 713 2286 4e0a 713 224e 4e0a 713 2282 4e08 713 22a6 4e08 713 2282 e022 c000 
[16:15:13.351] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a041 80b1 4e08 713 224c 4e08 713 2284 4e08 713 228a 4e08 713 2286 4e08 713 224d 4e08 713 2281 4e09 713 22a5 4e09 713 2282 e022 c000 
[16:15:28.836] <TB0>     INFO: 51328000 events read in total (1373874ms).
[16:15:57.276] <TB0>     INFO: 52399000 events read in total (1402314ms).
[16:16:25.702] <TB0>     INFO: 53467000 events read in total (1430740ms).
[16:16:54.077] <TB0>     INFO: 54535000 events read in total (1459115ms).
[16:17:22.508] <TB0>     INFO: 55605000 events read in total (1487546ms).
[16:17:50.961] <TB0>     INFO: 56674200 events read in total (1515999ms).
[16:18:19.371] <TB0>     INFO: 57742000 events read in total (1544409ms).
[16:18:26.506] <TB0>     INFO: 58001000 events read in total (1551544ms).
[16:18:26.507] <TB0> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 5355 Events.
[16:18:26.515] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L309> PixTest::scurveMaps errors encountered, returning empty results
[16:18:26.515] <TB0>    ERROR: <PixTestScurves.cc/scurves:L262> no scurve result histograms received?!
[16:18:26.515] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:18:26.516] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:18:26.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:18:26.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:18:26.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:18:26.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:18:26.516] <TB0>     INFO: ######################################################################
[16:18:26.516] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:18:26.516] <TB0>     INFO: ######################################################################
[16:18:26.631] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:18:26.973] <TB0>     INFO: Expecting 41600 events.
[16:18:31.082] <TB0>     INFO: 41600 events read in total (3393ms).
[16:18:31.083] <TB0>     INFO: Test took 4452ms.
[16:18:31.091] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:31.091] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:18:31.091] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:18:31.124] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 6, 77] has eff 0/10
[16:18:31.124] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 6, 77]
[16:18:31.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[16:18:31.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:18:31.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:18:31.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:18:31.438] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:18:31.783] <TB0>     INFO: Expecting 41600 events.
[16:18:35.957] <TB0>     INFO: 41600 events read in total (3459ms).
[16:18:35.958] <TB0>     INFO: Test took 4520ms.
[16:18:35.966] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:35.966] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:18:35.966] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:18:35.970] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.831
[16:18:35.970] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[16:18:35.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.51
[16:18:35.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[16:18:35.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.006
[16:18:35.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[16:18:35.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.992
[16:18:35.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 178
[16:18:35.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.802
[16:18:35.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[16:18:35.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.528
[16:18:35.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[16:18:35.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.205
[16:18:35.971] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[16:18:35.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.99
[16:18:35.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[16:18:35.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.868
[16:18:35.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[16:18:35.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.71
[16:18:35.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 171
[16:18:35.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.498
[16:18:35.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[16:18:35.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.124
[16:18:35.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 173
[16:18:35.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.136
[16:18:35.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 176
[16:18:35.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.07
[16:18:35.972] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[16:18:35.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.7
[16:18:35.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 171
[16:18:35.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.192
[16:18:35.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 175
[16:18:35.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:18:35.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:18:35.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:18:36.059] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:18:36.402] <TB0>     INFO: Expecting 41600 events.
[16:18:40.532] <TB0>     INFO: 41600 events read in total (3415ms).
[16:18:40.533] <TB0>     INFO: Test took 4474ms.
[16:18:40.540] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:40.540] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:18:40.541] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:18:40.544] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:18:40.545] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 11
[16:18:40.545] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.774
[16:18:40.545] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 56
[16:18:40.545] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5406
[16:18:40.545] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 73
[16:18:40.545] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.2397
[16:18:40.545] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 79
[16:18:40.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0955
[16:18:40.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 76
[16:18:40.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.2876
[16:18:40.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 58
[16:18:40.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8552
[16:18:40.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 72
[16:18:40.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.5596
[16:18:40.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 82
[16:18:40.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7518
[16:18:40.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 74
[16:18:40.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.4235
[16:18:40.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 62
[16:18:40.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3426
[16:18:40.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 69
[16:18:40.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0946
[16:18:40.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[16:18:40.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.4513
[16:18:40.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,8] phvalue 55
[16:18:40.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.7353
[16:18:40.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L536> Search for minph pixel failed in the fiducial region for chip 12, looking at the edges
[16:18:40.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L555> Min pixel is [0 ,75] phvalue 69
[16:18:40.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.3502
[16:18:40.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 59
[16:18:40.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0932
[16:18:40.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 73
[16:18:40.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.9533
[16:18:40.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 62
[16:18:40.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[16:18:40.950] <TB0>     INFO: Expecting 2560 events.
[16:18:41.910] <TB0>     INFO: 2560 events read in total (245ms).
[16:18:41.910] <TB0>     INFO: Test took 1361ms.
[16:18:41.911] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:41.911] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 1 1
[16:18:42.418] <TB0>     INFO: Expecting 2560 events.
[16:18:43.376] <TB0>     INFO: 2560 events read in total (243ms).
[16:18:43.377] <TB0>     INFO: Test took 1466ms.
[16:18:43.377] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:43.377] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 2 2
[16:18:43.884] <TB0>     INFO: Expecting 2560 events.
[16:18:44.843] <TB0>     INFO: 2560 events read in total (244ms).
[16:18:44.843] <TB0>     INFO: Test took 1466ms.
[16:18:44.843] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:44.844] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[16:18:45.351] <TB0>     INFO: Expecting 2560 events.
[16:18:46.309] <TB0>     INFO: 2560 events read in total (243ms).
[16:18:46.309] <TB0>     INFO: Test took 1465ms.
[16:18:46.309] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:46.310] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 4 4
[16:18:46.817] <TB0>     INFO: Expecting 2560 events.
[16:18:47.773] <TB0>     INFO: 2560 events read in total (241ms).
[16:18:47.773] <TB0>     INFO: Test took 1463ms.
[16:18:47.773] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:47.774] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 5 5
[16:18:48.281] <TB0>     INFO: Expecting 2560 events.
[16:18:49.238] <TB0>     INFO: 2560 events read in total (242ms).
[16:18:49.238] <TB0>     INFO: Test took 1464ms.
[16:18:49.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:49.239] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 6 6
[16:18:49.746] <TB0>     INFO: Expecting 2560 events.
[16:18:50.706] <TB0>     INFO: 2560 events read in total (245ms).
[16:18:50.706] <TB0>     INFO: Test took 1467ms.
[16:18:50.707] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:50.707] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 7 7
[16:18:51.214] <TB0>     INFO: Expecting 2560 events.
[16:18:52.171] <TB0>     INFO: 2560 events read in total (243ms).
[16:18:52.171] <TB0>     INFO: Test took 1464ms.
[16:18:52.172] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:52.172] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[16:18:52.679] <TB0>     INFO: Expecting 2560 events.
[16:18:53.638] <TB0>     INFO: 2560 events read in total (244ms).
[16:18:53.638] <TB0>     INFO: Test took 1466ms.
[16:18:53.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:53.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 9 9
[16:18:54.146] <TB0>     INFO: Expecting 2560 events.
[16:18:55.105] <TB0>     INFO: 2560 events read in total (245ms).
[16:18:55.106] <TB0>     INFO: Test took 1467ms.
[16:18:55.106] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:55.106] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[16:18:55.613] <TB0>     INFO: Expecting 2560 events.
[16:18:56.573] <TB0>     INFO: 2560 events read in total (245ms).
[16:18:56.573] <TB0>     INFO: Test took 1467ms.
[16:18:56.573] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:56.573] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 8, 11 11
[16:18:57.081] <TB0>     INFO: Expecting 2560 events.
[16:18:58.040] <TB0>     INFO: 2560 events read in total (244ms).
[16:18:58.040] <TB0>     INFO: Test took 1467ms.
[16:18:58.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:58.041] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 0, 75, 12 12
[16:18:58.548] <TB0>     INFO: Expecting 2560 events.
[16:18:59.507] <TB0>     INFO: 2560 events read in total (244ms).
[16:18:59.507] <TB0>     INFO: Test took 1466ms.
[16:18:59.507] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:18:59.508] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[16:19:00.014] <TB0>     INFO: Expecting 2560 events.
[16:19:00.973] <TB0>     INFO: 2560 events read in total (244ms).
[16:19:00.973] <TB0>     INFO: Test took 1465ms.
[16:19:00.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:19:00.973] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 14 14
[16:19:01.481] <TB0>     INFO: Expecting 2560 events.
[16:19:02.440] <TB0>     INFO: 2560 events read in total (244ms).
[16:19:02.440] <TB0>     INFO: Test took 1467ms.
[16:19:02.441] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:19:02.441] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 15 15
[16:19:02.948] <TB0>     INFO: Expecting 2560 events.
[16:19:03.907] <TB0>     INFO: 2560 events read in total (244ms).
[16:19:03.908] <TB0>     INFO: Test took 1467ms.
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC5
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:19:03.908] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[16:19:03.911] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:19:04.417] <TB0>     INFO: Expecting 655360 events.
[16:19:16.197] <TB0>     INFO: 655360 events read in total (11065ms).
[16:19:16.210] <TB0>     INFO: Expecting 655360 events.
[16:19:27.855] <TB0>     INFO: 655360 events read in total (11092ms).
[16:19:27.870] <TB0>     INFO: Expecting 655360 events.
[16:19:39.500] <TB0>     INFO: 655360 events read in total (11078ms).
[16:19:39.519] <TB0>     INFO: Expecting 655360 events.
[16:19:51.081] <TB0>     INFO: 655360 events read in total (11015ms).
[16:19:51.107] <TB0>     INFO: Expecting 655360 events.
[16:20:02.811] <TB0>     INFO: 655360 events read in total (11162ms).
[16:20:02.838] <TB0>     INFO: Expecting 655360 events.
[16:20:14.459] <TB0>     INFO: 655360 events read in total (11076ms).
[16:20:14.492] <TB0>     INFO: Expecting 655360 events.
[16:20:26.123] <TB0>     INFO: 655360 events read in total (11095ms).
[16:20:26.159] <TB0>     INFO: Expecting 655360 events.
[16:20:37.737] <TB0>     INFO: 655360 events read in total (11046ms).
[16:20:37.782] <TB0>     INFO: Expecting 655360 events.
[16:20:49.434] <TB0>     INFO: 655360 events read in total (11126ms).
[16:20:49.483] <TB0>     INFO: Expecting 655360 events.
[16:21:01.196] <TB0>     INFO: 655360 events read in total (11187ms).
[16:21:01.246] <TB0>     INFO: Expecting 655360 events.
[16:21:12.880] <TB0>     INFO: 655360 events read in total (11108ms).
[16:21:12.933] <TB0>     INFO: Expecting 655360 events.
[16:21:24.631] <TB0>     INFO: 655360 events read in total (11172ms).
[16:21:24.695] <TB0>     INFO: Expecting 655360 events.
[16:21:36.306] <TB0>     INFO: 655360 events read in total (11085ms).
[16:21:36.377] <TB0>     INFO: Expecting 655360 events.
[16:21:48.015] <TB0>     INFO: 655360 events read in total (11111ms).
[16:21:48.081] <TB0>     INFO: Expecting 655360 events.
[16:21:59.717] <TB0>     INFO: 655360 events read in total (11110ms).
[16:21:59.799] <TB0>     INFO: Expecting 655360 events.
[16:22:08.426] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[16:22:11.408] <TB0>     INFO: 655360 events read in total (11082ms).
[16:22:11.490] <TB0>     INFO: Test took 187579ms.
[16:22:11.585] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:11.890] <TB0>     INFO: Expecting 655360 events.
[16:22:23.778] <TB0>     INFO: 655360 events read in total (11173ms).
[16:22:23.788] <TB0>     INFO: Expecting 655360 events.
[16:22:35.417] <TB0>     INFO: 655360 events read in total (11076ms).
[16:22:35.432] <TB0>     INFO: Expecting 655360 events.
[16:22:47.093] <TB0>     INFO: 655360 events read in total (11108ms).
[16:22:47.112] <TB0>     INFO: Expecting 655360 events.
[16:22:58.739] <TB0>     INFO: 655360 events read in total (11078ms).
[16:22:58.763] <TB0>     INFO: Expecting 655360 events.
[16:23:10.332] <TB0>     INFO: 655360 events read in total (11019ms).
[16:23:10.359] <TB0>     INFO: Expecting 655360 events.
[16:23:22.045] <TB0>     INFO: 655360 events read in total (11141ms).
[16:23:22.077] <TB0>     INFO: Expecting 655360 events.
[16:23:33.673] <TB0>     INFO: 655360 events read in total (11065ms).
[16:23:33.709] <TB0>     INFO: Expecting 655360 events.
[16:23:45.317] <TB0>     INFO: 655360 events read in total (11076ms).
[16:23:45.358] <TB0>     INFO: Expecting 655360 events.
[16:23:57.016] <TB0>     INFO: 655360 events read in total (11126ms).
[16:23:57.061] <TB0>     INFO: Expecting 655360 events.
[16:24:08.683] <TB0>     INFO: 655360 events read in total (11096ms).
[16:24:08.737] <TB0>     INFO: Expecting 655360 events.
[16:24:20.440] <TB0>     INFO: 655360 events read in total (11176ms).
[16:24:20.500] <TB0>     INFO: Expecting 655360 events.
[16:24:32.112] <TB0>     INFO: 655360 events read in total (11086ms).
[16:24:32.171] <TB0>     INFO: Expecting 655360 events.
[16:24:43.850] <TB0>     INFO: 655360 events read in total (11152ms).
[16:24:43.920] <TB0>     INFO: Expecting 655360 events.
[16:24:55.538] <TB0>     INFO: 655360 events read in total (11092ms).
[16:24:55.614] <TB0>     INFO: Expecting 655360 events.
[16:25:07.253] <TB0>     INFO: 655360 events read in total (11113ms).
[16:25:07.333] <TB0>     INFO: Expecting 655360 events.
[16:25:19.007] <TB0>     INFO: 655360 events read in total (11147ms).
[16:25:19.082] <TB0>     INFO: Test took 187497ms.
[16:25:19.299] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.300] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:25:19.300] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.300] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:25:19.300] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.301] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:25:19.301] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.301] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:25:19.301] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.301] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:25:19.301] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:25:19.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:25:19.302] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:25:19.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:25:19.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:25:19.303] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.304] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:25:19.304] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.304] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:25:19.304] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.305] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:25:19.305] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.305] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:25:19.305] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.305] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:25:19.305] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:25:19.306] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:25:19.306] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.313] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.320] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.326] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:25:19.333] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:25:19.340] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.347] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.353] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.360] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.367] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.374] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.381] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.387] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.394] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.401] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.408] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.415] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.421] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:25:19.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:25:19.457] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C0.dat
[16:25:19.457] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C1.dat
[16:25:19.457] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C2.dat
[16:25:19.457] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C3.dat
[16:25:19.457] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C4.dat
[16:25:19.457] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C5.dat
[16:25:19.457] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C6.dat
[16:25:19.458] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C7.dat
[16:25:19.458] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C8.dat
[16:25:19.458] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C9.dat
[16:25:19.458] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C10.dat
[16:25:19.458] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C11.dat
[16:25:19.458] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C12.dat
[16:25:19.458] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C13.dat
[16:25:19.458] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C14.dat
[16:25:19.459] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C15.dat
[16:25:19.806] <TB0>     INFO: Expecting 41600 events.
[16:25:23.659] <TB0>     INFO: 41600 events read in total (3138ms).
[16:25:23.659] <TB0>     INFO: Test took 4199ms.
[16:25:24.309] <TB0>     INFO: Expecting 41600 events.
[16:25:28.153] <TB0>     INFO: 41600 events read in total (3129ms).
[16:25:28.153] <TB0>     INFO: Test took 4191ms.
[16:25:28.797] <TB0>     INFO: Expecting 41600 events.
[16:25:32.634] <TB0>     INFO: 41600 events read in total (3122ms).
[16:25:32.635] <TB0>     INFO: Test took 4181ms.
[16:25:32.938] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:33.069] <TB0>     INFO: Expecting 2560 events.
[16:25:34.028] <TB0>     INFO: 2560 events read in total (244ms).
[16:25:34.029] <TB0>     INFO: Test took 1091ms.
[16:25:34.030] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:34.538] <TB0>     INFO: Expecting 2560 events.
[16:25:35.497] <TB0>     INFO: 2560 events read in total (244ms).
[16:25:35.497] <TB0>     INFO: Test took 1467ms.
[16:25:35.499] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:36.006] <TB0>     INFO: Expecting 2560 events.
[16:25:36.965] <TB0>     INFO: 2560 events read in total (244ms).
[16:25:36.966] <TB0>     INFO: Test took 1467ms.
[16:25:36.967] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:37.474] <TB0>     INFO: Expecting 2560 events.
[16:25:38.432] <TB0>     INFO: 2560 events read in total (244ms).
[16:25:38.432] <TB0>     INFO: Test took 1465ms.
[16:25:38.435] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:38.941] <TB0>     INFO: Expecting 2560 events.
[16:25:39.898] <TB0>     INFO: 2560 events read in total (242ms).
[16:25:39.899] <TB0>     INFO: Test took 1464ms.
[16:25:39.902] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:40.407] <TB0>     INFO: Expecting 2560 events.
[16:25:41.366] <TB0>     INFO: 2560 events read in total (244ms).
[16:25:41.366] <TB0>     INFO: Test took 1464ms.
[16:25:41.368] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:41.875] <TB0>     INFO: Expecting 2560 events.
[16:25:42.833] <TB0>     INFO: 2560 events read in total (243ms).
[16:25:42.833] <TB0>     INFO: Test took 1465ms.
[16:25:42.835] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:43.342] <TB0>     INFO: Expecting 2560 events.
[16:25:44.298] <TB0>     INFO: 2560 events read in total (241ms).
[16:25:44.298] <TB0>     INFO: Test took 1463ms.
[16:25:44.300] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:44.807] <TB0>     INFO: Expecting 2560 events.
[16:25:45.766] <TB0>     INFO: 2560 events read in total (244ms).
[16:25:45.766] <TB0>     INFO: Test took 1466ms.
[16:25:45.768] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:46.275] <TB0>     INFO: Expecting 2560 events.
[16:25:47.233] <TB0>     INFO: 2560 events read in total (243ms).
[16:25:47.234] <TB0>     INFO: Test took 1466ms.
[16:25:47.236] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:47.743] <TB0>     INFO: Expecting 2560 events.
[16:25:48.701] <TB0>     INFO: 2560 events read in total (243ms).
[16:25:48.701] <TB0>     INFO: Test took 1465ms.
[16:25:48.703] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:49.210] <TB0>     INFO: Expecting 2560 events.
[16:25:50.166] <TB0>     INFO: 2560 events read in total (243ms).
[16:25:50.167] <TB0>     INFO: Test took 1464ms.
[16:25:50.169] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:50.675] <TB0>     INFO: Expecting 2560 events.
[16:25:51.635] <TB0>     INFO: 2560 events read in total (245ms).
[16:25:51.635] <TB0>     INFO: Test took 1466ms.
[16:25:51.637] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:52.143] <TB0>     INFO: Expecting 2560 events.
[16:25:53.102] <TB0>     INFO: 2560 events read in total (244ms).
[16:25:53.103] <TB0>     INFO: Test took 1466ms.
[16:25:53.104] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:53.611] <TB0>     INFO: Expecting 2560 events.
[16:25:54.568] <TB0>     INFO: 2560 events read in total (242ms).
[16:25:54.568] <TB0>     INFO: Test took 1464ms.
[16:25:54.571] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:55.077] <TB0>     INFO: Expecting 2560 events.
[16:25:56.037] <TB0>     INFO: 2560 events read in total (245ms).
[16:25:56.037] <TB0>     INFO: Test took 1466ms.
[16:25:56.039] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:56.545] <TB0>     INFO: Expecting 2560 events.
[16:25:57.506] <TB0>     INFO: 2560 events read in total (246ms).
[16:25:57.506] <TB0>     INFO: Test took 1467ms.
[16:25:57.508] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:58.014] <TB0>     INFO: Expecting 2560 events.
[16:25:58.973] <TB0>     INFO: 2560 events read in total (244ms).
[16:25:58.973] <TB0>     INFO: Test took 1465ms.
[16:25:58.975] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:59.482] <TB0>     INFO: Expecting 2560 events.
[16:26:00.441] <TB0>     INFO: 2560 events read in total (244ms).
[16:26:00.442] <TB0>     INFO: Test took 1467ms.
[16:26:00.444] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:00.950] <TB0>     INFO: Expecting 2560 events.
[16:26:01.910] <TB0>     INFO: 2560 events read in total (245ms).
[16:26:01.911] <TB0>     INFO: Test took 1467ms.
[16:26:01.913] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:02.419] <TB0>     INFO: Expecting 2560 events.
[16:26:03.379] <TB0>     INFO: 2560 events read in total (245ms).
[16:26:03.379] <TB0>     INFO: Test took 1466ms.
[16:26:03.382] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:03.887] <TB0>     INFO: Expecting 2560 events.
[16:26:04.844] <TB0>     INFO: 2560 events read in total (242ms).
[16:26:04.845] <TB0>     INFO: Test took 1463ms.
[16:26:04.849] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:05.353] <TB0>     INFO: Expecting 2560 events.
[16:26:06.312] <TB0>     INFO: 2560 events read in total (244ms).
[16:26:06.312] <TB0>     INFO: Test took 1464ms.
[16:26:06.314] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:06.820] <TB0>     INFO: Expecting 2560 events.
[16:26:07.779] <TB0>     INFO: 2560 events read in total (244ms).
[16:26:07.779] <TB0>     INFO: Test took 1465ms.
[16:26:07.781] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:08.287] <TB0>     INFO: Expecting 2560 events.
[16:26:09.246] <TB0>     INFO: 2560 events read in total (244ms).
[16:26:09.247] <TB0>     INFO: Test took 1466ms.
[16:26:09.249] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:09.755] <TB0>     INFO: Expecting 2560 events.
[16:26:10.714] <TB0>     INFO: 2560 events read in total (244ms).
[16:26:10.715] <TB0>     INFO: Test took 1466ms.
[16:26:10.717] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:11.224] <TB0>     INFO: Expecting 2560 events.
[16:26:12.184] <TB0>     INFO: 2560 events read in total (245ms).
[16:26:12.186] <TB0>     INFO: Test took 1470ms.
[16:26:12.188] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:12.692] <TB0>     INFO: Expecting 2560 events.
[16:26:13.652] <TB0>     INFO: 2560 events read in total (245ms).
[16:26:13.652] <TB0>     INFO: Test took 1465ms.
[16:26:13.654] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:14.160] <TB0>     INFO: Expecting 2560 events.
[16:26:15.120] <TB0>     INFO: 2560 events read in total (245ms).
[16:26:15.120] <TB0>     INFO: Test took 1466ms.
[16:26:15.122] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:15.628] <TB0>     INFO: Expecting 2560 events.
[16:26:16.588] <TB0>     INFO: 2560 events read in total (245ms).
[16:26:16.588] <TB0>     INFO: Test took 1466ms.
[16:26:16.590] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:17.097] <TB0>     INFO: Expecting 2560 events.
[16:26:18.056] <TB0>     INFO: 2560 events read in total (244ms).
[16:26:18.056] <TB0>     INFO: Test took 1467ms.
[16:26:18.059] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:18.564] <TB0>     INFO: Expecting 2560 events.
[16:26:19.522] <TB0>     INFO: 2560 events read in total (243ms).
[16:26:19.522] <TB0>     INFO: Test took 1464ms.
[16:26:20.542] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[16:26:20.542] <TB0>     INFO: PH scale (per ROC):    78  80  80  75  77  73  75  76  70  66  76  80  77  75  69  77
[16:26:20.542] <TB0>     INFO: PH offset (per ROC):  190 175 171 175 187 179 171 175 189 184 178 188 176 189 180 187
[16:26:20.717] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:26:20.720] <TB0>     INFO: ######################################################################
[16:26:20.720] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:26:20.720] <TB0>     INFO: ######################################################################
[16:26:20.720] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:26:20.731] <TB0>     INFO: scanning low vcal = 10
[16:26:21.073] <TB0>     INFO: Expecting 41600 events.
[16:26:24.807] <TB0>     INFO: 41600 events read in total (3019ms).
[16:26:24.809] <TB0>     INFO: Test took 4078ms.
[16:26:24.810] <TB0>     INFO: scanning low vcal = 20
[16:26:25.316] <TB0>     INFO: Expecting 41600 events.
[16:26:29.039] <TB0>     INFO: 41600 events read in total (3008ms).
[16:26:29.039] <TB0>     INFO: Test took 4229ms.
[16:26:29.041] <TB0>     INFO: scanning low vcal = 30
[16:26:29.548] <TB0>     INFO: Expecting 41600 events.
[16:26:33.277] <TB0>     INFO: 41600 events read in total (3015ms).
[16:26:33.278] <TB0>     INFO: Test took 4237ms.
[16:26:33.279] <TB0>     INFO: scanning low vcal = 40
[16:26:33.780] <TB0>     INFO: Expecting 41600 events.
[16:26:38.042] <TB0>     INFO: 41600 events read in total (3547ms).
[16:26:38.043] <TB0>     INFO: Test took 4763ms.
[16:26:38.046] <TB0>     INFO: scanning low vcal = 50
[16:26:38.460] <TB0>     INFO: Expecting 41600 events.
[16:26:42.730] <TB0>     INFO: 41600 events read in total (3555ms).
[16:26:42.731] <TB0>     INFO: Test took 4685ms.
[16:26:42.734] <TB0>     INFO: scanning low vcal = 60
[16:26:43.151] <TB0>     INFO: Expecting 41600 events.
[16:26:47.421] <TB0>     INFO: 41600 events read in total (3555ms).
[16:26:47.422] <TB0>     INFO: Test took 4688ms.
[16:26:47.425] <TB0>     INFO: scanning low vcal = 70
[16:26:47.843] <TB0>     INFO: Expecting 41600 events.
[16:26:52.091] <TB0>     INFO: 41600 events read in total (3533ms).
[16:26:52.091] <TB0>     INFO: Test took 4666ms.
[16:26:52.094] <TB0>     INFO: scanning low vcal = 80
[16:26:52.514] <TB0>     INFO: Expecting 41600 events.
[16:26:56.780] <TB0>     INFO: 41600 events read in total (3551ms).
[16:26:56.780] <TB0>     INFO: Test took 4687ms.
[16:26:56.783] <TB0>     INFO: scanning low vcal = 90
[16:26:57.201] <TB0>     INFO: Expecting 41600 events.
[16:27:01.475] <TB0>     INFO: 41600 events read in total (3558ms).
[16:27:01.475] <TB0>     INFO: Test took 4692ms.
[16:27:01.479] <TB0>     INFO: scanning low vcal = 100
[16:27:01.898] <TB0>     INFO: Expecting 41600 events.
[16:27:06.302] <TB0>     INFO: 41600 events read in total (3689ms).
[16:27:06.302] <TB0>     INFO: Test took 4823ms.
[16:27:06.305] <TB0>     INFO: scanning low vcal = 110
[16:27:06.724] <TB0>     INFO: Expecting 41600 events.
[16:27:11.006] <TB0>     INFO: 41600 events read in total (3568ms).
[16:27:11.006] <TB0>     INFO: Test took 4701ms.
[16:27:11.009] <TB0>     INFO: scanning low vcal = 120
[16:27:11.426] <TB0>     INFO: Expecting 41600 events.
[16:27:15.694] <TB0>     INFO: 41600 events read in total (3553ms).
[16:27:15.695] <TB0>     INFO: Test took 4686ms.
[16:27:15.698] <TB0>     INFO: scanning low vcal = 130
[16:27:16.115] <TB0>     INFO: Expecting 41600 events.
[16:27:20.377] <TB0>     INFO: 41600 events read in total (3548ms).
[16:27:20.377] <TB0>     INFO: Test took 4679ms.
[16:27:20.381] <TB0>     INFO: scanning low vcal = 140
[16:27:20.796] <TB0>     INFO: Expecting 41600 events.
[16:27:25.063] <TB0>     INFO: 41600 events read in total (3552ms).
[16:27:25.064] <TB0>     INFO: Test took 4683ms.
[16:27:25.067] <TB0>     INFO: scanning low vcal = 150
[16:27:25.484] <TB0>     INFO: Expecting 41600 events.
[16:27:29.734] <TB0>     INFO: 41600 events read in total (3535ms).
[16:27:29.735] <TB0>     INFO: Test took 4668ms.
[16:27:29.738] <TB0>     INFO: scanning low vcal = 160
[16:27:30.155] <TB0>     INFO: Expecting 41600 events.
[16:27:34.425] <TB0>     INFO: 41600 events read in total (3555ms).
[16:27:34.425] <TB0>     INFO: Test took 4687ms.
[16:27:34.428] <TB0>     INFO: scanning low vcal = 170
[16:27:34.849] <TB0>     INFO: Expecting 41600 events.
[16:27:39.117] <TB0>     INFO: 41600 events read in total (3553ms).
[16:27:39.118] <TB0>     INFO: Test took 4690ms.
[16:27:39.122] <TB0>     INFO: scanning low vcal = 180
[16:27:39.536] <TB0>     INFO: Expecting 41600 events.
[16:27:43.811] <TB0>     INFO: 41600 events read in total (3560ms).
[16:27:43.811] <TB0>     INFO: Test took 4689ms.
[16:27:43.814] <TB0>     INFO: scanning low vcal = 190
[16:27:44.233] <TB0>     INFO: Expecting 41600 events.
[16:27:48.503] <TB0>     INFO: 41600 events read in total (3555ms).
[16:27:48.504] <TB0>     INFO: Test took 4690ms.
[16:27:48.506] <TB0>     INFO: scanning low vcal = 200
[16:27:48.926] <TB0>     INFO: Expecting 41600 events.
[16:27:53.191] <TB0>     INFO: 41600 events read in total (3550ms).
[16:27:53.192] <TB0>     INFO: Test took 4686ms.
[16:27:53.195] <TB0>     INFO: scanning low vcal = 210
[16:27:53.609] <TB0>     INFO: Expecting 41600 events.
[16:27:57.880] <TB0>     INFO: 41600 events read in total (3556ms).
[16:27:57.881] <TB0>     INFO: Test took 4686ms.
[16:27:57.884] <TB0>     INFO: scanning low vcal = 220
[16:27:58.301] <TB0>     INFO: Expecting 41600 events.
[16:28:02.565] <TB0>     INFO: 41600 events read in total (3549ms).
[16:28:02.566] <TB0>     INFO: Test took 4682ms.
[16:28:02.568] <TB0>     INFO: scanning low vcal = 230
[16:28:02.988] <TB0>     INFO: Expecting 41600 events.
[16:28:07.245] <TB0>     INFO: 41600 events read in total (3542ms).
[16:28:07.245] <TB0>     INFO: Test took 4676ms.
[16:28:07.248] <TB0>     INFO: scanning low vcal = 240
[16:28:07.668] <TB0>     INFO: Expecting 41600 events.
[16:28:11.948] <TB0>     INFO: 41600 events read in total (3565ms).
[16:28:11.949] <TB0>     INFO: Test took 4701ms.
[16:28:11.952] <TB0>     INFO: scanning low vcal = 250
[16:28:12.370] <TB0>     INFO: Expecting 41600 events.
[16:28:16.616] <TB0>     INFO: 41600 events read in total (3531ms).
[16:28:16.617] <TB0>     INFO: Test took 4665ms.
[16:28:16.621] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:28:17.039] <TB0>     INFO: Expecting 41600 events.
[16:28:21.318] <TB0>     INFO: 41600 events read in total (3564ms).
[16:28:21.319] <TB0>     INFO: Test took 4698ms.
[16:28:21.321] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:28:21.738] <TB0>     INFO: Expecting 41600 events.
[16:28:25.000] <TB0>     INFO: 41600 events read in total (3547ms).
[16:28:25.000] <TB0>     INFO: Test took 4679ms.
[16:28:25.003] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:28:26.421] <TB0>     INFO: Expecting 41600 events.
[16:28:30.679] <TB0>     INFO: 41600 events read in total (3543ms).
[16:28:30.680] <TB0>     INFO: Test took 4677ms.
[16:28:30.683] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:28:31.100] <TB0>     INFO: Expecting 41600 events.
[16:28:35.384] <TB0>     INFO: 41600 events read in total (3569ms).
[16:28:35.385] <TB0>     INFO: Test took 4702ms.
[16:28:35.387] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:28:35.806] <TB0>     INFO: Expecting 41600 events.
[16:28:40.056] <TB0>     INFO: 41600 events read in total (3536ms).
[16:28:40.056] <TB0>     INFO: Test took 4669ms.
[16:28:40.607] <TB0>     INFO: PixTestGainPedestal::measure() done 
[16:28:40.610] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:28:40.610] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:28:40.611] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:28:40.611] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:28:40.611] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:28:40.611] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:28:40.611] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:28:40.611] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:28:40.612] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:28:40.612] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:28:40.612] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:28:40.612] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:28:40.612] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:28:40.612] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:28:40.613] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:28:40.613] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:29:18.962] <TB0>     INFO: PixTestGainPedestal::fit() done
[16:29:18.962] <TB0>     INFO: non-linearity mean:  0.962 0.962 0.963 0.958 0.957 0.956 0.952 0.953 0.954 0.953 0.959 0.958 0.961 0.960 0.959 0.959
[16:29:18.962] <TB0>     INFO: non-linearity RMS:   0.005 0.005 0.004 0.006 0.006 0.006 0.006 0.005 0.006 0.008 0.005 0.006 0.004 0.006 0.007 0.006
[16:29:18.962] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:29:18.985] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:29:19.008] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:29:19.030] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:29:19.052] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:29:19.075] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:29:19.097] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:29:19.120] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:29:19.142] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:29:19.164] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:29:19.187] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:29:19.209] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:29:19.231] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:29:19.254] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:29:19.276] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:29:19.299] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:29:19.321] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[16:29:19.321] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:29:19.328] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:29:19.328] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:29:19.349] <TB0>     INFO: ######################################################################
[16:29:19.349] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:29:19.349] <TB0>     INFO: ######################################################################
[16:29:19.352] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:29:19.361] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:29:19.361] <TB0>     INFO:     run 1 of 1
[16:29:19.361] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:29:19.704] <TB0>     INFO: Expecting 3120000 events.
[16:30:10.665] <TB0>     INFO: 1296570 events read in total (50246ms).
[16:31:00.984] <TB0>     INFO: 2592600 events read in total (100565ms).
[16:31:21.732] <TB0>     INFO: 3120000 events read in total (121313ms).
[16:31:21.771] <TB0>     INFO: Test took 122411ms.
[16:31:21.843] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:21.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:31:23.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:31:24.912] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:31:26.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:31:27.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:31:29.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:31:30.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:31:32.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:31:33.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:31:34.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:31:36.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:31:37.903] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:31:39.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:31:40.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:31:42.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:31:43.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:31:45.164] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357990400
[16:31:45.267] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:31:45.267] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1515, RMS = 1.53664
[16:31:45.267] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:31:45.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:31:45.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7763, RMS = 1.47156
[16:31:45.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:31:45.287] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:31:45.287] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0557, RMS = 1.1812
[16:31:45.287] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:31:45.287] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:31:45.287] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3491, RMS = 1.57965
[16:31:45.287] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:31:45.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:31:45.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.2735, RMS = 1.97133
[16:31:45.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:31:45.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:31:45.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.0983, RMS = 2.06193
[16:31:45.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[16:31:45.289] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:31:45.289] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7068, RMS = 1.30867
[16:31:45.289] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:31:45.289] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:31:45.289] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0541, RMS = 1.53013
[16:31:45.289] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:31:45.290] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:31:45.291] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.4401, RMS = 1.66512
[16:31:45.291] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:31:45.291] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:31:45.291] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.8457, RMS = 1.8253
[16:31:45.291] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[16:31:45.292] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:31:45.292] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3573, RMS = 1.46514
[16:31:45.292] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:31:45.292] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:31:45.292] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4091, RMS = 1.19966
[16:31:45.292] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:31:45.293] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:31:45.293] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2317, RMS = 1.156
[16:31:45.293] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:31:45.293] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:31:45.293] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.9744, RMS = 1.54389
[16:31:45.293] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:31:45.294] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:31:45.294] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1707, RMS = 1.20296
[16:31:45.294] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:31:45.294] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:31:45.294] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4716, RMS = 1.13707
[16:31:45.294] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:31:45.295] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:31:45.295] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7603, RMS = 1.24198
[16:31:45.295] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:31:45.295] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:31:45.295] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9161, RMS = 1.74683
[16:31:45.295] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:31:45.296] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:31:45.296] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9519, RMS = 1.88751
[16:31:45.296] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:31:45.296] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:31:45.296] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7622, RMS = 1.48882
[16:31:45.297] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:31:45.298] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:31:45.298] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.2305, RMS = 1.54484
[16:31:45.298] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:31:45.298] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:31:45.298] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.1629, RMS = 2.05899
[16:31:45.298] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:31:45.299] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:31:45.299] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.5617, RMS = 1.58601
[16:31:45.299] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:31:45.299] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:31:45.299] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3469, RMS = 1.79114
[16:31:45.299] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[16:31:45.300] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:31:45.300] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8161, RMS = 1.19083
[16:31:45.300] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:31:45.300] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:31:45.300] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9588, RMS = 1.00054
[16:31:45.300] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:31:45.301] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:31:45.301] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8716, RMS = 1.87317
[16:31:45.301] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:31:45.301] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:31:45.301] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.7144, RMS = 2.25519
[16:31:45.301] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:31:45.302] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:31:45.302] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.851, RMS = 1.3253
[16:31:45.302] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:31:45.302] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:31:45.302] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4024, RMS = 1.83676
[16:31:45.302] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:31:45.303] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:31:45.303] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5982, RMS = 1.27606
[16:31:45.303] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:31:45.303] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:31:45.303] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1601, RMS = 1.19022
[16:31:45.303] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:31:45.306] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[16:31:45.306] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:31:45.306] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:31:45.743] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:31:45.743] <TB0>     INFO: enter test to run
[16:31:45.748] <TB0>     INFO:   test:  no parameter change
[16:31:45.749] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.9mA
[16:31:45.749] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[16:31:45.750] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[16:31:45.750] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:31:46.522] <TB0>    QUIET: Connection to board 133 closed.
[16:31:46.523] <TB0>     INFO: pXar: this is the end, my friend
[16:31:46.523] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
