<stg><name>BatchNorm</name>


<trans_list>

<trans id="251" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="5" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="53" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="57" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="58" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit:0  %running_var_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %running_var_V)

]]></Node>
<StgValue><ssdm name="running_var_V_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit:1  %running_mean_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %running_mean_V)

]]></Node>
<StgValue><ssdm name="running_mean_V_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit:2  %beta_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %beta_V)

]]></Node>
<StgValue><ssdm name="beta_V_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit:3  %gamma_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %gamma_V)

]]></Node>
<StgValue><ssdm name="gamma_V_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit:4  %out_data_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_data_V)

]]></Node>
<StgValue><ssdm name="out_data_V_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit:5  %in_data_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_data_V)

]]></Node>
<StgValue><ssdm name="in_data_V_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:6  %width_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %width_V)

]]></Node>
<StgValue><ssdm name="width_V_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:7  %height_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %height_V)

]]></Node>
<StgValue><ssdm name="height_V_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base.exit:8  %num_features_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %num_features_V)

]]></Node>
<StgValue><ssdm name="num_features_V_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit:9  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %running_var_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="31">
<![CDATA[
ap_fixed_base.exit:10  %tmp_cast = zext i31 %tmp to i32

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit:11  %tmp_43 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %running_mean_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="31">
<![CDATA[
ap_fixed_base.exit:12  %tmp_34_cast = zext i31 %tmp_43 to i32

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit:13  %tmp_44 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %beta_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="31">
<![CDATA[
ap_fixed_base.exit:14  %tmp_35_cast = zext i31 %tmp_44 to i32

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit:15  %tmp_45 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %gamma_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="31">
<![CDATA[
ap_fixed_base.exit:16  %tmp_36_cast = zext i31 %tmp_45 to i32

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit:17  %tmp_46 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %out_data_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="41" op_0_bw="31">
<![CDATA[
ap_fixed_base.exit:18  %tmp_37_cast = zext i31 %tmp_46 to i41

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit:19  %tmp_47 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_data_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="41" op_0_bw="31">
<![CDATA[
ap_fixed_base.exit:20  %tmp_38_cast = zext i31 %tmp_47 to i41

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:21  call void (...)* @_ssdm_op_SpecBitsMap(i16* %gmem), !map !209

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
ap_fixed_base.exit:22  call void (...)* @_ssdm_op_SpecBitsMap(i8 %num_features_V), !map !218

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:23  call void (...)* @_ssdm_op_SpecBitsMap(i16 %height_V), !map !224

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:24  call void (...)* @_ssdm_op_SpecBitsMap(i16 %width_V), !map !228

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ap_fixed_base.exit:25  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @BatchNorm_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit:26  call void (...)* @_ssdm_op_SpecInterface(i16* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit:27  call void (...)* @_ssdm_op_SpecInterface(i32 %in_data_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit:28  call void (...)* @_ssdm_op_SpecInterface(i32 %out_data_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit:29  call void (...)* @_ssdm_op_SpecInterface(i32 %gamma_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit:30  call void (...)* @_ssdm_op_SpecInterface(i32 %beta_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit:31  call void (...)* @_ssdm_op_SpecInterface(i32 %running_mean_V, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle8, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit:32  call void (...)* @_ssdm_op_SpecInterface(i32 %running_var_V, [10 x i8]* @mode9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle10, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit:33  call void (...)* @_ssdm_op_SpecInterface(i8 %num_features_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit:34  call void (...)* @_ssdm_op_SpecInterface(i16 %height_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit:35  call void (...)* @_ssdm_op_SpecInterface(i16 %width_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit:36  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="16">
<![CDATA[
ap_fixed_base.exit:37  %rhs_V_cast = zext i16 %height_V_read to i24

]]></Node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="40" op_0_bw="16">
<![CDATA[
ap_fixed_base.exit:38  %rhs_V_1_cast = zext i16 %width_V_read to i40

]]></Node>
<StgValue><ssdm name="rhs_V_1_cast"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="16">
<![CDATA[
ap_fixed_base.exit:39  %rhs_V_2_cast = zext i16 %width_V_read to i32

]]></Node>
<StgValue><ssdm name="rhs_V_2_cast"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit:40  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %i_op_assign = phi i8 [ 0, %ap_fixed_base.exit ], [ %c, %4 ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
:1  %ret_V = phi i24 [ 0, %ap_fixed_base.exit ], [ %next_mul1, %4 ]

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:2  %next_mul1 = add i24 %ret_V, %rhs_V_cast

]]></Node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %exitcond2 = icmp eq i8 %i_op_assign, %num_features_V_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %c = add i8 %i_op_assign, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond2, label %5, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="8">
<![CDATA[
:1  %tmp_cast_165 = zext i8 %i_op_assign to i32

]]></Node>
<StgValue><ssdm name="tmp_cast_165"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %running_mean_V10_sum = add i32 %tmp_cast_165, %tmp_34_cast

]]></Node>
<StgValue><ssdm name="running_mean_V10_sum"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
:3  %running_mean_V10_sum_1 = zext i32 %running_mean_V10_sum to i64

]]></Node>
<StgValue><ssdm name="running_mean_V10_sum_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:4  %gmem_addr = getelementptr i16* %gmem, i64 %running_mean_V10_sum_1

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %running_var_V12_sum = add i32 %tmp_cast_165, %tmp_cast

]]></Node>
<StgValue><ssdm name="running_var_V12_sum"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
:6  %running_var_V12_sum_s = zext i32 %running_var_V12_sum to i64

]]></Node>
<StgValue><ssdm name="running_var_V12_sum_s"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:7  %gmem_addr_1 = getelementptr i16* %gmem, i64 %running_var_V12_sum_s

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %gamma_V6_sum = add i32 %tmp_cast_165, %tmp_36_cast

]]></Node>
<StgValue><ssdm name="gamma_V6_sum"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
:9  %gamma_V6_sum_cast = zext i32 %gamma_V6_sum to i64

]]></Node>
<StgValue><ssdm name="gamma_V6_sum_cast"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:10  %gmem_addr_2 = getelementptr i16* %gmem, i64 %gamma_V6_sum_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %beta_V8_sum = add i32 %tmp_cast_165, %tmp_35_cast

]]></Node>
<StgValue><ssdm name="beta_V8_sum"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
:12  %beta_V8_sum_cast = zext i32 %beta_V8_sum to i64

]]></Node>
<StgValue><ssdm name="beta_V8_sum_cast"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:13  %gmem_addr_3 = getelementptr i16* %gmem, i64 %beta_V8_sum_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="40" op_0_bw="24">
<![CDATA[
:14  %lhs_V_1_cast = zext i24 %ret_V to i40

]]></Node>
<StgValue><ssdm name="lhs_V_1_cast"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:15  %ret_V_1 = mul i40 %rhs_V_1_cast, %lhs_V_1_cast

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %i_op_assign_1 = phi i16 [ 0, %1 ], [ %h, %3 ]

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %ret_V_2 = phi i32 [ 0, %1 ], [ %next_mul, %3 ]

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %next_mul = add i32 %ret_V_2, %rhs_V_2_cast

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %exitcond1 = icmp eq i16 %i_op_assign_1, %height_V_read

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %h = add i16 %i_op_assign_1, 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond1, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="40" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_24 = zext i32 %ret_V_2 to i40

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader.preheader:1  %tmp_26 = add i40 %ret_V_1, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="41" op_0_bw="40">
<![CDATA[
.preheader.preheader:2  %tmp_28_cast = zext i40 %tmp_26 to i41

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.preheader.preheader:3  %out_data_V4_sum = add i41 %tmp_28_cast, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="out_data_V4_sum"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="41">
<![CDATA[
.preheader.preheader:4  %out_data_V4_sum_cast = zext i41 %out_data_V4_sum to i64

]]></Node>
<StgValue><ssdm name="out_data_V4_sum_cast"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.preheader:5  %gmem_addr_4 = getelementptr i16* %gmem, i64 %out_data_V4_sum_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_23)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="139" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %gmem_addr_5_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %gmem_addr_4, i32 %rhs_V_2_cast)

]]></Node>
<StgValue><ssdm name="gmem_addr_5_wr_req"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:0  %i_op_assign_2 = phi i16 [ %w, %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="16">
<![CDATA[
.preheader:1  %i_op_assign_2_cast3 = zext i16 %i_op_assign_2 to i32

]]></Node>
<StgValue><ssdm name="i_op_assign_2_cast3"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:2  %exitcond = icmp eq i16 %i_op_assign_2, %width_V_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_167 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:4  %w = add i16 %i_op_assign_2, 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %3, label %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:0  %tmp1 = add i32 %i_op_assign_2_cast3, %ret_V_2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="40" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:1  %tmp1_cast = zext i32 %tmp1 to i40

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:2  %tmp_19 = add i40 %ret_V_1, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="41" op_0_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:3  %tmp_19_cast_cast = zext i40 %tmp_19 to i41

]]></Node>
<StgValue><ssdm name="tmp_19_cast_cast"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:4  %in_data_V2_sum1 = add i41 %tmp_38_cast, %tmp_19_cast_cast

]]></Node>
<StgValue><ssdm name="in_data_V2_sum1"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:5  %in_data_V2_sum1_cast = zext i41 %in_data_V2_sum1 to i64

]]></Node>
<StgValue><ssdm name="in_data_V2_sum1_cast"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:6  %gmem_addr_5 = getelementptr i16* %gmem, i64 %in_data_V2_sum1_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:0  %gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)

]]></Node>
<StgValue><ssdm name="gmem_addr_5_wr_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="155" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:7  %x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="x_V_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="156" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:7  %x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="x_V_req"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:10  %p_Val2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_3_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="158" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:7  %x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="x_V_req"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:10  %p_Val2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_3_req"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:14  %p_Val2_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_4_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="161" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:7  %x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="x_V_req"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:10  %p_Val2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_3_req"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:14  %p_Val2_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_4_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:7  %x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="x_V_req"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:10  %p_Val2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_3_req"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:14  %p_Val2_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_4_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="167" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:7  %x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="x_V_req"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:10  %p_Val2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_3_req"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:14  %p_Val2_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_4_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="170" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:7  %x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="x_V_req"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:10  %p_Val2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_3_req"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:14  %p_Val2_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_4_req"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:21  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="174" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:8  %x_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_5)

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:10  %p_Val2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_3_req"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:14  %p_Val2_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_4_req"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:21  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:26  %p_Val2_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_6_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="179" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:11  %p_Val2_5 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:14  %p_Val2_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_4_req"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:21  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:26  %p_Val2_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_6_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:9  %lhs_V = sext i16 %x_V to i17

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:12  %rhs_V = sext i16 %p_Val2_5 to i17

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:13  %ret_V_5 = sub i17 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:15  %p_Val2_7 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:21  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:26  %p_Val2_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_6_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="189" st_id="16" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:16  %agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:21  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:26  %p_Val2_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_6_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="192" st_id="17" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:16  %agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:21  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:26  %p_Val2_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_6_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="195" st_id="18" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:16  %agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:21  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:26  %p_Val2_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_6_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="198" st_id="19" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:16  %agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:26  %p_Val2_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="p_Val2_6_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="200" st_id="20" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:16  %agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="201" st_id="21" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:16  %agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="202" st_id="22" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:16  %agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="203" st_id="23" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:16  %agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="25" op_0_bw="25" op_1_bw="17" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:17  %t_V = call i25 @_ssdm_op_BitConcatenate.i25.i17.i8(i17 %ret_V_5, i8 0)

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="205" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="25" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:18  %tmp_38_tr_cast = zext i13 %agg_result_V_i to i25

]]></Node>
<StgValue><ssdm name="tmp_38_tr_cast"/></StgValue>
</operation>

<operation id="206" st_id="23" stage="29" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="207" st_id="24" stage="28" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="208" st_id="25" stage="27" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="209" st_id="26" stage="26" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="210" st_id="27" stage="25" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="211" st_id="28" stage="24" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="212" st_id="29" stage="23" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="213" st_id="30" stage="22" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="214" st_id="31" stage="21" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="215" st_id="32" stage="20" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="216" st_id="33" stage="19" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="217" st_id="34" stage="18" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="218" st_id="35" stage="17" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="219" st_id="36" stage="16" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="220" st_id="37" stage="15" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="221" st_id="38" stage="14" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="222" st_id="39" stage="13" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="223" st_id="40" stage="12" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="224" st_id="41" stage="11" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="225" st_id="42" stage="10" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="226" st_id="43" stage="9" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="227" st_id="44" stage="8" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="228" st_id="45" stage="7" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="229" st_id="46" stage="6" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="230" st_id="47" stage="5" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="231" st_id="48" stage="4" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="232" st_id="49" stage="3" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="233" st_id="50" stage="2" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="234" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:22  %gmem_addr_2_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="235" st_id="51" stage="1" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:19  %tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="236" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:27  %p_Val2_9 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_3)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="237" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:20  %normalized_V = trunc i25 %tmp_27 to i16

]]></Node>
<StgValue><ssdm name="normalized_V"/></StgValue>
</operation>

<operation id="238" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:23  %r_V = sext i16 %gmem_addr_2_read to i24

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="239" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:24  %tmp_22 = sext i16 %normalized_V to i24

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="240" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:25  %r_V_3 = mul i24 %r_V, %tmp_22

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="241" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:28  %rhs_V_1 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %p_Val2_9, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="242" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:29  %ret_V_6 = add i24 %r_V_3, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="243" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:30  %tmp_25 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %ret_V_6, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="244" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:31  call void @_ssdm_op_Write.m_axi.i16P(i16* %gmem_addr_4, i16 %tmp_25, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79:32  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="246" st_id="54" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:0  %gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)

]]></Node>
<StgValue><ssdm name="gmem_addr_5_wr_resp"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="247" st_id="55" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:0  %gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)

]]></Node>
<StgValue><ssdm name="gmem_addr_5_wr_resp"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="248" st_id="56" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:0  %gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)

]]></Node>
<StgValue><ssdm name="gmem_addr_5_wr_resp"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="249" st_id="57" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:0  %gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)

]]></Node>
<StgValue><ssdm name="gmem_addr_5_wr_resp"/></StgValue>
</operation>

<operation id="250" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
