Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1a6312f427e14715acf2f991bb6a23a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot axi_top_tb_behav xil_defaultlib.axi_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [C:/Users/Administrator/Desktop/K7325/DEMO/k733_axi_simulation/axi_simulation/axi_simulation.srcs/sources_1/axi_top_tb.v:145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [C:/Users/Administrator/Desktop/K7325/DEMO/k733_axi_simulation/axi_simulation/axi_simulation.srcs/sources_1/axi_top_tb.v:171]
WARNING: [VRFC 10-5021] port 's00_axi_awregion' is not connected on this instance [C:/Users/Administrator/Desktop/K7325/DEMO/k733_axi_simulation/axi_simulation/axi_simulation.srcs/sources_1/axi_top_tb.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_M00_AXI_default
Compiling module xil_defaultlib.axi_full_v1_S00_AXI_default
Compiling module xil_defaultlib.axi_full_top
Compiling module xil_defaultlib.axi_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_top_tb_behav
