=====
SETUP
11.491
27.478
38.969
EXT_CLK_ibuf
18.518
20.832
btn2Reg_s1
21.094
21.553
c/n500_s14
23.489
24.515
c/n500_s12
24.934
25.960
c/n500_s11
26.379
27.478
c/ac_0_s0
27.478
=====
SETUP
12.363
26.963
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_9_s0
26.963
=====
SETUP
12.363
26.963
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_12_s0
26.963
=====
SETUP
12.363
26.963
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_13_s0
26.963
=====
SETUP
12.363
26.963
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_14_s0
26.963
=====
SETUP
12.367
26.958
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_3_s0
26.958
=====
SETUP
12.367
26.958
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_10_s0
26.958
=====
SETUP
12.367
26.958
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_11_s0
26.958
=====
SETUP
12.367
26.958
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_15_s0
26.958
=====
SETUP
12.372
26.954
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_1_s0
26.954
=====
SETUP
12.372
26.954
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_2_s0
26.954
=====
SETUP
24.846
14.123
38.969
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_19_s1
2.332
2.790
externalFlahs/n393_s18
4.571
5.197
externalFlahs/n393_s13
5.533
6.594
externalFlahs/n393_s12
7.017
8.116
externalFlahs/dataToSend_15_s3
9.922
11.021
externalFlahs/n442_s13
13.301
14.123
externalFlahs/bitsToSend_0_s3
14.123
=====
SETUP
12.447
26.878
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_7_s0
26.878
=====
SETUP
12.447
26.878
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/waitCounter_15_s5
24.498
25.124
c/waitCounter_15_s6
25.135
26.161
c/waitCounter_8_s0
26.878
=====
SETUP
25.229
13.740
38.969
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_0_s1
2.332
2.790
externalFlahs/n385_s14
3.974
4.600
externalFlahs/n381_s15
6.858
7.484
externalFlahs/n369_s17
9.614
10.436
externalFlahs/n368_s15
11.597
12.222
externalFlahs/n368_s14
12.641
13.740
externalFlahs/clkCounter_21_s1
13.740
=====
SETUP
25.273
13.696
38.969
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_19_s1
2.332
2.790
externalFlahs/n393_s18
4.571
5.197
externalFlahs/n393_s13
5.533
6.594
externalFlahs/clkCounter_32_s4
7.017
8.116
externalFlahs/n360_s20
9.437
10.259
externalFlahs/n387_s15
13.070
13.696
externalFlahs/clkCounter_2_s1
13.696
=====
SETUP
12.649
26.677
39.326
EXT_CLK_ibuf
18.518
20.832
btn1Reg_s1
21.094
21.553
c/writeScreen_s6
24.829
25.890
c/writeScreen_s0
26.677
=====
SETUP
25.299
13.670
38.969
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_0_s1
2.332
2.790
externalFlahs/n385_s14
3.974
4.600
externalFlahs/n381_s15
6.858
7.484
externalFlahs/n374_s16
9.283
10.105
externalFlahs/n370_s15
10.609
11.431
externalFlahs/n371_s13
12.571
13.670
externalFlahs/clkCounter_18_s1
13.670
=====
SETUP
25.337
13.989
39.326
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_19_s1
2.332
2.790
externalFlahs/n393_s18
4.571
5.197
externalFlahs/n393_s13
5.533
6.594
externalFlahs/n393_s12
7.017
8.116
externalFlahs/dataToSend_15_s3
9.922
11.021
externalFlahs/dataToSend_17_s6
12.006
12.808
externalFlahs/dataToSend_16_s0
13.989
=====
SETUP
25.337
13.989
39.326
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_19_s1
2.332
2.790
externalFlahs/n393_s18
4.571
5.197
externalFlahs/n393_s13
5.533
6.594
externalFlahs/n393_s12
7.017
8.116
externalFlahs/dataToSend_15_s3
9.922
11.021
externalFlahs/dataToSend_17_s6
12.006
12.808
externalFlahs/dataToSend_17_s0
13.989
=====
SETUP
25.337
13.989
39.326
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_19_s1
2.332
2.790
externalFlahs/n393_s18
4.571
5.197
externalFlahs/n393_s13
5.533
6.594
externalFlahs/n393_s12
7.017
8.116
externalFlahs/dataToSend_15_s3
9.922
11.021
externalFlahs/dataToSend_17_s6
12.006
12.808
externalFlahs/dataToSend_18_s0
13.989
=====
SETUP
25.337
13.989
39.326
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_19_s1
2.332
2.790
externalFlahs/n393_s18
4.571
5.197
externalFlahs/n393_s13
5.533
6.594
externalFlahs/n393_s12
7.017
8.116
externalFlahs/dataToSend_15_s3
9.922
11.021
externalFlahs/dataToSend_17_s6
12.006
12.808
externalFlahs/dataToSend_19_s0
13.989
=====
SETUP
25.337
13.989
39.326
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_19_s1
2.332
2.790
externalFlahs/n393_s18
4.571
5.197
externalFlahs/n393_s13
5.533
6.594
externalFlahs/n393_s12
7.017
8.116
externalFlahs/dataToSend_15_s3
9.922
11.021
externalFlahs/dataToSend_17_s6
12.006
12.808
externalFlahs/dataToSend_20_s0
13.989
=====
SETUP
25.337
13.989
39.326
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_19_s1
2.332
2.790
externalFlahs/n393_s18
4.571
5.197
externalFlahs/n393_s13
5.533
6.594
externalFlahs/n393_s12
7.017
8.116
externalFlahs/dataToSend_15_s3
9.922
11.021
externalFlahs/dataToSend_17_s6
12.006
12.808
externalFlahs/dataToSend_21_s0
13.989
=====
SETUP
25.405
13.921
39.326
EXT_CLK_ibuf
0.000
2.088
externalFlahs/clkCounter_19_s1
2.332
2.790
externalFlahs/n393_s18
4.571
5.197
externalFlahs/n393_s13
5.533
6.594
externalFlahs/n393_s12
7.017
8.116
externalFlahs/dataToSend_15_s3
9.922
11.021
externalFlahs/dataToSend_17_s6
12.006
12.808
externalFlahs/bitsToSend_1_s0
13.921
=====
HOLD
0.555
2.144
1.589
EXT_CLK_ibuf
0.000
1.392
c/cpuChar_7_s0
1.577
1.910
screenBuffer_screenBuffer_0_1_s
2.144
=====
HOLD
0.559
2.148
1.589
EXT_CLK_ibuf
0.000
1.392
c/cpuCharIndex_3_s0
1.577
1.910
screenBuffer_screenBuffer_0_0_s
2.148
=====
HOLD
0.566
2.155
1.589
EXT_CLK_ibuf
0.000
1.392
c/cpuCharIndex_0_s0
1.577
1.910
screenBuffer_screenBuffer_0_0_s
2.155
=====
HOLD
0.569
2.158
1.589
EXT_CLK_ibuf
0.000
1.392
c/cpuCharIndex_2_s0
1.577
1.910
screenBuffer_screenBuffer_1_0_s
2.158
=====
HOLD
0.569
2.158
1.589
EXT_CLK_ibuf
0.000
1.392
c/cpuCharIndex_2_s0
1.577
1.910
screenBuffer_screenBuffer_0_1_s
2.158
=====
HOLD
0.587
2.176
1.589
EXT_CLK_ibuf
0.000
1.392
c/cpuChar_6_s0
1.577
1.910
screenBuffer_screenBuffer_0_1_s
2.176
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/flashReadAddr_2_s4
1.577
1.910
c/n673_s9
1.912
2.284
c/flashReadAddr_2_s4
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/flashReadAddr_5_s4
1.577
1.910
c/n667_s9
1.912
2.284
c/flashReadAddr_5_s4
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/flashReadAddr_8_s4
1.577
1.910
c/n661_s9
1.912
2.284
c/flashReadAddr_8_s4
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/pc_0_s2
1.577
1.910
c/n731_s10
1.912
2.284
c/pc_0_s2
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/pc_3_s2
1.577
1.910
c/n725_s12
1.912
2.284
c/pc_3_s2
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/waitCounter_0_s0
1.577
1.910
c/n779_s7
1.912
2.284
c/waitCounter_0_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/waitCounter_5_s0
1.577
1.910
c/n769_s12
1.912
2.284
c/waitCounter_5_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/waitCounter_9_s0
1.577
1.910
c/n761_s13
1.912
2.284
c/waitCounter_9_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/waitCounter_10_s0
1.577
1.910
c/n759_s12
1.912
2.284
c/waitCounter_10_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/c_0_s0
1.577
1.910
c/n508_s10
1.912
2.284
c/c_0_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/c_1_s0
1.577
1.910
c/n507_s10
1.912
2.284
c/c_1_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/c_2_s0
1.577
1.910
c/n506_s10
1.912
2.284
c/c_2_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/c_3_s0
1.577
1.910
c/n505_s10
1.912
2.284
c/c_3_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/c_4_s0
1.577
1.910
c/n504_s10
1.912
2.284
c/c_4_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/c_6_s0
1.577
1.910
c/n502_s10
1.912
2.284
c/c_6_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/b_0_s0
1.577
1.910
c/n516_s14
1.912
2.284
c/b_0_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/b_1_s0
1.577
1.910
c/n515_s14
1.912
2.284
c/b_1_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/b_3_s0
1.577
1.910
c/n513_s14
1.912
2.284
c/b_3_s0
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
c/b_4_s0
1.577
1.910
c/n512_s14
1.912
2.284
c/b_4_s0
2.284
