// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VSimTop.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "VSimTop__Syms.h"
#include "VSimTop___024root.h"

extern const VlUnpacked<CData/*2:0*/, 16> VSimTop__ConstPool__TABLE_h3595224e_0;
void VSimTop___024unit____Vdpiimwrap_ram_read_helper_TOP____024unit(CData/*0:0*/ en, QData/*63:0*/ rIdx, QData/*63:0*/ &ram_read_helper__Vfuncrtn);
extern const VlUnpacked<CData/*0:0*/, 256> VSimTop__ConstPool__TABLE_haabecb43_0;
extern const VlWide<16>/*511:0*/ VSimTop__ConstPool__CONST_h93e1b771_0;
extern const VlUnpacked<CData/*1:0*/, 32> VSimTop__ConstPool__TABLE_h399a75b2_0;

VL_ATTR_COLD void VSimTop___024root___settle__TOP__1(VSimTop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VSimTop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSimTop___024root___settle__TOP__1\n"); );
    // Init
    CData/*7:0*/ __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__zz_tmp_memaccess_LSUPlugin_dcache_wstrb__3__Vfuncout;
    CData/*7:0*/ __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__zz_tmp_memaccess_LSUPlugin_dcache_wstrb_1__4__Vfuncout;
    CData/*7:0*/ __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__zz_tmp_memaccess_LSUPlugin_dcache_wstrb_2__5__Vfuncout;
    SData/*15:0*/ __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_0_ports_cmd_payload_wen__6__Vfuncout;
    SData/*15:0*/ __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_1_ports_cmd_payload_wen__7__Vfuncout;
    SData/*15:0*/ __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_2_ports_cmd_payload_wen__8__Vfuncout;
    SData/*15:0*/ __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_3_ports_cmd_payload_wen__9__Vfuncout;
    CData/*7:0*/ __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__zz_tmp_sram_0_ports_cmd_payload_wen__10__Vfuncout;
    CData/*7:0*/ __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__zz_tmp_sram_1_ports_cmd_payload_wen__11__Vfuncout;
    CData/*4:0*/ __Vtableidx1;
    CData/*3:0*/ __Vtableidx2;
    CData/*7:0*/ __Vtableidx4;
    CData/*7:0*/ __Vtableidx5;
    CData/*7:0*/ __Vtableidx6;
    VlWide<16>/*511:0*/ __Vtemp_h85857f1c__0;
    VlWide<16>/*511:0*/ __Vtemp_h6250fe73__0;
    VlWide<16>/*511:0*/ __Vtemp_haef9beec__0;
    VlWide<16>/*511:0*/ __Vtemp_h7a2a4236__0;
    VlWide<16>/*511:0*/ __Vtemp_h85857f1c__1;
    VlWide<16>/*511:0*/ __Vtemp_h67745424__0;
    VlWide<16>/*511:0*/ __Vtemp_haef9beec__1;
    VlWide<16>/*511:0*/ __Vtemp_hbed2cb89__0;
    VlWide<4>/*127:0*/ __Vtemp_h48370b68__0;
    VlWide<4>/*127:0*/ __Vtemp_h734e36cb__0;
    VlWide<4>/*127:0*/ __Vtemp_h71ae4e64__0;
    VlWide<4>/*127:0*/ __Vtemp_h48373db7__0;
    VlWide<4>/*127:0*/ __Vtemp_h734e695c__0;
    VlWide<4>/*127:0*/ __Vtemp_h735ddc7e__0;
    VlWide<5>/*159:0*/ __Vtemp_h48350231__0;
    VlWide<5>/*159:0*/ __Vtemp_h1aee0089__0;
    VlWide<3>/*95:0*/ __Vtemp_h733fa639__0;
    VlWide<5>/*159:0*/ __Vtemp_h686f3065__0;
    VlWide<5>/*159:0*/ __Vtemp_h2651a6c7__0;
    VlWide<5>/*159:0*/ __Vtemp_h5dff345a__0;
    VlWide<16>/*511:0*/ __Vtemp_h30e739bc__0;
    VlWide<16>/*511:0*/ __Vtemp_ha7bb5023__0;
    VlWide<16>/*511:0*/ __Vtemp_h30e739bc__1;
    VlWide<16>/*511:0*/ __Vtemp_h2cc72c03__0;
    VlWide<16>/*511:0*/ __Vtemp_h30e739bc__2;
    VlWide<16>/*511:0*/ __Vtemp_h4939272c__0;
    VlWide<16>/*511:0*/ __Vtemp_h30e739bc__3;
    VlWide<16>/*511:0*/ __Vtemp_h20b1b6f6__0;
    // Body
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__zz_tmp_memaccess_LSUPlugin_dcache_wstrb__3__Vfuncout = 0U;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__zz_tmp_memaccess_LSUPlugin_dcache_wstrb__3__Vfuncout 
        = (1U | (IData)(__Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__zz_tmp_memaccess_LSUPlugin_dcache_wstrb__3__Vfuncout));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__tmp_9 
        = __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__zz_tmp_memaccess_LSUPlugin_dcache_wstrb__3__Vfuncout;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__zz_tmp_memaccess_LSUPlugin_dcache_wstrb_1__4__Vfuncout = 0U;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__zz_tmp_memaccess_LSUPlugin_dcache_wstrb_1__4__Vfuncout 
        = (3U | (IData)(__Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__zz_tmp_memaccess_LSUPlugin_dcache_wstrb_1__4__Vfuncout));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__tmp_10 
        = __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__zz_tmp_memaccess_LSUPlugin_dcache_wstrb_1__4__Vfuncout;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__zz_tmp_memaccess_LSUPlugin_dcache_wstrb_2__5__Vfuncout = 0U;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__zz_tmp_memaccess_LSUPlugin_dcache_wstrb_2__5__Vfuncout 
        = (0xfU | (IData)(__Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__zz_tmp_memaccess_LSUPlugin_dcache_wstrb_2__5__Vfuncout));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__tmp_11 
        = __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__zz_tmp_memaccess_LSUPlugin_dcache_wstrb_2__5__Vfuncout;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__zz_tmp_sram_0_ports_cmd_payload_wen__10__Vfuncout = 0U;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__zz_tmp_sram_0_ports_cmd_payload_wen__10__Vfuncout 
        = (1U | (IData)(__Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__zz_tmp_sram_0_ports_cmd_payload_wen__10__Vfuncout));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_21 
        = __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__zz_tmp_sram_0_ports_cmd_payload_wen__10__Vfuncout;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__zz_tmp_sram_1_ports_cmd_payload_wen__11__Vfuncout = 0U;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__zz_tmp_sram_1_ports_cmd_payload_wen__11__Vfuncout 
        = (1U | (IData)(__Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__zz_tmp_sram_1_ports_cmd_payload_wen__11__Vfuncout));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_22 
        = __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__zz_tmp_sram_1_ports_cmd_payload_wen__11__Vfuncout;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_0_ports_cmd_payload_wen__6__Vfuncout = 0U;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_0_ports_cmd_payload_wen__6__Vfuncout 
        = (3U | (IData)(__Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_0_ports_cmd_payload_wen__6__Vfuncout));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_1549 
        = __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_0_ports_cmd_payload_wen__6__Vfuncout;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_1_ports_cmd_payload_wen__7__Vfuncout = 0U;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_1_ports_cmd_payload_wen__7__Vfuncout 
        = (3U | (IData)(__Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_1_ports_cmd_payload_wen__7__Vfuncout));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_1550 
        = __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_1_ports_cmd_payload_wen__7__Vfuncout;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_2_ports_cmd_payload_wen__8__Vfuncout = 0U;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_2_ports_cmd_payload_wen__8__Vfuncout 
        = (3U | (IData)(__Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_2_ports_cmd_payload_wen__8__Vfuncout));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_1551 
        = __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_2_ports_cmd_payload_wen__8__Vfuncout;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_3_ports_cmd_payload_wen__9__Vfuncout = 0U;
    __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_3_ports_cmd_payload_wen__9__Vfuncout 
        = (3U | (IData)(__Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_3_ports_cmd_payload_wen__9__Vfuncout));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_1552 
        = __Vfunc_SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__zz_tmp_sram_3_ports_cmd_payload_wen__9__Vfuncout;
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__tmp_mcycle 
        = (1ULL + vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mcycle);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__timer_1__DOT__tmp_mtime 
        = (1ULL + vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__timer_1__DOT__mtime);
    __Vtableidx2 = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL;
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_lsu_size 
        = VSimTop__ConstPool__TABLE_h3595224e_0[__Vtableidx2];
    vlSelf->SimTop__DOT__regs_o[0U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_0;
    vlSelf->SimTop__DOT__regs_o[1U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_1;
    vlSelf->SimTop__DOT__regs_o[2U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_2;
    vlSelf->SimTop__DOT__regs_o[3U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_3;
    vlSelf->SimTop__DOT__regs_o[4U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_4;
    vlSelf->SimTop__DOT__regs_o[5U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_5;
    vlSelf->SimTop__DOT__regs_o[6U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_6;
    vlSelf->SimTop__DOT__regs_o[7U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_7;
    vlSelf->SimTop__DOT__regs_o[8U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_8;
    vlSelf->SimTop__DOT__regs_o[9U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_9;
    vlSelf->SimTop__DOT__regs_o[0xbU] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_11;
    vlSelf->SimTop__DOT__regs_o[0xcU] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_12;
    vlSelf->SimTop__DOT__regs_o[0xdU] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_13;
    vlSelf->SimTop__DOT__regs_o[0xeU] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_14;
    vlSelf->SimTop__DOT__regs_o[0xfU] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_15;
    vlSelf->SimTop__DOT__regs_o[0x10U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_16;
    vlSelf->SimTop__DOT__regs_o[0x11U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_17;
    vlSelf->SimTop__DOT__regs_o[0x12U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_18;
    vlSelf->SimTop__DOT__regs_o[0x13U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_19;
    vlSelf->SimTop__DOT__regs_o[0x14U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_20;
    vlSelf->SimTop__DOT__regs_o[0x15U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_21;
    vlSelf->SimTop__DOT__regs_o[0x16U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_22;
    vlSelf->SimTop__DOT__regs_o[0x17U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_23;
    vlSelf->SimTop__DOT__regs_o[0x18U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_24;
    vlSelf->SimTop__DOT__regs_o[0x19U] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_25;
    vlSelf->SimTop__DOT__regs_o[0x1aU] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_26;
    vlSelf->SimTop__DOT__regs_o[0x1bU] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_27;
    vlSelf->SimTop__DOT__regs_o[0x1cU] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_28;
    vlSelf->SimTop__DOT__regs_o[0x1dU] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_29;
    vlSelf->SimTop__DOT__regs_o[0x1eU] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_30;
    vlSelf->SimTop__DOT__regs_o[0x1fU] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_31;
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_rs1_is_link 
        = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RS1_ADDR)) 
           | (5U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RS1_ADDR)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_0_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_0_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_0_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_0_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[1U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_1_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_1_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_1_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_1_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[2U] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_3_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_3_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_3_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_3_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_2_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_2_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_2_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_2_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[3U] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_3_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_3_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_3_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_3_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_2_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_2_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_2_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_2_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[4U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_4_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_4_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_4_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_4_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[5U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_5_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_5_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_5_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_5_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[6U] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_7_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_7_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_7_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_7_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_6_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_6_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_6_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_6_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[7U] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_7_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_7_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_7_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_7_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_6_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_6_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_6_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_6_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[8U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_8_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_8_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_8_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_8_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[9U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_9_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_9_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_9_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_9_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xaU] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_11_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_11_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_11_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_11_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_10_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_10_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_10_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_10_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xbU] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_11_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_11_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_11_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_11_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_10_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_10_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_10_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_10_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xcU] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_12_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_12_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_12_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_12_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xdU] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_13_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_13_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_13_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_13_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xeU] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_15_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_15_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_15_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_15_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_14_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_14_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_14_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_14_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xfU] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_15_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_15_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_15_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_15_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_14_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_14_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_14_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_14_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_0_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_0_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_0_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_0_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[1U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_1_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_1_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_1_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_1_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[2U] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_3_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_3_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_3_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_3_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_2_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_2_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_2_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_2_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[3U] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_3_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_3_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_3_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_3_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_2_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_2_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_2_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_2_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[4U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_4_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_4_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_4_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_4_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[5U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_5_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_5_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_5_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_5_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[6U] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_7_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_7_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_7_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_7_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_6_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_6_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_6_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_6_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[7U] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_7_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_7_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_7_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_7_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_6_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_6_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_6_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_6_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[8U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_8_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_8_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_8_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_8_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[9U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_9_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_9_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_9_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_9_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xaU] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_11_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_11_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_11_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_11_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_10_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_10_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_10_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_10_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xbU] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_11_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_11_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_11_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_11_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_10_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_10_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_10_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_10_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xcU] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_12_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_12_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_12_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_12_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xdU] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_13_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_13_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_13_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_13_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xeU] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_15_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_15_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_15_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_15_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_14_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_14_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_14_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_14_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xfU] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_15_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_15_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_15_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_15_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_14_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_14_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_14_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_14_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_0_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_0_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_0_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_0_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[1U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_1_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_1_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_1_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_1_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[2U] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_3_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_3_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_3_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_3_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_2_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_2_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_2_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_2_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[3U] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_3_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_3_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_3_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_3_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_2_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_2_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_2_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_2_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[4U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_4_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_4_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_4_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_4_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[5U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_5_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_5_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_5_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_5_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[6U] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_7_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_7_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_7_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_7_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_6_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_6_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_6_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_6_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[7U] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_7_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_7_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_7_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_7_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_6_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_6_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_6_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_6_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[8U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_8_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_8_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_8_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_8_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[9U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_9_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_9_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_9_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_9_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xaU] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_11_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_11_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_11_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_11_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_10_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_10_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_10_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_10_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xbU] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_11_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_11_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_11_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_11_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_10_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_10_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_10_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_10_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xcU] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_12_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_12_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_12_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_12_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xdU] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_13_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_13_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_13_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_13_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xeU] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_15_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_15_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_15_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_15_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_14_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_14_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_14_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_14_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xfU] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_15_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_15_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_15_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_15_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_14_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_14_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_14_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_14_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_0_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_0_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_0_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_0_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[1U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_1_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_1_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_1_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_1_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[2U] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_3_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_3_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_3_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_3_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_2_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_2_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_2_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_2_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[3U] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_3_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_3_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_3_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_3_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_2_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_2_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_2_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_2_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[4U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_4_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_4_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_4_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_4_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[5U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_5_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_5_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_5_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_5_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[6U] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_7_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_7_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_7_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_7_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_6_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_6_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_6_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_6_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[7U] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_7_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_7_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_7_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_7_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_6_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_6_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_6_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_6_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[8U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_8_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_8_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_8_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_8_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[9U] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_9_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_9_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_9_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_9_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xaU] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_11_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_11_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_11_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_11_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_10_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_10_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_10_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_10_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xbU] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_11_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_11_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_11_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_11_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_10_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_10_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_10_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_10_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xcU] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_12_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_12_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_12_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_12_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xdU] 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_13_banksymbol_read_3) 
            << 0x18U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_13_banksymbol_read_2) 
                          << 0x10U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_13_banksymbol_read_1) 
                                        << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_13_banksymbol_read))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xeU] 
        = (IData)((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_15_banksymbol_read_3) 
                                      << 0x18U) | (
                                                   ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_15_banksymbol_read_2) 
                                                    << 0x10U) 
                                                   | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_15_banksymbol_read_1) 
                                                       << 8U) 
                                                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_15_banksymbol_read)))))) 
                    << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_14_banksymbol_read_3) 
                                                  << 0x18U) 
                                                 | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_14_banksymbol_read_2) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_14_banksymbol_read_1) 
                                                        << 8U) 
                                                       | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_14_banksymbol_read))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xfU] 
        = (IData)(((((QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_15_banksymbol_read_3) 
                                       << 0x18U) | 
                                      (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_15_banksymbol_read_2) 
                                        << 0x10U) | 
                                       (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_15_banksymbol_read_1) 
                                         << 8U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_15_banksymbol_read)))))) 
                     << 0x20U) | (QData)((IData)((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_14_banksymbol_read_3) 
                                                   << 0x18U) 
                                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_14_banksymbol_read_2) 
                                                      << 0x10U) 
                                                     | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_14_banksymbol_read_1) 
                                                         << 8U) 
                                                        | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_14_banksymbol_read))))))) 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__timer_1_timer_int 
        = (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__timer_1__DOT__mtimecmp 
           <= vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__timer_1__DOT__mtime);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_or_jalr 
        = (((((((0xeU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)) 
                | (0xfU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))) 
               | (0x10U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))) 
              | (0x11U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))) 
             | (0x12U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))) 
            | (0x13U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))) 
           | (0x14U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_next_level_rsp_payload_rvalid 
        = ((IData)(vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__sig_r_valid) 
           & (1U == (IData)(vlSelf->SimTop__DOT____Vcellout__u_DandRiscvSimple__dcache_ar_payload_id)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1_clint_ports_mtvec 
        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mtvec;
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__flush_done 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__flush_busy) 
           & (3U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__flush_cnt_value)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_cpu_rsp_valid 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__is_hit_d1)
            ? ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_ports_rsp_valid)
                : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_ports_rsp_valid)
                    : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                        ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_ports_rsp_valid)
                        : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_ports_rsp_valid))))
            : ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_ports_rsp_valid)
                : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_ports_rsp_valid)
                    : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                        ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_ports_rsp_valid)
                        : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_ports_rsp_valid)))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__flush_busy) 
           & (0x7fU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__flush_cnt_value)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_1 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__flush_busy) 
           & (3U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__flush_cnt_value)));
    VSimTop___024unit____Vdpiimwrap_ram_read_helper_TOP____024unit(vlSelf->SimTop__DOT__u_axi_slave_mem_i__DOT__axi_arv_arr_flag, (QData)((IData)(
                                                                                (0xfffffffU 
                                                                                & (vlSelf->SimTop__DOT__u_axi_slave_mem_i__DOT__sig_ar_addr 
                                                                                >> 3U)))), vlSelf->__Vfunc_ram_read_helper__12__Vfuncout);
    vlSelf->SimTop__DOT__ram_i_mem_rsp_rdata = vlSelf->__Vfunc_ram_read_helper__12__Vfuncout;
    if ((0x1000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
        if ((0x800U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((0x400U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x200U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                            if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_127_mru;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_127_mru;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_127_mru;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_127_mru;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_127_vld;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_127_vld;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_127_vld;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_127_vld;
                            } else {
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_126_mru;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_126_mru;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_126_mru;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_126_mru;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_126_vld;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_126_vld;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_126_vld;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_126_vld;
                            }
                        } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_125_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_125_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_125_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_125_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_125_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_125_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_125_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_125_vld;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_124_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_124_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_124_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_124_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_124_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_124_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_124_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_124_vld;
                        }
                    } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_123_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_123_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_123_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_123_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_123_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_123_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_123_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_123_vld;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_122_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_122_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_122_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_122_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_122_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_122_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_122_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_122_vld;
                        }
                    } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_121_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_121_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_121_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_121_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_121_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_121_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_121_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_121_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_120_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_120_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_120_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_120_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_120_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_120_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_120_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_120_vld;
                    }
                } else if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_119_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_119_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_119_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_119_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_119_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_119_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_119_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_119_vld;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_118_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_118_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_118_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_118_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_118_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_118_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_118_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_118_vld;
                        }
                    } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_117_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_117_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_117_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_117_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_117_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_117_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_117_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_117_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_116_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_116_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_116_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_116_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_116_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_116_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_116_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_116_vld;
                    }
                } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_115_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_115_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_115_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_115_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_115_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_115_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_115_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_115_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_114_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_114_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_114_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_114_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_114_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_114_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_114_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_114_vld;
                    }
                } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_113_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_113_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_113_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_113_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_113_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_113_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_113_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_113_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_112_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_112_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_112_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_112_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_112_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_112_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_112_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_112_vld;
                }
            } else if ((0x200U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_111_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_111_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_111_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_111_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_111_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_111_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_111_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_111_vld;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_110_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_110_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_110_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_110_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_110_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_110_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_110_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_110_vld;
                        }
                    } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_109_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_109_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_109_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_109_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_109_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_109_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_109_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_109_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_108_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_108_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_108_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_108_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_108_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_108_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_108_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_108_vld;
                    }
                } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_107_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_107_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_107_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_107_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_107_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_107_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_107_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_107_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_106_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_106_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_106_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_106_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_106_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_106_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_106_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_106_vld;
                    }
                } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_105_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_105_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_105_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_105_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_105_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_105_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_105_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_105_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_104_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_104_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_104_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_104_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_104_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_104_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_104_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_104_vld;
                }
            } else if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_103_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_103_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_103_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_103_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_103_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_103_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_103_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_103_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_102_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_102_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_102_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_102_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_102_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_102_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_102_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_102_vld;
                    }
                } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_101_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_101_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_101_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_101_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_101_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_101_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_101_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_101_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_100_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_100_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_100_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_100_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_100_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_100_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_100_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_100_vld;
                }
            } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_99_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_99_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_99_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_99_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_99_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_99_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_99_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_99_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_98_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_98_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_98_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_98_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_98_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_98_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_98_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_98_vld;
                }
            } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_97_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_97_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_97_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_97_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_97_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_97_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_97_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_97_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_96_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_96_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_96_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_96_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_96_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_96_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_96_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_96_vld;
            }
        } else if ((0x400U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((0x200U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_95_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_95_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_95_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_95_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_95_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_95_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_95_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_95_vld;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_94_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_94_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_94_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_94_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_94_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_94_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_94_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_94_vld;
                        }
                    } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_93_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_93_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_93_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_93_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_93_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_93_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_93_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_93_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_92_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_92_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_92_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_92_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_92_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_92_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_92_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_92_vld;
                    }
                } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_91_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_91_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_91_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_91_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_91_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_91_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_91_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_91_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_90_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_90_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_90_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_90_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_90_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_90_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_90_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_90_vld;
                    }
                } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_89_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_89_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_89_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_89_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_89_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_89_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_89_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_89_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_88_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_88_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_88_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_88_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_88_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_88_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_88_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_88_vld;
                }
            } else if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_87_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_87_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_87_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_87_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_87_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_87_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_87_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_87_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_86_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_86_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_86_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_86_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_86_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_86_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_86_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_86_vld;
                    }
                } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_85_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_85_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_85_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_85_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_85_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_85_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_85_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_85_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_84_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_84_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_84_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_84_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_84_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_84_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_84_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_84_vld;
                }
            } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_83_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_83_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_83_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_83_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_83_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_83_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_83_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_83_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_82_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_82_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_82_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_82_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_82_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_82_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_82_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_82_vld;
                }
            } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_81_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_81_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_81_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_81_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_81_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_81_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_81_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_81_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_80_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_80_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_80_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_80_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_80_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_80_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_80_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_80_vld;
            }
        } else if ((0x200U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_79_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_79_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_79_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_79_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_79_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_79_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_79_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_79_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_78_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_78_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_78_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_78_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_78_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_78_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_78_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_78_vld;
                    }
                } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_77_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_77_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_77_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_77_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_77_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_77_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_77_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_77_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_76_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_76_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_76_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_76_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_76_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_76_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_76_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_76_vld;
                }
            } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_75_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_75_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_75_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_75_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_75_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_75_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_75_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_75_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_74_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_74_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_74_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_74_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_74_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_74_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_74_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_74_vld;
                }
            } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_73_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_73_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_73_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_73_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_73_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_73_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_73_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_73_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_72_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_72_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_72_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_72_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_72_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_72_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_72_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_72_vld;
            }
        } else if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_71_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_71_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_71_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_71_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_71_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_71_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_71_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_71_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_70_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_70_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_70_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_70_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_70_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_70_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_70_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_70_vld;
                }
            } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_69_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_69_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_69_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_69_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_69_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_69_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_69_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_69_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_68_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_68_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_68_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_68_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_68_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_68_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_68_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_68_vld;
            }
        } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_67_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_67_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_67_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_67_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_67_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_67_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_67_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_67_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_66_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_66_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_66_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_66_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_66_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_66_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_66_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_66_vld;
            }
        } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_65_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_65_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_65_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_65_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_65_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_65_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_65_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_65_vld;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_64_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_64_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_64_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_64_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_64_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_64_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_64_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_64_vld;
        }
    } else if ((0x800U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
        if ((0x400U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((0x200U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_63_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_63_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_63_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_63_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_63_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_63_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_63_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_63_vld;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_62_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_62_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_62_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_62_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_62_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_62_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_62_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_62_vld;
                        }
                    } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_61_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_61_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_61_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_61_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_61_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_61_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_61_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_61_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_60_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_60_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_60_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_60_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_60_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_60_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_60_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_60_vld;
                    }
                } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_59_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_59_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_59_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_59_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_59_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_59_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_59_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_59_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_58_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_58_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_58_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_58_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_58_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_58_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_58_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_58_vld;
                    }
                } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_57_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_57_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_57_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_57_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_57_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_57_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_57_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_57_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_56_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_56_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_56_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_56_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_56_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_56_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_56_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_56_vld;
                }
            } else if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_55_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_55_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_55_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_55_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_55_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_55_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_55_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_55_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_54_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_54_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_54_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_54_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_54_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_54_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_54_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_54_vld;
                    }
                } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_53_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_53_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_53_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_53_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_53_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_53_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_53_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_53_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_52_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_52_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_52_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_52_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_52_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_52_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_52_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_52_vld;
                }
            } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_51_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_51_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_51_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_51_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_51_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_51_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_51_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_51_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_50_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_50_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_50_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_50_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_50_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_50_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_50_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_50_vld;
                }
            } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_49_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_49_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_49_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_49_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_49_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_49_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_49_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_49_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_48_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_48_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_48_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_48_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_48_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_48_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_48_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_48_vld;
            }
        } else if ((0x200U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_47_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_47_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_47_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_47_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_47_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_47_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_47_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_47_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_46_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_46_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_46_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_46_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_46_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_46_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_46_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_46_vld;
                    }
                } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_45_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_45_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_45_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_45_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_45_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_45_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_45_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_45_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_44_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_44_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_44_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_44_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_44_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_44_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_44_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_44_vld;
                }
            } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_43_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_43_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_43_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_43_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_43_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_43_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_43_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_43_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_42_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_42_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_42_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_42_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_42_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_42_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_42_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_42_vld;
                }
            } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_41_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_41_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_41_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_41_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_41_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_41_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_41_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_41_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_40_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_40_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_40_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_40_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_40_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_40_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_40_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_40_vld;
            }
        } else if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_39_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_39_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_39_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_39_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_39_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_39_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_39_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_39_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_38_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_38_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_38_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_38_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_38_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_38_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_38_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_38_vld;
                }
            } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_37_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_37_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_37_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_37_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_37_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_37_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_37_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_37_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_36_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_36_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_36_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_36_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_36_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_36_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_36_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_36_vld;
            }
        } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_35_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_35_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_35_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_35_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_35_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_35_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_35_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_35_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_34_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_34_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_34_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_34_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_34_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_34_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_34_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_34_vld;
            }
        } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_33_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_33_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_33_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_33_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_33_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_33_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_33_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_33_vld;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_32_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_32_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_32_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_32_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_32_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_32_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_32_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_32_vld;
        }
    } else if ((0x400U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
        if ((0x200U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_31_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_31_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_31_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_31_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_31_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_31_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_31_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_31_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_30_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_30_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_30_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_30_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_30_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_30_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_30_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_30_vld;
                    }
                } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_29_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_29_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_29_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_29_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_29_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_29_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_29_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_29_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_28_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_28_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_28_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_28_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_28_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_28_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_28_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_28_vld;
                }
            } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_27_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_27_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_27_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_27_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_27_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_27_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_27_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_27_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_26_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_26_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_26_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_26_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_26_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_26_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_26_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_26_vld;
                }
            } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_25_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_25_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_25_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_25_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_25_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_25_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_25_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_25_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_24_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_24_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_24_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_24_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_24_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_24_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_24_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_24_vld;
            }
        } else if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_23_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_23_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_23_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_23_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_23_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_23_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_23_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_23_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_22_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_22_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_22_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_22_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_22_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_22_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_22_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_22_vld;
                }
            } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_21_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_21_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_21_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_21_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_21_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_21_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_21_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_21_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_20_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_20_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_20_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_20_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_20_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_20_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_20_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_20_vld;
            }
        } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_19_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_19_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_19_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_19_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_19_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_19_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_19_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_19_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_18_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_18_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_18_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_18_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_18_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_18_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_18_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_18_vld;
            }
        } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_17_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_17_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_17_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_17_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_17_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_17_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_17_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_17_vld;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_16_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_16_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_16_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_16_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_16_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_16_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_16_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_16_vld;
        }
    } else if ((0x200U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
        if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_15_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_15_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_15_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_15_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_15_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_15_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_15_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_15_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_14_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_14_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_14_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_14_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_14_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_14_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_14_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_14_vld;
                }
            } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_13_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_13_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_13_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_13_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_13_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_13_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_13_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_13_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_12_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_12_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_12_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_12_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_12_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_12_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_12_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_12_vld;
            }
        } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_11_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_11_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_11_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_11_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_11_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_11_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_11_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_11_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_10_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_10_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_10_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_10_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_10_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_10_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_10_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_10_vld;
            }
        } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_9_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_9_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_9_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_9_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_9_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_9_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_9_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_9_vld;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_8_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_8_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_8_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_8_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_8_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_8_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_8_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_8_vld;
        }
    } else if ((0x100U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
        if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_7_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_7_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_7_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_7_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_7_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_7_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_7_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_7_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_6_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_6_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_6_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_6_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_6_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_6_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_6_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_6_vld;
            }
        } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_5_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_5_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_5_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_5_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_5_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_5_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_5_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_5_vld;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_4_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_4_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_4_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_4_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_4_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_4_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_4_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_4_vld;
        }
    } else if ((0x80U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
        if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_3_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_3_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_3_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_3_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_3_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_3_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_3_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_3_vld;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_2_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_2_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_2_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_2_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_2_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_2_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_2_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_2_vld;
        }
    } else if ((0x40U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_1_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_1_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_1_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_1_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_1_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_1_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_1_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_1_vld;
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_0_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_0_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_0_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_0_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_0_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_0_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_0_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_0_vld;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__writeback_RD 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_to_writeback_IS_LOAD)
            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_to_writeback_LSU_RDATA
            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_to_writeback_ALU_RESULT);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__flush_done 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__flush_busy) 
           & (0x7fU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__flush_cnt_value)));
    vlSelf->SimTop__DOT__regs_o[0xaU] = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_10;
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__icache_ar_fire 
        = ((IData)(vlSelf->SimTop__DOT__icache_ar_valid) 
           & (IData)(vlSelf->SimTop__DOT__u_axi_slave_mem_i__DOT__sig_ar_ready));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__icache_ar_fire_1 
        = ((IData)(vlSelf->SimTop__DOT__icache_ar_valid) 
           & (IData)(vlSelf->SimTop__DOT__u_axi_slave_mem_i__DOT__sig_ar_ready));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dcache_ar_fire 
        = ((IData)(vlSelf->SimTop__DOT__dcache_ar_valid) 
           & (IData)(vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__sig_ar_ready));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dcache_ar_fire_1 
        = ((IData)(vlSelf->SimTop__DOT__dcache_ar_valid) 
           & (IData)(vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__sig_ar_ready));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dcache_aw_fire 
        = ((IData)(vlSelf->SimTop__DOT__dcache_aw_valid) 
           & (IData)(vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__sig_aw_ready));
    vlSelf->SimTop__DOT__u_axi_slave_mem_i__DOT__ar_wrap_en 
        = ((vlSelf->SimTop__DOT__u_axi_slave_mem_i__DOT__sig_ar_addr 
            & ((IData)(vlSelf->SimTop__DOT__icache_ar_payload_len) 
               << 3U)) == ((IData)(vlSelf->SimTop__DOT__icache_ar_payload_len) 
                           << 3U));
    vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__aw_wrap_en 
        = ((vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__sig_aw_addr 
            & ((IData)(vlSelf->SimTop__DOT__dcache_aw_payload_len) 
               << 3U)) == ((IData)(vlSelf->SimTop__DOT__dcache_aw_payload_len) 
                           << 3U));
    vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__ar_wrap_en 
        = ((vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__sig_ar_addr 
            & ((IData)(vlSelf->SimTop__DOT__dcache_ar_payload_len) 
               << 3U)) == ((IData)(vlSelf->SimTop__DOT__dcache_ar_payload_len) 
                           << 3U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_cpu_bypass_rsp_valid 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__tmp_cpu_bypass_rsp_valid_1) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__tmp_cpu_bypass_rsp_valid)
               ? (IData)(vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__sig_b_valid)
               : ((IData)(vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__sig_r_valid) 
                  & (1U == (IData)(vlSelf->SimTop__DOT____Vcellout__u_DandRiscvSimple__dcache_ar_payload_id)))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_lsu_wdata 
        = (((8U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL))
             ? (((- (QData)((IData)((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_WDATA 
                                                   >> 7U)))))) 
                 << 8U) | (QData)((IData)((0xffU & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_WDATA)))))
             : ((9U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL))
                 ? (((- (QData)((IData)((1U & (IData)(
                                                      (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_WDATA 
                                                       >> 0xfU)))))) 
                     << 0x10U) | (QData)((IData)((0xffffU 
                                                  & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_WDATA)))))
                 : ((0xaU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL))
                     ? (((QData)((IData)((- (IData)(
                                                    (1U 
                                                     & (IData)(
                                                               (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_WDATA 
                                                                >> 0x1fU))))))) 
                         << 0x20U) | (QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_WDATA)))
                     : ((0xbU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL))
                         ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_WDATA
                         : 0ULL)))) << (0x38U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT) 
                                                 << 3U)));
    if ((0U == (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                              >> 6U))))) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_mru_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_0_metas_0_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_mru_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_1_metas_0_mru;
    } else if ((1U == (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                     >> 6U))))) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_mru_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_0_metas_1_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_mru_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_1_metas_1_mru;
    } else if ((2U == (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                     >> 6U))))) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_mru_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_0_metas_2_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_mru_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_1_metas_2_mru;
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_mru_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_0_metas_3_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_mru_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_1_metas_3_mru;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1_ecall 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_arbitration_isValid) 
           & (1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_CTRL)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1_ebreak 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_arbitration_isValid) 
           & (2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_CTRL)));
    if ((0U == (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                              >> 6U))))) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_hit_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_1_metas_0_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_hit_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_0_metas_0_vld;
    } else if ((1U == (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                     >> 6U))))) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_hit_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_1_metas_1_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_hit_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_0_metas_1_vld;
    } else if ((2U == (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                     >> 6U))))) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_hit_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_1_metas_2_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_hit_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_0_metas_2_vld;
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_hit_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_1_metas_3_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_hit_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_0_metas_3_vld;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_is_timer 
        = ((0x200bff8ULL == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT) 
           | (0x2004000ULL == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_next_level_rsp_valid 
        = ((IData)(vlSelf->SimTop__DOT__u_axi_slave_mem_i__DOT__sig_r_valid) 
           & (0U == (IData)(vlSelf->SimTop__DOT____Vcellout__u_DandRiscvSimple__icache_ar_payload_id)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__tmp_3 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_cmd_valid_1) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_IS_STORE)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__tmp_4 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_cmd_valid_1) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_IS_STORE));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dcache_w_fire 
        = ((IData)(vlSelf->SimTop__DOT__dcache_w_valid) 
           & (IData)(vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__sig_w_ready));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_next_level_cmd_payload_addr 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_IS_STORE)
            ? ((IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                        >> 3U)) << 3U) : ((IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                                   >> 6U)) 
                                          << 6U));
    VSimTop___024unit____Vdpiimwrap_ram_read_helper_TOP____024unit(
                                                                   ((IData)(vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__axi_arv_arr_flag) 
                                                                    | ((IData)(vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__sig_w_ready) 
                                                                       & (IData)(vlSelf->SimTop__DOT__dcache_w_valid))), (QData)((IData)(
                                                                                (0xfffffffU 
                                                                                & ((IData)(vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__axi_arv_arr_flag)
                                                                                 ? 
                                                                                (vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__sig_ar_addr 
                                                                                >> 3U)
                                                                                 : 
                                                                                (vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__sig_aw_addr 
                                                                                >> 3U))))), vlSelf->__Vfunc_ram_read_helper__14__Vfuncout);
    vlSelf->SimTop__DOT__ram_d_mem_rsp_rdata = vlSelf->__Vfunc_ram_read_helper__14__Vfuncout;
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_done) 
           & (0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_5 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_done) 
           & (1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_8 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_done) 
           & (2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_11 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_done) 
           & (3U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_next_level_rsp_valid 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_IS_STORE)
            ? (IData)(vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__sig_b_valid)
            : ((IData)(vlSelf->SimTop__DOT__u_axi_slave_mem_d__DOT__sig_r_valid) 
               & (1U == (IData)(vlSelf->SimTop__DOT____Vcellout__u_DandRiscvSimple__dcache_ar_payload_id))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_is_mem 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_IS_LOAD) 
           | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_IS_STORE));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index 
        = (0x7fU & ((IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PC 
                             >> 2U)) ^ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_history)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs2_from_mem 
        = (((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_arbitration_isValid) 
              & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_RD_WEN)) 
             & (0U != (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_RD_ADDR))) 
            & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_RD_ADDR) 
               == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RS2_ADDR))) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_IS_LOAD)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs2_from_load 
        = (((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_arbitration_isValid) 
              & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_RD_WEN)) 
             & (0U != (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_RD_ADDR))) 
            & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_RD_ADDR) 
               == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RS2_ADDR))) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_IS_LOAD));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs1_from_mem 
        = (((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_arbitration_isValid) 
              & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_RD_WEN)) 
             & (0U != (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_RD_ADDR))) 
            & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_RD_ADDR) 
               == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RS1_ADDR))) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_IS_LOAD)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs1_from_load 
        = (((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_arbitration_isValid) 
              & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_RD_WEN)) 
             & (0U != (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_RD_ADDR))) 
            & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_RD_ADDR) 
               == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RS1_ADDR))) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_IS_LOAD));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_rd_is_link 
        = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RD_ADDR)) 
           | (5U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RD_ADDR)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_DecodePlugin_imm 
        = (((((0x13U == (0x7fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
              | (0x1bU == (0x7fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
             | (3U == (0x7fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
            | (0x67U == (0x7fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
            ? (((- (QData)((IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                    >> 0x1fU)))) << 0xcU) 
               | (QData)((IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                  >> 0x14U)))) : ((0x23U 
                                                   == 
                                                   (0x7fU 
                                                    & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                   ? 
                                                  (((- (QData)((IData)(
                                                                       (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                                        >> 0x1fU)))) 
                                                    << 0xcU) 
                                                   | (QData)((IData)(
                                                                     ((0xfe0U 
                                                                       & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                                          >> 0x14U)) 
                                                                      | (0x1fU 
                                                                         & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                                            >> 7U))))))
                                                   : 
                                                  ((0x63U 
                                                    == 
                                                    (0x7fU 
                                                     & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                    ? 
                                                   (((- (QData)((IData)(
                                                                        (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                                         >> 0x1fU)))) 
                                                     << 0xdU) 
                                                    | (QData)((IData)(
                                                                      ((0x1000U 
                                                                        & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                                           >> 0x13U)) 
                                                                       | ((0x800U 
                                                                           & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                                              << 4U)) 
                                                                          | ((0x7e0U 
                                                                              & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                                                >> 0x14U)) 
                                                                             | (0x1eU 
                                                                                & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                                                >> 7U))))))))
                                                    : 
                                                   ((0x6fU 
                                                     == 
                                                     (0x7fU 
                                                      & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                     ? 
                                                    (((- (QData)((IData)(
                                                                         (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                                          >> 0x1fU)))) 
                                                      << 0x15U) 
                                                     | (QData)((IData)(
                                                                       ((0x100000U 
                                                                         & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                                            >> 0xbU)) 
                                                                        | ((0xff000U 
                                                                            & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION) 
                                                                           | ((0x800U 
                                                                               & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                                                >> 9U)) 
                                                                              | (0x7feU 
                                                                                & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                                                >> 0x14U))))))))
                                                     : 
                                                    (((0x37U 
                                                       == 
                                                       (0x7fU 
                                                        & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                                                      | (0x17U 
                                                         == 
                                                         (0x7fU 
                                                          & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
                                                      ? 
                                                     (((QData)((IData)(
                                                                       (- (IData)(
                                                                                (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                                                >> 0x1fU))))) 
                                                       << 0x20U) 
                                                      | (QData)((IData)(
                                                                        (0xfffff000U 
                                                                         & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))))
                                                      : 
                                                     (((- (QData)((IData)(
                                                                          (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                                           >> 0x1fU)))) 
                                                       << 0xcU) 
                                                      | (QData)((IData)(
                                                                        (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                                         >> 0x14U)))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_DecodePlugin_alu_ctrl 
        = ((((((((((((((((0x33U == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                         | (0x3bU == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                        | (0x13U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                       | (0x1bU == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                      | (0x23U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                     | (0x1023U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                    | (0x2023U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                   | (0x3023U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                  | ((0x40000033U == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                     | (0x4000003bU == (0xfe00707fU 
                                        & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))) 
                 | ((0x2033U == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                    | (0x2013U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))) 
                | ((0x3033U == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                   | (0x3013U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))) 
               | ((0x4033U == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                  | (0x4013U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))) 
              | ((((0x1033U == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                   | (0x1013U == (0xfc00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                  | (0x103bU == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                 | (0x101bU == (0xfc00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))) 
             | ((((0x5033U == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                  | (0x5013U == (0xfc00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                 | (0x503bU == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                | (0x501bU == (0xfc00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))) 
            | ((((0x40005033U == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                 | (0x40005013U == (0xfc00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                | (0x4000503bU == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
               | (0x4000501bU == (0xfc00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))))
            ? (((((((((0x33U == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                      | (0x3bU == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                     | (0x13U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                    | (0x1bU == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                   | (0x23U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                  | (0x1023U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                 | (0x2023U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                | (0x3023U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
                ? 1U : (((0x40000033U == (0xfe00707fU 
                                          & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                         | (0x4000003bU == (0xfe00707fU 
                                            & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
                         ? 2U : (((0x2033U == (0xfe00707fU 
                                               & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                                  | (0x2013U == (0x707fU 
                                                 & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
                                  ? 3U : (((0x3033U 
                                            == (0xfe00707fU 
                                                & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                                           | (0x3013U 
                                              == (0x707fU 
                                                  & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
                                           ? 4U : (
                                                   ((0x4033U 
                                                     == 
                                                     (0xfe00707fU 
                                                      & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                                                    | (0x4013U 
                                                       == 
                                                       (0x707fU 
                                                        & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
                                                    ? 5U
                                                    : 
                                                   (((((0x1033U 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                                                       | (0x1013U 
                                                          == 
                                                          (0xfc00707fU 
                                                           & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                                                      | (0x103bU 
                                                         == 
                                                         (0xfe00707fU 
                                                          & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                                                     | (0x101bU 
                                                        == 
                                                        (0xfc00707fU 
                                                         & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
                                                     ? 6U
                                                     : 
                                                    (((((0x5033U 
                                                         == 
                                                         (0xfe00707fU 
                                                          & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                                                        | (0x5013U 
                                                           == 
                                                           (0xfc00707fU 
                                                            & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                                                       | (0x503bU 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                                                      | (0x501bU 
                                                         == 
                                                         (0xfc00707fU 
                                                          & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
                                                      ? 7U
                                                      : 8U)))))))
            : ((((((((((0x7033U == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                       | (0x7013U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                      | ((0x6033U == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                         | (0x6013U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))) 
                     | (0x37U == (0x7fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                    | (0x17U == (0x7fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                   | (0x6fU == (0x20007fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                  | (0x67U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                 | (0x63U == (0x717fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                | (0x1063U == (0x717fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
                ? (((0x7033U == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                    | (0x7013U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
                    ? 9U : (((0x6033U == (0xfe00707fU 
                                          & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                             | (0x6013U == (0x707fU 
                                            & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
                             ? 0xaU : ((0x37U == (0x7fU 
                                                  & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                        ? 0xbU : ((0x17U 
                                                   == 
                                                   (0x7fU 
                                                    & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                   ? 0xcU
                                                   : 
                                                  ((0x6fU 
                                                    == 
                                                    (0x20007fU 
                                                     & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                    ? 0xdU
                                                    : 
                                                   ((0x67U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                     ? 0xeU
                                                     : 
                                                    ((0x63U 
                                                      == 
                                                      (0x717fU 
                                                       & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                      ? 0xfU
                                                      : 0x10U)))))))
                : (((((((((0x4063U == (0x717fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                          | (0x5063U == (0x717fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                         | (0x6063U == (0x717fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                        | (0x7063U == (0x717fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                       | ((((((0x1073U == (0x707fU 
                                           & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                              | (0x2073U == (0x707fU 
                                             & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                             | (0x3073U == (0x707fU 
                                            & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                            | (0x5073U == (0x707fU 
                                           & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                           | (0x6073U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                          | (0x7073U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))) 
                      | (0x2000033U == (0xfe00707fU 
                                        & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                     | (0x2001033U == (0xfe00707fU 
                                       & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                    | (0x2002033U == (0xfe00707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
                    ? ((0x4063U == (0x717fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                        ? 0x11U : ((0x5063U == (0x717fU 
                                                & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                    ? 0x12U : ((0x6063U 
                                                == 
                                                (0x717fU 
                                                 & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                ? 0x13U
                                                : (
                                                   (0x7063U 
                                                    == 
                                                    (0x717fU 
                                                     & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                    ? 0x14U
                                                    : 
                                                   (((((((0x1073U 
                                                          == 
                                                          (0x707fU 
                                                           & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                                                         | (0x2073U 
                                                            == 
                                                            (0x707fU 
                                                             & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                                                        | (0x3073U 
                                                           == 
                                                           (0x707fU 
                                                            & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                                                       | (0x5073U 
                                                          == 
                                                          (0x707fU 
                                                           & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                                                      | (0x6073U 
                                                         == 
                                                         (0x707fU 
                                                          & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                                                     | (0x7073U 
                                                        == 
                                                        (0x707fU 
                                                         & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
                                                     ? 0x15U
                                                     : 
                                                    ((0x2000033U 
                                                      == 
                                                      (0xfe00707fU 
                                                       & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                      ? 0x16U
                                                      : 
                                                     ((0x2001033U 
                                                       == 
                                                       (0xfe00707fU 
                                                        & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                       ? 0x17U
                                                       : 0x18U)))))))
                    : (((((((((0x2003033U == (0xfe00707fU 
                                              & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                              | (0x2004033U == (0xfe00707fU 
                                                & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                             | (0x2005033U == (0xfe00707fU 
                                               & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                            | (0x2006033U == (0xfe00707fU 
                                              & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                           | (0x2007033U == (0xfe00707fU 
                                             & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                          | (0x200003bU == (0xfe00707fU 
                                            & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                         | (0x200403bU == (0xfe00707fU 
                                           & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
                        | (0x200503bU == (0xfe00707fU 
                                          & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
                        ? ((0x2003033U == (0xfe00707fU 
                                           & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                            ? 0x19U : ((0x2004033U 
                                        == (0xfe00707fU 
                                            & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                        ? 0x1aU : (
                                                   (0x2005033U 
                                                    == 
                                                    (0xfe00707fU 
                                                     & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                    ? 0x1bU
                                                    : 
                                                   ((0x2006033U 
                                                     == 
                                                     (0xfe00707fU 
                                                      & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                     ? 0x1cU
                                                     : 
                                                    ((0x2007033U 
                                                      == 
                                                      (0xfe00707fU 
                                                       & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                      ? 0x1dU
                                                      : 
                                                     ((0x200003bU 
                                                       == 
                                                       (0xfe00707fU 
                                                        & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                       ? 0x1eU
                                                       : 
                                                      ((0x200403bU 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                        ? 0x1fU
                                                        : 0x20U)))))))
                        : ((0x200603bU == (0xfe00707fU 
                                           & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                            ? 0x21U : ((0x200703bU 
                                        == (0xfe00707fU 
                                            & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                        ? 0x22U : 0U))))));
    if (((((((((3U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
               | (0x4003U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
              | (0x1003U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
             | (0x5003U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
            | (0x2003U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
           | (0x6003U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
          | (0x3003U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
         | (0x23U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_DecodePlugin_mem_ctrl 
            = ((3U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                ? 1U : ((0x4003U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                         ? 2U : ((0x1003U == (0x707fU 
                                              & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                  ? 3U : ((0x5003U 
                                           == (0x707fU 
                                               & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                           ? 4U : (
                                                   (0x2003U 
                                                    == 
                                                    (0x707fU 
                                                     & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                    ? 5U
                                                    : 
                                                   ((0x6003U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                     ? 6U
                                                     : 
                                                    ((0x3003U 
                                                      == 
                                                      (0x707fU 
                                                       & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                      ? 7U
                                                      : 8U)))))));
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_DecodePlugin_is_store 
            = ((3U != (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
               & ((0x4003U != (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                  & ((0x1003U != (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                     & ((0x5003U != (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                        & ((0x2003U != (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                           & ((0x6003U != (0x707fU 
                                           & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                              & (0x3003U != (0x707fU 
                                             & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))))))));
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_DecodePlugin_mem_ctrl 
            = ((0x1023U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                ? 9U : ((0x2023U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                         ? 0xaU : ((0x3023U == (0x707fU 
                                                & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                    ? 0xbU : 0U)));
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_DecodePlugin_is_store 
            = ((0x1023U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
               | ((0x2023U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                  | (0x3023U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))));
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_DecodePlugin_csr_ctrl 
        = (((((((((0x73U == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION) 
                  | (0x100073U == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                 | (0x30200073U == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)) 
                | (0x1073U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
               | (0x2073U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
              | (0x3073U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
             | (0x5073U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))) 
            | (0x6073U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)))
            ? ((0x73U == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                ? 1U : ((0x100073U == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                         ? 2U : ((0x30200073U == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                                  ? 3U : ((0x1073U 
                                           == (0x707fU 
                                               & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                           ? 4U : (
                                                   (0x2073U 
                                                    == 
                                                    (0x707fU 
                                                     & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                    ? 5U
                                                    : 
                                                   ((0x3073U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                     ? 6U
                                                     : 
                                                    ((0x5073U 
                                                      == 
                                                      (0x707fU 
                                                       & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                                                      ? 7U
                                                      : 8U)))))))
            : ((0x7073U == (0x707fU & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION))
                ? 9U : 0U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_pc_stream_fifo__DOT__fifo_full 
        = (((3U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_pc_stream_fifo__DOT__read_ptr)) 
            == (3U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_pc_stream_fifo__DOT__write_ptr))) 
           & ((1U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_pc_stream_fifo__DOT__read_ptr) 
                     >> 2U)) != (1U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_pc_stream_fifo__DOT__write_ptr) 
                                       >> 2U))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__tmp_read_value_1 
        = ((0x80000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
            ? ((0x40000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                ? ((0x20000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                    ? ((0x10000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_31
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_30)
                        : ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_29
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_28))
                    : ((0x10000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_27
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_26)
                        : ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_25
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_24)))
                : ((0x20000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                    ? ((0x10000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_23
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_22)
                        : ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_21
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_20))
                    : ((0x10000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_19
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_18)
                        : ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_17
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_16))))
            : ((0x40000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                ? ((0x20000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                    ? ((0x10000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_15
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_14)
                        : ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_13
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_12))
                    : ((0x10000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_11
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_10)
                        : ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_9
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_8)))
                : ((0x20000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                    ? ((0x10000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_7
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_6)
                        : ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_5
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_4))
                    : ((0x10000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_3
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_2)
                        : ((0x8000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_1
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_0)))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__tmp_read_value_2 
        = ((0x1000000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
            ? ((0x800000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                ? ((0x400000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                    ? ((0x200000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_31
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_30)
                        : ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_29
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_28))
                    : ((0x200000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_27
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_26)
                        : ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_25
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_24)))
                : ((0x400000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                    ? ((0x200000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_23
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_22)
                        : ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_21
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_20))
                    : ((0x200000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_19
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_18)
                        : ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_17
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_16))))
            : ((0x800000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                ? ((0x400000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                    ? ((0x200000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_15
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_14)
                        : ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_13
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_12))
                    : ((0x200000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_11
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_10)
                        : ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_9
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_8)))
                : ((0x400000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                    ? ((0x200000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_7
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_6)
                        : ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_5
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_4))
                    : ((0x200000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                        ? ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_3
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_2)
                        : ((0x100000U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION)
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_1
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1__DOT__reg_file_0)))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_pc_stream_fifo__DOT__fifo_empty 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_pc_stream_fifo__DOT__read_ptr) 
           == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_pc_stream_fifo__DOT__write_ptr));
    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                       >> 0xcU)))) {
        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                           >> 0xbU)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 0xaU)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 9U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 8U)))) {
                        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                           >> 7U)))) {
                            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                               >> 6U)))) {
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_127_mru;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_127_mru;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_127_mru;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_127_mru;
                            } else {
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_126_mru;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_126_mru;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_126_mru;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_126_mru;
                            }
                        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                                  >> 6U)))) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_125_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_125_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_125_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_125_mru;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_124_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_124_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_124_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_124_mru;
                        }
                    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                              >> 7U)))) {
                        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                           >> 6U)))) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_123_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_123_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_123_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_123_mru;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_122_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_122_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_122_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_122_mru;
                        }
                    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                              >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_121_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_121_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_121_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_121_mru;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_120_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_120_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_120_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_120_mru;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 8U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 7U)))) {
                        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                           >> 6U)))) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_119_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_119_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_119_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_119_mru;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_118_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_118_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_118_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_118_mru;
                        }
                    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                              >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_117_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_117_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_117_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_117_mru;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_116_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_116_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_116_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_116_mru;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_115_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_115_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_115_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_115_mru;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_114_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_114_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_114_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_114_mru;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_113_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_113_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_113_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_113_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_112_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_112_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_112_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_112_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 9U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 8U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 7U)))) {
                        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                           >> 6U)))) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_111_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_111_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_111_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_111_mru;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_110_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_110_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_110_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_110_mru;
                        }
                    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                              >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_109_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_109_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_109_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_109_mru;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_108_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_108_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_108_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_108_mru;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_107_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_107_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_107_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_107_mru;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_106_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_106_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_106_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_106_mru;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_105_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_105_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_105_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_105_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_104_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_104_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_104_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_104_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 8U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_103_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_103_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_103_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_103_mru;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_102_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_102_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_102_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_102_mru;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_101_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_101_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_101_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_101_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_100_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_100_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_100_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_100_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_99_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_99_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_99_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_99_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_98_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_98_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_98_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_98_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_97_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_97_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_97_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_97_mru;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_96_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_96_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_96_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_96_mru;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 0xaU)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 9U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 8U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 7U)))) {
                        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                           >> 6U)))) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_95_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_95_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_95_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_95_mru;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_94_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_94_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_94_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_94_mru;
                        }
                    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                              >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_93_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_93_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_93_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_93_mru;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_92_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_92_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_92_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_92_mru;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_91_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_91_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_91_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_91_mru;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_90_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_90_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_90_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_90_mru;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_89_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_89_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_89_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_89_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_88_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_88_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_88_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_88_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 8U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_87_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_87_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_87_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_87_mru;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_86_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_86_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_86_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_86_mru;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_85_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_85_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_85_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_85_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_84_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_84_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_84_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_84_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_83_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_83_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_83_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_83_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_82_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_82_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_82_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_82_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_81_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_81_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_81_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_81_mru;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_80_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_80_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_80_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_80_mru;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 9U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 8U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_79_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_79_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_79_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_79_mru;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_78_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_78_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_78_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_78_mru;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_77_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_77_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_77_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_77_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_76_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_76_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_76_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_76_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_75_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_75_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_75_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_75_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_74_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_74_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_74_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_74_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_73_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_73_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_73_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_73_mru;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_72_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_72_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_72_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_72_mru;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 8U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_71_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_71_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_71_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_71_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_70_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_70_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_70_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_70_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_69_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_69_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_69_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_69_mru;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_68_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_68_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_68_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_68_mru;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 7U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_67_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_67_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_67_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_67_mru;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_66_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_66_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_66_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_66_mru;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 6U)))) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_65_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_65_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_65_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_65_mru;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_64_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_64_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_64_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_64_mru;
        }
    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                              >> 0xbU)))) {
        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                           >> 0xaU)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 9U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 8U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 7U)))) {
                        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                           >> 6U)))) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_63_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_63_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_63_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_63_mru;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_62_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_62_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_62_mru;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_62_mru;
                        }
                    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                              >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_61_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_61_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_61_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_61_mru;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_60_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_60_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_60_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_60_mru;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_59_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_59_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_59_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_59_mru;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_58_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_58_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_58_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_58_mru;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_57_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_57_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_57_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_57_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_56_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_56_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_56_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_56_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 8U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_55_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_55_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_55_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_55_mru;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_54_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_54_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_54_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_54_mru;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_53_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_53_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_53_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_53_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_52_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_52_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_52_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_52_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_51_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_51_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_51_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_51_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_50_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_50_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_50_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_50_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_49_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_49_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_49_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_49_mru;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_48_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_48_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_48_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_48_mru;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 9U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 8U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_47_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_47_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_47_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_47_mru;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_46_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_46_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_46_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_46_mru;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_45_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_45_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_45_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_45_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_44_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_44_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_44_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_44_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_43_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_43_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_43_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_43_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_42_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_42_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_42_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_42_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_41_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_41_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_41_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_41_mru;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_40_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_40_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_40_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_40_mru;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 8U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_39_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_39_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_39_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_39_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_38_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_38_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_38_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_38_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_37_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_37_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_37_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_37_mru;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_36_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_36_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_36_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_36_mru;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 7U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_35_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_35_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_35_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_35_mru;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_34_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_34_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_34_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_34_mru;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 6U)))) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_33_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_33_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_33_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_33_mru;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_32_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_32_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_32_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_32_mru;
        }
    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                              >> 0xaU)))) {
        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                           >> 9U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 8U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_31_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_31_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_31_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_31_mru;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_30_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_30_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_30_mru;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_30_mru;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_29_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_29_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_29_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_29_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_28_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_28_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_28_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_28_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_27_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_27_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_27_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_27_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_26_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_26_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_26_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_26_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_25_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_25_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_25_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_25_mru;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_24_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_24_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_24_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_24_mru;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 8U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_23_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_23_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_23_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_23_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_22_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_22_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_22_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_22_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_21_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_21_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_21_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_21_mru;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_20_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_20_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_20_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_20_mru;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 7U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_19_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_19_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_19_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_19_mru;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_18_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_18_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_18_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_18_mru;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 6U)))) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_17_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_17_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_17_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_17_mru;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_16_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_16_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_16_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_16_mru;
        }
    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                              >> 9U)))) {
        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                           >> 8U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_15_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_15_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_15_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_15_mru;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_14_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_14_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_14_mru;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_14_mru;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_13_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_13_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_13_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_13_mru;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_12_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_12_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_12_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_12_mru;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 7U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_11_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_11_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_11_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_11_mru;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_10_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_10_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_10_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_10_mru;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 6U)))) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_9_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_9_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_9_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_9_mru;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_8_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_8_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_8_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_8_mru;
        }
    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                              >> 8U)))) {
        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                           >> 7U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_7_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_7_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_7_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_7_mru;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_6_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_6_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_6_mru;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_6_mru;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 6U)))) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_5_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_5_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_5_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_5_mru;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_4_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_4_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_4_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_4_mru;
        }
    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                              >> 7U)))) {
        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                           >> 6U)))) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_3_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_3_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_3_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_3_mru;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_2_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_2_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_2_mru;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_2_mru;
        }
    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                              >> 6U)))) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_1_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_1_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_1_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_1_mru;
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_0_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_0_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_0_mru;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_0_mru;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index 
        = (0x7fU & ((IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                             >> 2U)) ^ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_global_branch_history)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when 
        = ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_source_pc_0 
            == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_valid));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_1 
        = ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_source_pc_1 
            == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_valid) 
              >> 1U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_2 
        = ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_source_pc_2 
            == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_valid) 
              >> 2U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_3 
        = ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_source_pc_3 
            == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_valid) 
              >> 3U));
    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                       >> 0xcU)))) {
        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                           >> 0xbU)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 0xaU)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 9U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 8U)))) {
                        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                           >> 7U)))) {
                            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                               >> 6U)))) {
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_127_tag;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_127_vld;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_127_vld;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_127_vld;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_127_tag;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_127_tag;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_127_tag;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_127_vld;
                            } else {
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_126_tag;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_126_vld;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_126_vld;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_126_vld;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_126_tag;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_126_tag;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_126_tag;
                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_126_vld;
                            }
                        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                                  >> 6U)))) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_125_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_125_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_125_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_125_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_125_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_125_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_125_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_125_vld;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_124_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_124_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_124_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_124_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_124_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_124_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_124_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_124_vld;
                        }
                    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                              >> 7U)))) {
                        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                           >> 6U)))) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_123_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_123_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_123_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_123_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_123_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_123_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_123_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_123_vld;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_122_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_122_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_122_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_122_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_122_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_122_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_122_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_122_vld;
                        }
                    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                              >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_121_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_121_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_121_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_121_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_121_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_121_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_121_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_121_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_120_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_120_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_120_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_120_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_120_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_120_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_120_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_120_vld;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 8U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 7U)))) {
                        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                           >> 6U)))) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_119_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_119_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_119_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_119_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_119_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_119_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_119_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_119_vld;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_118_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_118_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_118_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_118_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_118_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_118_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_118_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_118_vld;
                        }
                    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                              >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_117_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_117_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_117_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_117_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_117_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_117_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_117_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_117_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_116_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_116_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_116_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_116_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_116_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_116_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_116_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_116_vld;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_115_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_115_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_115_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_115_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_115_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_115_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_115_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_115_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_114_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_114_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_114_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_114_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_114_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_114_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_114_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_114_vld;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_113_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_113_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_113_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_113_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_113_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_113_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_113_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_113_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_112_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_112_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_112_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_112_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_112_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_112_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_112_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_112_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 9U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 8U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 7U)))) {
                        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                           >> 6U)))) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_111_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_111_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_111_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_111_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_111_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_111_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_111_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_111_vld;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_110_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_110_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_110_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_110_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_110_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_110_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_110_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_110_vld;
                        }
                    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                              >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_109_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_109_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_109_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_109_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_109_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_109_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_109_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_109_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_108_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_108_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_108_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_108_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_108_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_108_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_108_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_108_vld;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_107_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_107_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_107_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_107_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_107_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_107_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_107_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_107_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_106_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_106_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_106_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_106_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_106_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_106_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_106_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_106_vld;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_105_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_105_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_105_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_105_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_105_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_105_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_105_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_105_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_104_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_104_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_104_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_104_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_104_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_104_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_104_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_104_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 8U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_103_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_103_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_103_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_103_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_103_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_103_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_103_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_103_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_102_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_102_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_102_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_102_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_102_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_102_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_102_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_102_vld;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_101_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_101_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_101_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_101_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_101_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_101_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_101_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_101_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_100_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_100_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_100_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_100_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_100_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_100_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_100_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_100_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_99_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_99_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_99_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_99_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_99_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_99_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_99_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_99_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_98_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_98_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_98_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_98_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_98_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_98_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_98_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_98_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_97_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_97_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_97_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_97_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_97_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_97_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_97_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_97_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_96_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_96_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_96_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_96_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_96_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_96_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_96_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_96_vld;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 0xaU)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 9U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 8U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 7U)))) {
                        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                           >> 6U)))) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_95_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_95_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_95_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_95_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_95_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_95_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_95_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_95_vld;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_94_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_94_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_94_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_94_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_94_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_94_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_94_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_94_vld;
                        }
                    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                              >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_93_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_93_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_93_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_93_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_93_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_93_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_93_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_93_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_92_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_92_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_92_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_92_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_92_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_92_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_92_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_92_vld;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_91_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_91_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_91_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_91_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_91_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_91_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_91_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_91_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_90_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_90_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_90_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_90_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_90_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_90_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_90_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_90_vld;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_89_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_89_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_89_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_89_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_89_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_89_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_89_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_89_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_88_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_88_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_88_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_88_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_88_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_88_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_88_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_88_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 8U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_87_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_87_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_87_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_87_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_87_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_87_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_87_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_87_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_86_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_86_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_86_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_86_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_86_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_86_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_86_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_86_vld;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_85_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_85_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_85_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_85_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_85_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_85_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_85_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_85_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_84_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_84_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_84_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_84_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_84_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_84_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_84_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_84_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_83_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_83_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_83_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_83_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_83_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_83_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_83_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_83_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_82_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_82_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_82_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_82_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_82_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_82_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_82_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_82_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_81_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_81_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_81_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_81_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_81_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_81_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_81_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_81_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_80_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_80_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_80_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_80_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_80_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_80_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_80_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_80_vld;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 9U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 8U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_79_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_79_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_79_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_79_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_79_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_79_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_79_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_79_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_78_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_78_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_78_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_78_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_78_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_78_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_78_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_78_vld;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_77_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_77_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_77_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_77_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_77_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_77_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_77_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_77_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_76_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_76_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_76_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_76_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_76_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_76_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_76_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_76_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_75_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_75_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_75_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_75_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_75_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_75_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_75_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_75_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_74_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_74_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_74_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_74_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_74_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_74_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_74_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_74_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_73_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_73_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_73_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_73_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_73_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_73_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_73_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_73_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_72_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_72_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_72_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_72_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_72_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_72_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_72_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_72_vld;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 8U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_71_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_71_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_71_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_71_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_71_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_71_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_71_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_71_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_70_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_70_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_70_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_70_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_70_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_70_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_70_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_70_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_69_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_69_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_69_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_69_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_69_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_69_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_69_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_69_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_68_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_68_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_68_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_68_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_68_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_68_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_68_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_68_vld;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 7U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_67_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_67_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_67_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_67_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_67_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_67_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_67_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_67_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_66_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_66_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_66_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_66_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_66_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_66_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_66_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_66_vld;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 6U)))) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_65_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_65_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_65_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_65_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_65_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_65_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_65_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_65_vld;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_64_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_64_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_64_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_64_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_64_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_64_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_64_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_64_vld;
        }
    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                              >> 0xbU)))) {
        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                           >> 0xaU)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 9U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 8U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 7U)))) {
                        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                           >> 6U)))) {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_63_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_63_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_63_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_63_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_63_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_63_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_63_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_63_vld;
                        } else {
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_62_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_62_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_62_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_62_vld;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_62_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_62_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_62_tag;
                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_62_vld;
                        }
                    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                              >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_61_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_61_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_61_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_61_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_61_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_61_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_61_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_61_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_60_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_60_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_60_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_60_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_60_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_60_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_60_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_60_vld;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_59_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_59_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_59_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_59_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_59_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_59_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_59_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_59_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_58_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_58_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_58_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_58_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_58_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_58_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_58_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_58_vld;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_57_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_57_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_57_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_57_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_57_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_57_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_57_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_57_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_56_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_56_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_56_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_56_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_56_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_56_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_56_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_56_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 8U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_55_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_55_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_55_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_55_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_55_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_55_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_55_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_55_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_54_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_54_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_54_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_54_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_54_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_54_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_54_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_54_vld;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_53_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_53_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_53_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_53_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_53_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_53_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_53_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_53_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_52_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_52_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_52_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_52_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_52_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_52_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_52_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_52_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_51_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_51_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_51_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_51_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_51_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_51_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_51_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_51_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_50_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_50_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_50_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_50_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_50_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_50_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_50_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_50_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_49_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_49_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_49_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_49_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_49_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_49_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_49_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_49_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_48_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_48_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_48_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_48_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_48_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_48_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_48_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_48_vld;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 9U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 8U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_47_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_47_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_47_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_47_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_47_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_47_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_47_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_47_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_46_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_46_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_46_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_46_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_46_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_46_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_46_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_46_vld;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_45_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_45_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_45_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_45_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_45_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_45_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_45_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_45_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_44_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_44_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_44_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_44_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_44_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_44_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_44_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_44_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_43_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_43_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_43_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_43_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_43_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_43_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_43_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_43_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_42_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_42_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_42_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_42_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_42_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_42_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_42_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_42_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_41_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_41_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_41_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_41_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_41_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_41_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_41_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_41_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_40_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_40_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_40_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_40_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_40_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_40_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_40_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_40_vld;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 8U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_39_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_39_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_39_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_39_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_39_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_39_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_39_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_39_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_38_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_38_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_38_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_38_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_38_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_38_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_38_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_38_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_37_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_37_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_37_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_37_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_37_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_37_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_37_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_37_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_36_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_36_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_36_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_36_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_36_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_36_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_36_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_36_vld;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 7U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_35_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_35_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_35_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_35_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_35_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_35_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_35_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_35_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_34_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_34_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_34_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_34_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_34_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_34_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_34_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_34_vld;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 6U)))) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_33_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_33_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_33_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_33_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_33_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_33_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_33_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_33_vld;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_32_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_32_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_32_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_32_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_32_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_32_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_32_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_32_vld;
        }
    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                              >> 0xaU)))) {
        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                           >> 9U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 8U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 7U)))) {
                    if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                       >> 6U)))) {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_31_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_31_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_31_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_31_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_31_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_31_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_31_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_31_vld;
                    } else {
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_30_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_30_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_30_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_30_vld;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_30_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_30_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_30_tag;
                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_30_vld;
                    }
                } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                          >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_29_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_29_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_29_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_29_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_29_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_29_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_29_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_29_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_28_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_28_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_28_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_28_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_28_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_28_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_28_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_28_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_27_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_27_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_27_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_27_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_27_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_27_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_27_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_27_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_26_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_26_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_26_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_26_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_26_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_26_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_26_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_26_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_25_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_25_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_25_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_25_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_25_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_25_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_25_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_25_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_24_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_24_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_24_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_24_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_24_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_24_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_24_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_24_vld;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 8U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_23_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_23_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_23_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_23_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_23_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_23_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_23_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_23_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_22_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_22_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_22_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_22_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_22_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_22_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_22_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_22_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_21_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_21_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_21_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_21_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_21_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_21_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_21_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_21_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_20_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_20_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_20_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_20_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_20_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_20_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_20_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_20_vld;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 7U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_19_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_19_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_19_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_19_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_19_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_19_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_19_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_19_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_18_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_18_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_18_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_18_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_18_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_18_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_18_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_18_vld;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 6U)))) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_17_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_17_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_17_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_17_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_17_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_17_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_17_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_17_vld;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_16_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_16_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_16_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_16_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_16_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_16_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_16_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_16_vld;
        }
    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                              >> 9U)))) {
        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                           >> 8U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 7U)))) {
                if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                   >> 6U)))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_15_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_15_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_15_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_15_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_15_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_15_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_15_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_15_vld;
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_14_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_14_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_14_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_14_vld;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_14_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_14_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_14_tag;
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_14_vld;
                }
            } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                      >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_13_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_13_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_13_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_13_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_13_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_13_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_13_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_13_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_12_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_12_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_12_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_12_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_12_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_12_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_12_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_12_vld;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 7U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_11_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_11_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_11_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_11_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_11_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_11_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_11_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_11_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_10_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_10_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_10_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_10_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_10_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_10_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_10_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_10_vld;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 6U)))) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_9_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_9_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_9_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_9_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_9_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_9_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_9_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_9_vld;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_8_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_8_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_8_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_8_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_8_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_8_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_8_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_8_vld;
        }
    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                              >> 8U)))) {
        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                           >> 7U)))) {
            if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                               >> 6U)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_7_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_7_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_7_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_7_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_7_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_7_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_7_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_7_vld;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_6_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_6_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_6_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_6_vld;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_6_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_6_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_6_tag;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_6_vld;
            }
        } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                  >> 6U)))) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_5_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_5_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_5_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_5_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_5_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_5_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_5_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_5_vld;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_4_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_4_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_4_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_4_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_4_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_4_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_4_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_4_vld;
        }
    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                              >> 7U)))) {
        if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                           >> 6U)))) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_3_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_3_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_3_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_3_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_3_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_3_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_3_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_3_vld;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_2_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_2_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_2_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_2_vld;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_2_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_2_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_2_tag;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_2_vld;
        }
    } else if ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                              >> 6U)))) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_1_tag;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_1_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_1_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_1_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_1_tag;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_1_tag;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_1_tag;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_1_vld;
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_0_tag;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_0_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_0_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_2_metas_0_vld;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_0_tag;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_1_metas_0_tag;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_0_metas_0_tag;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__ways_3_metas_0_vld;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_instruction_stream_fifo__DOT__fifo_empty 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_instruction_stream_fifo__DOT__read_ptr) 
           == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_instruction_stream_fifo__DOT__write_ptr));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_lsu_wstrb 
        = (0xffU & (((8U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL))
                      ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__tmp_9)
                      : ((9U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL))
                          ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__tmp_10)
                          : ((0xaU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL))
                              ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__tmp_11)
                              : ((0xbU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL))
                                  ? 0xffU : 0U)))) 
                    << (7U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT))));
    if ((0x20U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
        if ((0x10U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((8U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                if ((4U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
                        = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xfU]
                            : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xfU]
                                : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xfU]
                                    : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xfU])));
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
                        = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xfU]
                            : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xfU]
                                : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xfU]
                                    : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xfU])));
                } else {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
                        = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xeU]
                            : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xeU]
                                : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xeU]
                                    : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xeU])));
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
                        = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xeU]
                            : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xeU]
                                : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xeU]
                                    : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xeU])));
                }
            } else if ((4U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
                    = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xdU]
                        : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xdU]
                            : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xdU]
                                : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xdU])));
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
                    = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xdU]
                        : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xdU]
                            : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xdU]
                                : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xdU])));
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
                    = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xcU]
                        : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xcU]
                            : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xcU]
                                : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xcU])));
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
                    = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xcU]
                        : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xcU]
                            : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xcU]
                                : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xcU])));
            }
        } else if ((8U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((4U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
                    = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xbU]
                        : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xbU]
                            : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xbU]
                                : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xbU])));
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
                    = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xbU]
                        : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xbU]
                            : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xbU]
                                : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xbU])));
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
                    = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xaU]
                        : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xaU]
                            : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xaU]
                                : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xaU])));
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
                    = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0xaU]
                        : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0xaU]
                            : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0xaU]
                                : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0xaU])));
            }
        } else if ((4U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
                = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[9U]
                    : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[9U]
                        : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[9U]
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[9U])));
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
                = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[9U]
                    : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[9U]
                        : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[9U]
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[9U])));
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
                = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[8U]
                    : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[8U]
                        : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[8U]
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[8U])));
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
                = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[8U]
                    : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[8U]
                        : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[8U]
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[8U])));
        }
    } else if ((0x10U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
        if ((8U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            if ((4U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
                    = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[7U]
                        : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[7U]
                            : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[7U]
                                : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[7U])));
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
                    = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[7U]
                        : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[7U]
                            : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[7U]
                                : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[7U])));
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
                    = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[6U]
                        : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[6U]
                            : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[6U]
                                : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[6U])));
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
                    = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[6U]
                        : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[6U]
                            : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[6U]
                                : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[6U])));
            }
        } else if ((4U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
                = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[5U]
                    : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[5U]
                        : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[5U]
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[5U])));
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
                = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[5U]
                    : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[5U]
                        : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[5U]
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[5U])));
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
                = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[4U]
                    : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[4U]
                        : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[4U]
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[4U])));
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
                = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[4U]
                    : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[4U]
                        : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[4U]
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[4U])));
        }
    } else if ((8U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
        if ((4U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
                = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[3U]
                    : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[3U]
                        : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[3U]
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[3U])));
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
                = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[3U]
                    : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[3U]
                        : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[3U]
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[3U])));
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
                = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[2U]
                    : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[2U]
                        : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[2U]
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[2U])));
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
                = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[2U]
                    : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[2U]
                        : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[2U]
                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[2U])));
        }
    } else if ((4U & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1)) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
            = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[1U]
                : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[1U]
                    : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[1U]
                        : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[1U])));
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
            = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[1U]
                : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[1U]
                    : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[1U]
                        : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[1U])));
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1 
            = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0U]
                : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0U]
                    : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0U]
                        : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0U])));
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1 
            = ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_0_ports_rsp_payload_data[0U]
                : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_1_ports_rsp_payload_data[0U]
                    : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id_d1))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_2_ports_rsp_payload_data[0U]
                        : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2_sram_3_ports_rsp_payload_data[0U])));
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_or_jump 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_or_jalr) 
           | (0xdU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__flush_cnt_willClear = 0U;
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__flush_cnt_willClear = 1U;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__flush_cnt_willIncrement = 0U;
    if ((1U & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when)))) {
        if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__flush_busy) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__flush_cnt_willIncrement = 1U;
        }
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__flush_cnt_willClear = 0U;
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_1) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__flush_cnt_willClear = 1U;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__flush_cnt_willIncrement = 0U;
    if ((1U & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_1)))) {
        if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__flush_busy) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__flush_cnt_willIncrement = 1U;
        }
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_victim_0 
        = (1U & ((~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0)) 
                 & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_0))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_victim_2 
        = (1U & ((~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2)) 
                 & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_2))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_victim_3 
        = (1U & ((~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3)) 
                 & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_3))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_gnt_0_1 
        = ((8U & ((~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_3)) 
                  << 3U)) | ((4U & ((~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_2)) 
                                    << 2U)) | ((2U 
                                                & ((~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1)) 
                                                   << 1U)) 
                                               | (1U 
                                                  & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_0))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_victim_1 
        = (1U & ((~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_d1_1)) 
                 & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_lru_d1_1))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__mru_full 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_mru_1) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_mru_0));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1__DOT__int_state 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1_ecall) 
            | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1_ebreak))
            ? 1U : ((((IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mstatus 
                               >> 3U)) & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mie 
                                                  >> 7U))) 
                     & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__timer_1_timer_int))
                     ? 2U : (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_arbitration_isValid) 
                              & (3U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_CTRL)))
                              ? 3U : 0U)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cache_victim_1 
        = (1U & ((~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_hit_1)) 
                 & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_mru_1))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cache_hit_1 
        = ((((0U == (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                   >> 6U)))) ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_1_metas_0_tag
              : ((1U == (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                       >> 6U)))) ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_1_metas_1_tag
                  : ((2U == (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                           >> 6U))))
                      ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_1_metas_2_tag
                      : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_1_metas_3_tag))) 
            == (0xffffffU & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                     >> 8U)))) & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_hit_1));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_invld_gnt_0_1 
        = ((2U & ((~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_hit_1)) 
                  << 1U)) | (1U & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_hit_0))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cache_victim_0 
        = (1U & ((~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_hit_0)) 
                 & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_mru_0))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cache_hit_0 
        = ((((0U == (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                   >> 6U)))) ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_0_metas_0_tag
              : ((1U == (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                       >> 6U)))) ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_0_metas_1_tag
                  : ((2U == (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                           >> 6U))))
                      ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_0_metas_2_tag
                      : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__ways_0_metas_3_tag))) 
            == (0xffffffU & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                     >> 8U)))) & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_cache_hit_0));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_3 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_next_level_rsp_valid) 
           & (0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_6 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_next_level_rsp_valid) 
           & (1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_9 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_next_level_rsp_valid) 
           & (2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_12 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_next_level_rsp_valid) 
           & (3U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__evict_id_miss)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_rvalid 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_next_level_rsp_valid) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_next_level_rsp_payload_rvalid));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DCachePlugin_dcache_access_cmd_valid 
        = (((~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_is_timer)) 
            & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_is_mem)) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_arbitration_isValid));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_139 
        = ((0x40U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
            ? ((0x20U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                ? ((0x10U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                    ? ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_127)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_126))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_125)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_124)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_123)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_122))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_121)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_120))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_119)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_118))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_117)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_116)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_115)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_114))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_113)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_112)))))
                    : ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_111)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_110))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_109)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_108)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_107)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_106))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_105)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_104))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_103)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_102))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_101)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_100)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_99)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_98))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_97)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_96))))))
                : ((0x10U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                    ? ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_95)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_94))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_93)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_92)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_91)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_90))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_89)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_88))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_87)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_86))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_85)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_84)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_83)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_82))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_81)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_80)))))
                    : ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_79)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_78))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_77)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_76)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_75)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_74))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_73)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_72))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_71)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_70))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_69)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_68)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_67)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_66))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_65)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_64)))))))
            : ((0x20U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                ? ((0x10U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                    ? ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_63)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_62))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_61)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_60)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_59)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_58))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_57)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_56))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_55)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_54))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_53)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_52)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_51)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_50))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_49)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_48)))))
                    : ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_47)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_46))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_45)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_44)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_43)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_42))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_41)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_40))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_39)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_38))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_37)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_36)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_35)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_34))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_33)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_32))))))
                : ((0x10U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                    ? ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_31)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_30))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_29)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_28)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_27)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_26))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_25)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_24))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_23)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_22))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_21)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_20)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_19)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_18))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_17)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_16)))))
                    : ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_15)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_14))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_13)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_12)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_11)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_10))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_9)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_8))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_7)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_6))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_5)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_4)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_3)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_2))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_train_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_1)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_0))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs2_from_wb 
        = (((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__writeback_arbitration_isValid) 
              & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_to_writeback_RD_WEN)) 
             & (0U != (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_to_writeback_RD_ADDR))) 
            & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_to_writeback_RD_ADDR) 
               == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RS2_ADDR))) 
           & (~ ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs2_from_mem) 
                 | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs2_from_load))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs1_from_wb 
        = (((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__writeback_arbitration_isValid) 
              & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_to_writeback_RD_WEN)) 
             & (0U != (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_to_writeback_RD_ADDR))) 
            & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_to_writeback_RD_ADDR) 
               == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RS1_ADDR))) 
           & (~ ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs1_from_mem) 
                 | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs1_from_load))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_jmp = 0U;
    if ((0xdU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_jmp 
            = (1U & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_rd_is_link)));
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_ret = 0U;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_ret = 0U;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_call = 0U;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_call 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_rd_is_link;
    } else if ((0xeU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))) {
        if ((1U & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_rd_is_link)))) {
            if ((1U & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_rs1_is_link)))) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_jmp = 1U;
            }
        }
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_ret = 0U;
        if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_rd_is_link) {
            if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_rs1_is_link) {
                if (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RD_ADDR) 
                     != (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RS1_ADDR))) {
                    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_ret = 1U;
                }
            }
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_call = 0U;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_call = 1U;
        } else {
            if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_rs1_is_link) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_ret = 1U;
            }
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_call = 0U;
        }
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_ret = 0U;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_call = 0U;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__mru_full 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_3) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_2) 
              & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_1) 
                 & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_mru_0))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_GSHARE_pht_predict_taken 
        = ((0x40U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
            ? ((0x20U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                ? ((0x10U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                    ? ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_127)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_126))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_125)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_124)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_123)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_122))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_121)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_120))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_119)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_118))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_117)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_116)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_115)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_114))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_113)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_112)))))
                    : ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_111)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_110))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_109)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_108)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_107)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_106))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_105)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_104))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_103)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_102))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_101)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_100)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_99)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_98))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_97)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_96))))))
                : ((0x10U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                    ? ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_95)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_94))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_93)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_92)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_91)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_90))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_89)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_88))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_87)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_86))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_85)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_84)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_83)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_82))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_81)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_80)))))
                    : ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_79)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_78))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_77)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_76)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_75)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_74))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_73)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_72))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_71)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_70))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_69)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_68)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_67)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_66))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_65)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_64)))))))
            : ((0x20U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                ? ((0x10U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                    ? ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_63)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_62))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_61)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_60)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_59)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_58))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_57)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_56))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_55)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_54))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_53)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_52)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_51)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_50))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_49)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_48)))))
                    : ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_47)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_46))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_45)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_44)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_43)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_42))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_41)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_40))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_39)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_38))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_37)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_36)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_35)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_34))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_33)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_32))))))
                : ((0x10U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                    ? ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_31)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_30))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_29)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_28)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_27)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_26))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_25)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_24))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_23)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_22))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_21)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_20)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_19)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_18))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_17)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_16)))))
                    : ((8U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                        ? ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_15)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_14))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_13)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_12)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_11)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_10))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_9)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_8))))
                        : ((4U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                            ? ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_7)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_6))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_5)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_4)))
                            : ((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                ? ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_3)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_2))
                                : ((1U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_predict_index))
                                    ? (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_1)
                                    : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__GSHARE_PHT_0))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_target_pc_read = 0ULL;
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_target_pc_read 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_target_pc_0;
    }
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_1) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_target_pc_read 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_target_pc_1;
    }
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_2) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_target_pc_read 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_target_pc_2;
    }
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_3) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_target_pc_read 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_target_pc_3;
    }
    __Vtableidx6 = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_3) 
                     << 7U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_2) 
                                << 6U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_1) 
                                           << 5U) | 
                                          (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_jmp) 
                                            << 1U) 
                                           | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when)))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_jmp 
        = VSimTop__ConstPool__TABLE_haabecb43_0[__Vtableidx6];
    __Vtableidx4 = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_3) 
                     << 7U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_2) 
                                << 6U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_1) 
                                           << 5U) | 
                                          (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_call) 
                                            << 1U) 
                                           | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when)))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_call 
        = VSimTop__ConstPool__TABLE_haabecb43_0[__Vtableidx4];
    __Vtableidx5 = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_3) 
                     << 7U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_2) 
                                << 6U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_1) 
                                           << 5U) | 
                                          (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_ret) 
                                            << 1U) 
                                           | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when)))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_ret 
        = VSimTop__ConstPool__TABLE_haabecb43_0[__Vtableidx5];
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_matched = 0U;
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_matched = 1U;
    }
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_1) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_matched = 1U;
    }
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_2) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_matched = 1U;
    }
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_3) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_matched = 1U;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_2 
        = ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_2 
            == (0x7ffffU & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                    >> 0xdU)))) & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_2));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_1 
        = ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_1 
            == (0x7ffffU & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                    >> 0xdU)))) & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_1));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_0 
        = ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_0 
            == (0x7ffffU & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                    >> 0xdU)))) & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_0));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_3 
        = ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_tag_3 
            == (0x7ffffU & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                    >> 0xdU)))) & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_3));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_cpu_rsp_payload_data 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__is_hit_d1)
            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_hit_data_1
            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_miss_data_1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__flush_cnt_valueNext 
        = (0x7fU & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__flush_cnt_value) 
                    + (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__flush_cnt_willIncrement)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__flush_cnt_willClear) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__flush_cnt_valueNext = 0U;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__flush_cnt_valueNext 
        = (3U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__flush_cnt_value) 
                 + (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__flush_cnt_willIncrement)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__flush_cnt_willClear) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__flush_cnt_valueNext = 0U;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_gnt_0_3 
        = (0xffU & ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_gnt_0_1) 
                      << 4U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_gnt_0_1)) 
                    & (~ ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_gnt_0_1) 
                            << 4U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_gnt_0_1)) 
                          - (IData)(1U)))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_victim_gnt_0_1 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_victim_3) 
            << 3U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_victim_2) 
                       << 2U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_victim_1) 
                                  << 1U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_victim_0))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1_csr_ports_mstatus_wdata 
        = (((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1__DOT__int_state)) 
            | (2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1__DOT__int_state)))
            ? ((0xffffffffffffff00ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mstatus) 
               | (QData)((IData)(((0x80U & ((IData)(
                                                    (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mstatus 
                                                     >> 3U)) 
                                            << 7U)) 
                                  | ((0x70U & ((IData)(
                                                       (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mstatus 
                                                        >> 4U)) 
                                               << 4U)) 
                                     | (7U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mstatus)))))))
            : ((3U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1__DOT__int_state))
                ? ((0xffffffffffffff00ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mstatus) 
                   | (QData)((IData)((0x80U | ((0x70U 
                                                & ((IData)(
                                                           (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mstatus 
                                                            >> 4U)) 
                                                   << 4U)) 
                                               | ((8U 
                                                   & ((IData)(
                                                              (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mstatus 
                                                               >> 7U)) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mstatus))))))))
                : 0ULL));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1_int_en 
        = (((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1__DOT__int_state)) 
            | (2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1__DOT__int_state))) 
           | (3U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1__DOT__int_state)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_invld_gnt_0_3 
        = (0xfU & ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_invld_gnt_0_1) 
                     << 2U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_invld_gnt_0_1)) 
                   & (~ ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_invld_gnt_0_1) 
                           << 2U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_invld_gnt_0_1)) 
                         - (IData)(1U)))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_victim_gnt_0_1 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cache_victim_1) 
            << 1U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cache_victim_0));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_1 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cache_hit_1) 
            << 1U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cache_hit_0));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_4 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_rvalid) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__evict_id_miss)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_7 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_rvalid) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__evict_id_miss));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__bypass 
        = (((((0x10000000U <= (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT)) 
              & (0x10000fffU >= (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT))) 
             | ((0x10001000U <= (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT)) 
                & (0x10001fffU >= (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT)))) 
            | (0x80000000U <= (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT))) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DCachePlugin_dcache_access_cmd_valid) 
              & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cpu_cmd_ready_1)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1_predict_taken 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_matched) 
           & (((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_GSHARE_pht_predict_taken) 
                 >> 1U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_jmp)) 
               | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_call)) 
              | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_ret)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_call_matched 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_matched) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_call));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_ret_matched 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_matched) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_ret));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_gnt_0_1 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_3) 
            << 3U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_2) 
                       << 2U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_1) 
                                  << 1U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_0))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_gnt_0_4 
        = (0xfU & (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_gnt_0_3) 
                    >> 4U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_invld_gnt_0_3)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_victim_gnt_0_3 
        = (0xffU & ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_victim_gnt_0_1) 
                      << 4U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_victim_gnt_0_1)) 
                    & (~ ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_victim_gnt_0_1) 
                            << 4U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_victim_gnt_0_1)) 
                          - (IData)(1U)))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_victim_gnt_0_3 
        = (0xfU & ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_victim_gnt_0_1) 
                     << 2U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_victim_gnt_0_1)) 
                   & (~ ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_victim_gnt_0_1) 
                           << 2U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_victim_gnt_0_1)) 
                         - (IData)(1U)))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_3 
        = (0xfU & ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_1) 
                     << 2U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_1)) 
                   & (~ ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_1) 
                           << 2U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_1)) 
                         - (IData)(1U)))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__tmp_5 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__bypass) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_IS_STORE)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__tmp_dcache_w_payload_data 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__bypass) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_IS_STORE));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__is_miss 
        = (((~ ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cache_hit_1) 
                | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cache_hit_0))) 
            & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DCachePlugin_dcache_access_cmd_valid) 
               & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cpu_cmd_ready_1))) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__bypass)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__is_write 
        = ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DCachePlugin_dcache_access_cmd_valid) 
             & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cpu_cmd_ready_1)) 
            & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_IS_STORE)) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__bypass)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__is_hit 
        = ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cache_hit_1) 
             | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cache_hit_0)) 
            & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DCachePlugin_dcache_access_cmd_valid) 
               & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cpu_cmd_ready_1))) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__bypass)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1_predict_pc_next 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_ret_matched)
            ? ((0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_curr_index))
                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_regfile_0
                : ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_curr_index))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_regfile_1
                    : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_curr_index))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_regfile_2
                        : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_regfile_3)))
            : (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_matched) 
                & ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_GSHARE_pht_predict_taken) 
                     >> 1U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_jmp)) 
                   | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_is_call)))
                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_target_pc_read
                : (4ULL + vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_gnt_0_3 
        = (0xffU & ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_gnt_0_1) 
                      << 4U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_gnt_0_1)) 
                    & (~ ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_gnt_0_1) 
                            << 4U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_gnt_0_1)) 
                          - (IData)(1U)))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_victim_gnt_0_4 
        = (0xfU & (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_victim_gnt_0_3) 
                    >> 4U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_victim_gnt_0_3)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4 
        = (3U & (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_3) 
                  >> 2U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_3)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__is_miss) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__is_write)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__dcache_stall 
        = (1U & ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__is_miss) 
                   | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__is_write)) 
                  | (((~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__cpu_cmd_ready_1)) 
                      & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__bypass_rsp_valid_d1))) 
                     | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__bypass))) 
                 & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_wdone))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_3 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_rdone) 
            & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__is_write))) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__evict_id_miss)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_6 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_rdone) 
            & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__is_write))) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__evict_id_miss));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_gnt_0_4 
        = (0xfU & (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_gnt_0_3) 
                    >> 4U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_gnt_0_3)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__is_hit) 
           & (~ ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4) 
                 >> 1U)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_5 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__is_hit) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4) 
              >> 1U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_willClear = 0U;
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_willClear = 1U;
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_rdone) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_willClear = 1U;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_willIncrement = 0U;
    if ((1U & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when)))) {
        if ((1U & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_rdone)))) {
            if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_rvalid) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_willIncrement = 1U;
            }
        }
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_TIMER_CEN 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_is_timer) 
            & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_is_mem)) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_arbitration_isValid) 
              & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__dcache_stall))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__writeback_arbitration_isFiring 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__writeback_arbitration_isValid) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__dcache_stall)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_arbitration_isStuckByOthers 
        = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__dcache_stall;
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_arbitration_isFiring 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_arbitration_isValid) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__dcache_stall)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id 
        = (((IData)((0U != (0xcU & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_gnt_0_4)))) 
            << 1U) | (IData)((0U != (0xaU & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_cache_hit_gnt_0_4)))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wstrb 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_2)
            ? ((0x3fU >= (0x38U & ((IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                            >> 3U)) 
                                   << 3U))) ? ((QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_lsu_wstrb)) 
                                               << (0x38U 
                                                   & ((IData)(
                                                              (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                                               >> 3U)) 
                                                      << 3U)))
                : 0ULL) : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_3)
                            ? 0ULL : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_4)
                                       ? ((0x3fU >= 
                                           (0x78U & 
                                            ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_value) 
                                             << 3U)))
                                           ? (0xffULL 
                                              << (0x78U 
                                                  & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_value) 
                                                     << 3U)))
                                           : 0ULL) : 0ULL)));
    VL_EXTEND_WQ(512,64, __Vtemp_h85857f1c__0, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_lsu_wdata);
    VL_SHIFTL_WWI(512,512,10, __Vtemp_h6250fe73__0, __Vtemp_h85857f1c__0, 
                  (0x1c0U & ((IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                      >> 3U)) << 6U)));
    VL_EXTEND_WQ(512,64, __Vtemp_haef9beec__0, vlSelf->SimTop__DOT__ram_d_mem_rsp_rdata);
    VL_SHIFTL_WWI(512,512,10, __Vtemp_h7a2a4236__0, __Vtemp_haef9beec__0, 
                  (0x3ffU & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_value) 
                             << 6U)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_2) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0U] 
            = __Vtemp_h6250fe73__0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[1U] 
            = __Vtemp_h6250fe73__0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[2U] 
            = __Vtemp_h6250fe73__0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[3U] 
            = __Vtemp_h6250fe73__0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[4U] 
            = __Vtemp_h6250fe73__0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[5U] 
            = __Vtemp_h6250fe73__0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[6U] 
            = __Vtemp_h6250fe73__0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[7U] 
            = __Vtemp_h6250fe73__0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[8U] 
            = __Vtemp_h6250fe73__0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[9U] 
            = __Vtemp_h6250fe73__0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xaU] 
            = __Vtemp_h6250fe73__0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xbU] 
            = __Vtemp_h6250fe73__0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xcU] 
            = __Vtemp_h6250fe73__0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xdU] 
            = __Vtemp_h6250fe73__0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xeU] 
            = __Vtemp_h6250fe73__0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xfU] 
            = __Vtemp_h6250fe73__0[0xfU];
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_3) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_4) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0U] 
            = __Vtemp_h7a2a4236__0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[1U] 
            = __Vtemp_h7a2a4236__0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[2U] 
            = __Vtemp_h7a2a4236__0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[3U] 
            = __Vtemp_h7a2a4236__0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[4U] 
            = __Vtemp_h7a2a4236__0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[5U] 
            = __Vtemp_h7a2a4236__0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[6U] 
            = __Vtemp_h7a2a4236__0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[7U] 
            = __Vtemp_h7a2a4236__0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[8U] 
            = __Vtemp_h7a2a4236__0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[9U] 
            = __Vtemp_h7a2a4236__0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xaU] 
            = __Vtemp_h7a2a4236__0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xbU] 
            = __Vtemp_h7a2a4236__0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xcU] 
            = __Vtemp_h7a2a4236__0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xdU] 
            = __Vtemp_h7a2a4236__0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xeU] 
            = __Vtemp_h7a2a4236__0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xfU] 
            = __Vtemp_h7a2a4236__0[0xfU];
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_valid 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_2) 
           | ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_3) 
              | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_4)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_2) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wen 
            = (0xffU & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_IS_STORE) 
                        << (7U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                          >> 3U)))));
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr 
            = (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                             >> 6U)));
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_3) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wen 
            = (0xffU & 0U);
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr 
            = (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                             >> 6U)));
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_4) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wen 
            = (0xffU & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_21) 
                        << (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_value)));
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr 
            = (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                             >> 6U)));
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wen 
            = (0xffU & 0U);
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr 
            = (3U & 0U);
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wstrb 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_5)
            ? ((0x3fU >= (0x38U & ((IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                            >> 3U)) 
                                   << 3U))) ? ((QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_lsu_wstrb)) 
                                               << (0x38U 
                                                   & ((IData)(
                                                              (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                                               >> 3U)) 
                                                      << 3U)))
                : 0ULL) : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_6)
                            ? 0ULL : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_7)
                                       ? ((0x3fU >= 
                                           (0x78U & 
                                            ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_value) 
                                             << 3U)))
                                           ? (0xffULL 
                                              << (0x78U 
                                                  & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_value) 
                                                     << 3U)))
                                           : 0ULL) : 0ULL)));
    VL_EXTEND_WQ(512,64, __Vtemp_h85857f1c__1, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_lsu_wdata);
    VL_SHIFTL_WWI(512,512,10, __Vtemp_h67745424__0, __Vtemp_h85857f1c__1, 
                  (0x1c0U & ((IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                      >> 3U)) << 6U)));
    VL_EXTEND_WQ(512,64, __Vtemp_haef9beec__1, vlSelf->SimTop__DOT__ram_d_mem_rsp_rdata);
    VL_SHIFTL_WWI(512,512,10, __Vtemp_hbed2cb89__0, __Vtemp_haef9beec__1, 
                  (0x3ffU & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_value) 
                             << 6U)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_5) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0U] 
            = __Vtemp_h67745424__0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[1U] 
            = __Vtemp_h67745424__0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[2U] 
            = __Vtemp_h67745424__0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[3U] 
            = __Vtemp_h67745424__0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[4U] 
            = __Vtemp_h67745424__0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[5U] 
            = __Vtemp_h67745424__0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[6U] 
            = __Vtemp_h67745424__0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[7U] 
            = __Vtemp_h67745424__0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[8U] 
            = __Vtemp_h67745424__0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[9U] 
            = __Vtemp_h67745424__0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xaU] 
            = __Vtemp_h67745424__0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xbU] 
            = __Vtemp_h67745424__0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xcU] 
            = __Vtemp_h67745424__0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xdU] 
            = __Vtemp_h67745424__0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xeU] 
            = __Vtemp_h67745424__0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xfU] 
            = __Vtemp_h67745424__0[0xfU];
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_6) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_7) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0U] 
            = __Vtemp_hbed2cb89__0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[1U] 
            = __Vtemp_hbed2cb89__0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[2U] 
            = __Vtemp_hbed2cb89__0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[3U] 
            = __Vtemp_hbed2cb89__0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[4U] 
            = __Vtemp_hbed2cb89__0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[5U] 
            = __Vtemp_hbed2cb89__0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[6U] 
            = __Vtemp_hbed2cb89__0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[7U] 
            = __Vtemp_hbed2cb89__0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[8U] 
            = __Vtemp_hbed2cb89__0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[9U] 
            = __Vtemp_hbed2cb89__0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xaU] 
            = __Vtemp_hbed2cb89__0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xbU] 
            = __Vtemp_hbed2cb89__0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xcU] 
            = __Vtemp_hbed2cb89__0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xdU] 
            = __Vtemp_hbed2cb89__0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xeU] 
            = __Vtemp_hbed2cb89__0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xfU] 
            = __Vtemp_hbed2cb89__0[0xfU];
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_valid 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_5) 
           | ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_6) 
              | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_7)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_5) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wen 
            = (0xffU & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_IS_STORE) 
                        << (7U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                          >> 3U)))));
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr 
            = (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                             >> 6U)));
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_6) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wen 
            = (0xffU & 0U);
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr 
            = (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                             >> 6U)));
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_when_7) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wen 
            = (0xffU & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_22) 
                        << (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_value)));
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr 
            = (3U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                             >> 6U)));
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wen 
            = (0xffU & 0U);
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr 
            = (3U & 0U);
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_valueNext 
        = (7U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_value) 
                 + (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_willIncrement)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_willClear) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__next_level_data_cnt_valueNext = 0U;
    }
    vlSelf->SimTop__DOT__writeback_valid = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__writeback_arbitration_isFiring) 
                                            | (IData)(vlSelf->SimTop__DOT__branch_ebreak_ecall_mret));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__regFileModule_1_write_ports_rd_wen 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__writeback_arbitration_isFiring) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_to_writeback_RD_WEN));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_arbitration_isStuckByOthers 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_arbitration_isStuckByOthers) 
           | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__dcache_stall));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_BRANCH_OR_JUMP 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_or_jump) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_arbitration_isFiring));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_0_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_valid) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wen));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_1_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wen) 
              >> 1U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_2_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wen) 
              >> 2U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_3_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wen) 
              >> 3U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_4_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wen) 
              >> 4U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_5_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wen) 
              >> 5U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_6_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wen) 
              >> 6U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_7_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_wen) 
              >> 7U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_0_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_0_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_0_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_0_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_1_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_1_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_1_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_1_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_2_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_2_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_2_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_2_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_3_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_3_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_3_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_3_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_4_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_4_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_4_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_4_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_5_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_5_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_5_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_5_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_6_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_6_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_6_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_6_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_7_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_7_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_7_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_7_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_0_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_0_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_0_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_0_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_0_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_0_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_0_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_0_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_0_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_0_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_1_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_1_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_1_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_1_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_1_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_1_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_1_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_1_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_1_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_1_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_2_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_2_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_2_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_2_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_2_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_2_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_2_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_2_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_2_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_2_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_3_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_3_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_3_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_3_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_3_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_3_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_3_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_3_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_3_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_3_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_4_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_4_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_4_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_4_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_4_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_4_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_4_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_4_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_4_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_4_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_5_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_5_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_5_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_5_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_5_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_5_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_5_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_5_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_5_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_5_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_6_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_6_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_6_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_6_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_6_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_6_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_6_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_6_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_6_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_6_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_7_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_7_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_7_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_7_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_7_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_7_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_7_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_7_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_7_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_0_banks_7_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_0_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_0_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_valid) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wen));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_1_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wen) 
              >> 1U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_2_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wen) 
              >> 2U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_3_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wen) 
              >> 3U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_4_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wen) 
              >> 4U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_5_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wen) 
              >> 5U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_6_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wen) 
              >> 6U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_7_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_wen) 
              >> 7U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_0_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_0_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_0_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_0_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_1_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_1_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_1_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_1_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_2_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_2_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_2_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_2_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_3_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_3_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_3_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_3_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_4_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_4_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_4_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_4_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_5_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_5_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_5_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_5_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_6_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_6_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_6_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_6_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_7_bank_port1 
        = ((0xffffffffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_7_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_7_bank_symbol7
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 8U) | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_7_bank_symbol6
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr]))) 
              << 0x30U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_0_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_0_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_0_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_0_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_0_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_0_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_0_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_0_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_0_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_0_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_1_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_1_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_1_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_1_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_1_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_1_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_1_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_1_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_1_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_1_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_2_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_2_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_2_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_2_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_2_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_2_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_2_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_2_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_2_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_2_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_3_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_3_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_3_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_3_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_3_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_3_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_3_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_3_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_3_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_3_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_4_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_4_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_4_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_4_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_4_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_4_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_4_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_4_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_4_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_4_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_5_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_5_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_5_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_5_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_5_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_5_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_5_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_5_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_5_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_5_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_6_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_6_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_6_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_6_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_6_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_6_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_6_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_6_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_6_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_6_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_7_bank_port1 
        = ((0xffffffffff000000ULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_7_bank_port1) 
           | (IData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_7_bank_symbol2
                               [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                               << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_7_bank_symbol1
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                             << 8U) 
                                            | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_7_bank_symbol0
                                            [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_7_bank_port1 
        = ((0xffff000000ffffffULL & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_7_bank_port1) 
           | ((QData)((IData)(((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_7_bank_symbol5
                                [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                << 0x10U) | ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_7_bank_symbol4
                                              [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr] 
                                              << 8U) 
                                             | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__sram_1_banks_7_bank_symbol3
                                             [vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1_sram_1_ports_cmd_payload_addr])))) 
              << 0x18U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0U] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_0_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[1U] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_0_bank_port1 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[2U] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_1_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[3U] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_1_bank_port1 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[4U] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_2_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[5U] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_2_bank_port1 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[6U] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_3_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[7U] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_3_bank_port1 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[8U] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_4_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[9U] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_4_bank_port1 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xaU] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_5_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xbU] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_5_bank_port1 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xcU] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_6_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xdU] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_6_bank_port1 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xeU] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_7_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xfU] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_0_banks_7_bank_port1 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0U] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_0_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[1U] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_0_bank_port1 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[2U] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_1_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[3U] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_1_bank_port1 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[4U] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_2_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[5U] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_2_bank_port1 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[6U] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_3_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[7U] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_3_bank_port1 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[8U] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_4_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[9U] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_4_bank_port1 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xaU] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_5_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xbU] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_5_bank_port1 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xcU] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_6_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xdU] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_6_bank_port1 
                   >> 0x20U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xeU] 
        = (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_7_bank_port1);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xfU] 
        = (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3__DOT__tmp_sram_1_banks_7_bank_port1 
                   >> 0x20U));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__evict_id_miss) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[1U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[2U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[3U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[4U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[5U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[6U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[7U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[8U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[9U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xaU] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xbU] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xcU] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xdU] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xeU] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xfU] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xfU];
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[1U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[2U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[3U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[4U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[5U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[6U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[7U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[8U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[9U] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xaU] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xbU] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xcU] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xdU] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xeU] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xfU] 
            = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xfU];
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_hit_data_1 
        = ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                          >> 5U))) ? ((1U & (IData)(
                                                    (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                                     >> 4U)))
                                       ? ((1U & (IData)(
                                                        (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                                         >> 3U)))
                                           ? (((QData)((IData)(
                                                               ((2U 
                                                                 & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                                                 ? 
                                                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xfU]
                                                                 : 
                                                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xfU]))) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                ((2U 
                                                                  & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                                                  ? 
                                                                 vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xeU]
                                                                  : 
                                                                 vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xeU]))))
                                           : (((QData)((IData)(
                                                               ((2U 
                                                                 & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                                                 ? 
                                                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xdU]
                                                                 : 
                                                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xdU]))) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                ((2U 
                                                                  & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                                                  ? 
                                                                 vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xcU]
                                                                  : 
                                                                 vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xcU])))))
                                       : ((1U & (IData)(
                                                        (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                                         >> 3U)))
                                           ? (((QData)((IData)(
                                                               ((2U 
                                                                 & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                                                 ? 
                                                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xbU]
                                                                 : 
                                                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xbU]))) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                ((2U 
                                                                  & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                                                  ? 
                                                                 vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0xaU]
                                                                  : 
                                                                 vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0xaU]))))
                                           : (((QData)((IData)(
                                                               ((2U 
                                                                 & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                                                 ? 
                                                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[9U]
                                                                 : 
                                                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[9U]))) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                ((2U 
                                                                  & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                                                  ? 
                                                                 vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[8U]
                                                                  : 
                                                                 vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[8U]))))))
            : ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                              >> 4U))) ? ((1U & (IData)(
                                                        (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                                         >> 3U)))
                                           ? (((QData)((IData)(
                                                               ((2U 
                                                                 & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                                                 ? 
                                                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[7U]
                                                                 : 
                                                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[7U]))) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                ((2U 
                                                                  & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                                                  ? 
                                                                 vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[6U]
                                                                  : 
                                                                 vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[6U]))))
                                           : (((QData)((IData)(
                                                               ((2U 
                                                                 & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                                                 ? 
                                                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[5U]
                                                                 : 
                                                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[5U]))) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                ((2U 
                                                                  & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                                                  ? 
                                                                 vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[4U]
                                                                  : 
                                                                 vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[4U])))))
                : ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                  >> 3U))) ? (((QData)((IData)(
                                                               ((2U 
                                                                 & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                                                 ? 
                                                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[3U]
                                                                 : 
                                                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[3U]))) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                ((2U 
                                                                  & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                                                  ? 
                                                                 vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[2U]
                                                                  : 
                                                                 vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[2U]))))
                    : (((QData)((IData)(((2U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                          ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[1U]
                                          : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[1U]))) 
                        << 0x20U) | (QData)((IData)(
                                                    ((2U 
                                                      & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_cache_hit_gnt_0_4))
                                                      ? 
                                                     vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_1_ports_rsp_payload_data[0U]
                                                      : 
                                                     vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_3_sram_0_ports_rsp_payload_data[0U])))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_rdata 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__bypass_reg)
             ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__bypass_rsp_data_d1
             : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__is_hit)
                 ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_hit_data_1
                 : ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                   >> 5U))) ? ((1U 
                                                & (IData)(
                                                          (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                                           >> 4U)))
                                                ? (
                                                   (1U 
                                                    & (IData)(
                                                              (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                                               >> 3U)))
                                                    ? 
                                                   (((QData)((IData)(
                                                                     vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xfU])) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xeU])))
                                                    : 
                                                   (((QData)((IData)(
                                                                     vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xdU])) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xcU]))))
                                                : (
                                                   (1U 
                                                    & (IData)(
                                                              (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                                               >> 3U)))
                                                    ? 
                                                   (((QData)((IData)(
                                                                     vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xbU])) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0xaU])))
                                                    : 
                                                   (((QData)((IData)(
                                                                     vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[9U])) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[8U])))))
                     : ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                       >> 4U))) ? (
                                                   (1U 
                                                    & (IData)(
                                                              (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                                               >> 3U)))
                                                    ? 
                                                   (((QData)((IData)(
                                                                     vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[7U])) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[6U])))
                                                    : 
                                                   (((QData)((IData)(
                                                                     vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[5U])) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[4U]))))
                         : ((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT 
                                           >> 3U)))
                             ? (((QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[3U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[2U])))
                             : (((QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[1U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__dCache_1__DOT__tmp_tmp_refill_data[0U])))))))) 
           >> (0x38U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT) 
                        << 3U)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_data_load 
        = ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL))
            ? (((- (QData)((IData)((1U & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_rdata 
                                                  >> 7U)))))) 
                << 8U) | (QData)((IData)((0xffU & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_rdata)))))
            : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL))
                ? (QData)((IData)((0xffU & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_rdata))))
                : ((3U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL))
                    ? (((- (QData)((IData)((1U & (IData)(
                                                         (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_rdata 
                                                          >> 0xfU)))))) 
                        << 0x10U) | (QData)((IData)(
                                                    (0xffffU 
                                                     & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_rdata)))))
                    : ((4U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL))
                        ? (QData)((IData)((0xffffU 
                                           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_rdata))))
                        : ((5U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL))
                            ? (((QData)((IData)((- (IData)(
                                                           (1U 
                                                            & (IData)(
                                                                      (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_rdata 
                                                                       >> 0x1fU))))))) 
                                << 0x20U) | (QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_rdata)))
                            : ((6U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL))
                                ? (QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_rdata))
                                : ((7U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_MEM_CTRL))
                                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_rdata
                                    : 0ULL)))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2 
        = (((0xdU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)) 
            | (0xeU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)))
            ? 4ULL : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_SRC2_IS_IMM)
                       ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_IMM
                       : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs2_from_mem)
                           ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT
                           : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs2_from_load)
                               ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_data_load
                               : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs2_from_wb)
                                   ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__writeback_RD
                                   : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RS2)))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1 
        = ((((0xcU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)) 
             | (0xdU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))) 
            | (0xeU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)))
            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PC
            : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs1_from_mem)
                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT
                : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs1_from_load)
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_data_load
                    : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs1_from_wb)
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__writeback_RD
                        : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RS1))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_src2 
        = ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_arbitration_isValid) 
             & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_or_jalr)) 
            & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs2_from_mem))
            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT
            : ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_arbitration_isValid) 
                 & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_or_jalr)) 
                & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs2_from_load))
                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_data_load
                : ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_arbitration_isValid) 
                     & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_or_jalr)) 
                    & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs2_from_wb))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__writeback_RD
                    : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RS2)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_src1 
        = ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_arbitration_isValid) 
             & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_or_jalr)) 
            & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs1_from_mem))
            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_to_memaccess_ALU_RESULT
            : ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_arbitration_isValid) 
                 & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_or_jalr)) 
                & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs1_from_load))
                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__memaccess_LSUPlugin_dcache_data_load
                : ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_arbitration_isValid) 
                     & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_or_jalr)) 
                    & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__DecodePlugin_hazard_rs1_from_wb))
                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__writeback_RD
                    : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_RS1)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ExcepPlugin_csr_wdata 
        = ((4U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_CTRL))
            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1
            : ((5U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_CTRL))
                ? (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1 
                   | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_RDATA)
                : ((6U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_CTRL))
                    ? ((~ vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1) 
                       & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_RDATA)
                    : ((7U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_CTRL))
                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_IMM
                        : ((8U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_CTRL))
                            ? (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_IMM 
                               | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_RDATA)
                            : ((9U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_CTRL))
                                ? ((~ vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_IMM) 
                                   & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_RDATA)
                                : 0ULL))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_add_result 
        = (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1 
           + vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_sub_result 
        = (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1 
           - vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_sllw_temp 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1) 
           << (0x1fU & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_srlw_temp 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1) 
           >> (0x1fU & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_sraw_temp 
        = VL_SHIFTRS_III(32,32,5, (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1), 
                         (0x1fU & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2)));
    VL_EXTEND_WQ(128,64, __Vtemp_h48370b68__0, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1);
    VL_EXTEND_WQ(128,64, __Vtemp_h734e36cb__0, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2);
    VL_MUL_W(4, __Vtemp_h71ae4e64__0, __Vtemp_h48370b68__0, __Vtemp_h734e36cb__0);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_mul_temp[0U] 
        = __Vtemp_h71ae4e64__0[0U];
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_mul_temp[1U] 
        = __Vtemp_h71ae4e64__0[1U];
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_mul_temp[2U] 
        = __Vtemp_h71ae4e64__0[2U];
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_mul_temp[3U] 
        = __Vtemp_h71ae4e64__0[3U];
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_divw_temp 
        = VL_DIVS_III(32, (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1), (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_divuw_temp 
        = VL_DIV_III(32, (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1), (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_remw_temp 
        = VL_MODDIVS_III(32, (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1), (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_remuw_temp 
        = VL_MODDIV_III(32, (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1), (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_taken 
        = (((((((((0xfU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)) 
                  & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_src1 
                     == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_src2)) 
                 | ((0x10U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)) 
                    & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_src1 
                       != vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_src2))) 
                | ((0x11U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)) 
                   & VL_LTS_IQQ(64, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_src1, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_src2))) 
               | ((0x12U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)) 
                  & VL_LTES_IQQ(64, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_src2, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_src1))) 
              | ((0x13U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)) 
                 & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_src1 
                    < vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_src2))) 
             | ((0x14U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)) 
                & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_src2 
                   <= vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_src1))) 
            | (0xdU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))) 
           | (0xeU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_pc_next 
        = ((0xeU == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
            ? (0xfffffffffffffffeULL & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_src1 
                                        + vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_IMM))
            : (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PC 
               + vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_IMM));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1_cpu_ports_rdata 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_WEN) 
            & ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                >> 0x14U) == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_ADDR)))
            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ExcepPlugin_csr_wdata
            : (((((((((0x300U == (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                  >> 0x14U)) | (0x304U 
                                                == 
                                                (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                 >> 0x14U))) 
                     | (0x305U == (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                   >> 0x14U))) | (0x341U 
                                                  == 
                                                  (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                   >> 0x14U))) 
                   | (0x342U == (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                 >> 0x14U))) | (0x343U 
                                                == 
                                                (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                 >> 0x14U))) 
                 | (0x344U == (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                               >> 0x14U))) | (0xb00U 
                                              == (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                  >> 0x14U)))
                ? ((0x300U == (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                               >> 0x14U)) ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mstatus
                    : ((0x304U == (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                   >> 0x14U)) ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mie
                        : ((0x305U == (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                       >> 0x14U)) ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mtvec
                            : ((0x341U == (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                           >> 0x14U))
                                ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mepc
                                : ((0x342U == (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                               >> 0x14U))
                                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mcause
                                    : ((0x343U == (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                   >> 0x14U))
                                        ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mtval
                                        : ((0x344U 
                                            == (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                                                >> 0x14U))
                                            ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mip
                                            : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mcycle)))))))
                : ((0xf14U == (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_to_decode_INSTRUCTION 
                               >> 0x14U)) ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__csrRegfile_1__DOT__mhartid
                    : 0ULL)));
    VL_EXTENDS_WQ(128,64, __Vtemp_h48373db7__0, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1);
    VL_EXTENDS_WQ(128,64, __Vtemp_h734e695c__0, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2);
    VL_MULS_WWW(128, __Vtemp_h735ddc7e__0, __Vtemp_h48373db7__0, __Vtemp_h734e695c__0);
    VL_EXTENDS_WQ(129,64, __Vtemp_h48350231__0, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1);
    __Vtemp_h1aee0089__0[0U] = __Vtemp_h48350231__0[0U];
    __Vtemp_h1aee0089__0[1U] = __Vtemp_h48350231__0[1U];
    __Vtemp_h1aee0089__0[2U] = __Vtemp_h48350231__0[2U];
    __Vtemp_h1aee0089__0[3U] = __Vtemp_h48350231__0[3U];
    __Vtemp_h1aee0089__0[4U] = (1U & __Vtemp_h48350231__0[4U]);
    VL_EXTEND_WQ(65,64, __Vtemp_h733fa639__0, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2);
    VL_EXTENDS_WW(129,65, __Vtemp_h686f3065__0, __Vtemp_h733fa639__0);
    __Vtemp_h2651a6c7__0[0U] = __Vtemp_h686f3065__0[0U];
    __Vtemp_h2651a6c7__0[1U] = __Vtemp_h686f3065__0[1U];
    __Vtemp_h2651a6c7__0[2U] = __Vtemp_h686f3065__0[2U];
    __Vtemp_h2651a6c7__0[3U] = __Vtemp_h686f3065__0[3U];
    __Vtemp_h2651a6c7__0[4U] = (1U & __Vtemp_h686f3065__0[4U]);
    VL_MULS_WWW(129, __Vtemp_h5dff345a__0, __Vtemp_h1aee0089__0, __Vtemp_h2651a6c7__0);
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_alu_result 
        = ((1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
            ? ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_WORD)
                ? (((QData)((IData)((- (IData)((1U 
                                                & (IData)(
                                                          (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_add_result 
                                                           >> 0x1fU))))))) 
                    << 0x20U) | (QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_add_result)))
                : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_add_result)
            : ((2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                ? ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_WORD)
                    ? (((QData)((IData)((- (IData)(
                                                   (1U 
                                                    & (IData)(
                                                              (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_sub_result 
                                                               >> 0x1fU))))))) 
                        << 0x20U) | (QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_sub_result)))
                    : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_sub_result)
                : ((3U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                    ? (QData)((IData)(VL_LTS_IQQ(64, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2)))
                    : ((4U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                        ? (QData)((IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1 
                                           < vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2)))
                        : ((5U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                            ? (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1 
                               ^ vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2)
                            : ((6U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                ? ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_WORD)
                                    ? (((QData)((IData)(
                                                        (- (IData)(
                                                                   (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_sllw_temp 
                                                                    >> 0x1fU))))) 
                                        << 0x20U) | (QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_sllw_temp)))
                                    : (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1 
                                       << (0x3fU & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2))))
                                : ((7U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                    ? ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_WORD)
                                        ? (((QData)((IData)(
                                                            (- (IData)(
                                                                       (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_srlw_temp 
                                                                        >> 0x1fU))))) 
                                            << 0x20U) 
                                           | (QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_srlw_temp)))
                                        : (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1 
                                           >> (0x3fU 
                                               & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2))))
                                    : ((8U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                        ? ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_WORD)
                                            ? (((QData)((IData)(
                                                                (- (IData)(
                                                                           (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_sraw_temp 
                                                                            >> 0x1fU))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_sraw_temp)))
                                            : VL_SHIFTRS_QQI(64,64,6, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1, 
                                                             (0x3fU 
                                                              & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2))))
                                        : ((9U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                            ? (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1 
                                               & vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2)
                                            : ((0xaU 
                                                == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                ? (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1 
                                                   | vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2)
                                                : (
                                                   (0xbU 
                                                    == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                    ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_IMM
                                                    : 
                                                   ((((0xdU 
                                                       == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)) 
                                                      | (0xeU 
                                                         == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))) 
                                                     | (0xcU 
                                                        == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL)))
                                                     ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_add_result
                                                     : 
                                                    ((0x15U 
                                                      == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                      ? vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_CSR_RDATA
                                                      : 
                                                     ((0x16U 
                                                       == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                       ? 
                                                      (((QData)((IData)(
                                                                        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_mul_temp[1U])) 
                                                        << 0x20U) 
                                                       | (QData)((IData)(
                                                                         vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_mul_temp[0U])))
                                                       : 
                                                      ((0x17U 
                                                        == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                        ? 
                                                       (((QData)((IData)(
                                                                         __Vtemp_h735ddc7e__0[3U])) 
                                                         << 0x20U) 
                                                        | (QData)((IData)(
                                                                          __Vtemp_h735ddc7e__0[2U])))
                                                        : 
                                                       ((0x18U 
                                                         == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                         ? 
                                                        (((QData)((IData)(
                                                                          __Vtemp_h5dff345a__0[3U])) 
                                                          << 0x20U) 
                                                         | (QData)((IData)(
                                                                           __Vtemp_h5dff345a__0[2U])))
                                                         : 
                                                        ((0x19U 
                                                          == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                          ? 
                                                         (((QData)((IData)(
                                                                           vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_mul_temp[1U])) 
                                                           << 0x20U) 
                                                          | (QData)((IData)(
                                                                            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_mul_temp[0U])))
                                                          : 
                                                         ((0x1aU 
                                                           == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                           ? 
                                                          VL_DIVS_QQQ(64, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2)
                                                           : 
                                                          ((0x1bU 
                                                            == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                            ? 
                                                           VL_DIV_QQQ(64, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2)
                                                            : 
                                                           ((0x1cU 
                                                             == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                             ? 
                                                            VL_MODDIVS_QQQ(64, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2)
                                                             : 
                                                            ((0x1dU 
                                                              == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                              ? 
                                                             VL_MODDIV_QQQ(64, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src1, vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_src2)
                                                              : 
                                                             ((0x1eU 
                                                               == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                               ? 
                                                              (((QData)((IData)(
                                                                                (- (IData)(
                                                                                (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_mul_temp[0U] 
                                                                                >> 0x1fU))))) 
                                                                << 0x20U) 
                                                               | (QData)((IData)(
                                                                                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_mul_temp[0U])))
                                                               : 
                                                              ((0x1fU 
                                                                == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                                ? 
                                                               (((QData)((IData)(
                                                                                (- (IData)(
                                                                                (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_divw_temp 
                                                                                >> 0x1fU))))) 
                                                                 << 0x20U) 
                                                                | (QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_divw_temp)))
                                                                : 
                                                               ((0x20U 
                                                                 == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                                 ? 
                                                                (((QData)((IData)(
                                                                                (- (IData)(
                                                                                (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_divuw_temp 
                                                                                >> 0x1fU))))) 
                                                                  << 0x20U) 
                                                                 | (QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_divuw_temp)))
                                                                 : 
                                                                ((0x21U 
                                                                  == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                                  ? 
                                                                 (((QData)((IData)(
                                                                                (- (IData)(
                                                                                (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_remw_temp 
                                                                                >> 0x1fU))))) 
                                                                   << 0x20U) 
                                                                  | (QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_remw_temp)))
                                                                  : 
                                                                 ((0x22U 
                                                                   == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_ALU_CTRL))
                                                                   ? 
                                                                  (((QData)((IData)(
                                                                                (- (IData)(
                                                                                (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_remuw_temp 
                                                                                >> 0x1fU))))) 
                                                                    << 0x20U) 
                                                                   | (QData)((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_remuw_temp)))
                                                                   : vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_add_result))))))))))))))))))))))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_4 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_BRANCH_OR_JUMP) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_taken));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_5 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_BRANCH_OR_JUMP) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_taken));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_6 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_BRANCH_OR_JUMP) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_taken));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_7 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_BRANCH_OR_JUMP) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_taken));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__tmp_when 
        = (1U & ((~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PREDICT_TAKEN)) 
                 | (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PC_NEXT 
                    != vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_pc_next)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_is_hit_vec_1 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_5) 
           & ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_source_pc_1 
               == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PC) 
              & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_valid) 
                 >> 1U)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_is_hit_vec_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_6) 
           & ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_source_pc_2 
               == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PC) 
              & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_valid) 
                 >> 2U)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_is_hit_vec_3 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_7) 
           & ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_source_pc_3 
               == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PC) 
              & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_valid) 
                 >> 3U)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_is_miss 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_7) 
            & ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_source_pc_3 
                != vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PC) 
               | (~ ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_valid) 
                     >> 3U)))) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_6) 
                                   & ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_source_pc_2 
                                       != vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PC) 
                                      | (~ ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_valid) 
                                            >> 2U)))) 
                                  | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_5) 
                                      & ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_source_pc_1 
                                          != vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PC) 
                                         | (~ ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_valid) 
                                               >> 1U)))) 
                                     | ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_4) 
                                        & ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_source_pc_0 
                                            != vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PC) 
                                           | (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_valid)))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_redirect_pc_next 
        = (4ULL + vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PC);
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_or_jump) {
        if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_branch_taken) {
            if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__tmp_when) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_redirect_pc_next 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_pc_next;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_redirect_valid = 0U;
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_redirect_valid 
                    = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_arbitration_isFiring;
            } else {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_redirect_valid = 0U;
            }
        } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PREDICT_TAKEN) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_redirect_pc_next 
                = (4ULL + vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PC);
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_redirect_valid = 0U;
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_redirect_valid 
                = vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_arbitration_isFiring;
        } else {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_redirect_valid = 0U;
        }
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_redirect_valid = 0U;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_write_index 
        = ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_is_hit_vec_2) 
             | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_is_hit_vec_3)) 
            << 1U) | ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_is_hit_vec_1) 
                      | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_is_hit_vec_3)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_is_hit 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_is_hit_vec_3) 
           | ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_is_hit_vec_2) 
              | ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_is_hit_vec_1) 
                 | ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_4) 
                    & ((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_source_pc_0 
                        == vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_to_execute_PC) 
                       & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_valid))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_alloc_index_willIncrement = 0U;
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_is_miss) {
        if ((3U != (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_alloc_index_value))) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_alloc_index_willIncrement = 1U;
        }
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_alloc_index_willClear = 0U;
        if ((3U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_alloc_index_value))) {
            vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_alloc_index_willClear = 1U;
        }
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_alloc_index_willClear = 0U;
    }
    if ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_redirect_valid) 
          & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_BRANCH_OR_JUMP)) 
         & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_call))) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_8 = 1U;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_next_index 
            = (3U & ((IData)(1U) + (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_curr_index_proven)));
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__tmp_when_8 = 0U;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_next_index 
            = (3U & ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_redirect_valid) 
                       & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_BRANCH_OR_JUMP)) 
                      & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_is_ret))
                      ? ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_curr_index_proven) 
                         - (IData)(1U)) : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_call_matched)
                                            ? ((IData)(1U) 
                                               + (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_curr_index))
                                            : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_ret_matched)
                                                ? ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_curr_index) 
                                                   - (IData)(1U))
                                                : (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__RAS_ras_curr_index)))));
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_arbitration_flushIt 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_redirect_valid) 
           | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1_int_en));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_arbitration_flushIt 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__execute_ALUPlugin_redirect_valid) 
           | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1_int_en));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_alloc_index_valueNext 
        = (3U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_alloc_index_value) 
                 + (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_alloc_index_willIncrement)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_alloc_index_willClear) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1__DOT__BTB_btb_alloc_index_valueNext = 0U;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_arbitration_removeIt = 0U;
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_arbitration_flushIt) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_arbitration_removeIt = 1U;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_arbitration_removeIt = 0U;
    if ((0U != (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__decode_arbitration_flushIt) 
                 << 1U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_arbitration_flushIt)))) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_arbitration_removeIt = 1U;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_fetch_flush 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__clint_1_int_en) 
           | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_arbitration_flushIt));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_instruction_stream_fifo__DOT__ports_s_ports_fire 
        = ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_cpu_rsp_valid) 
             & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__rsp_flush))) 
            & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_fetch_flush))) 
           & (~ (((3U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_instruction_stream_fifo__DOT__read_ptr)) 
                  == (3U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_instruction_stream_fifo__DOT__write_ptr))) 
                 & ((1U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_instruction_stream_fifo__DOT__read_ptr) 
                           >> 2U)) != (1U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_instruction_stream_fifo__DOT__write_ptr) 
                                             >> 2U))))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_arbitration_isValid 
        = (((((~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_pc_stream_fifo__DOT__fifo_empty)) 
              & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_instruction_stream_fifo__DOT__fifo_empty))) 
             & (2U <= (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_pc_stream_fifo__DOT__fifo_cnt))) 
            & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_arbitration_isStuckByOthers))) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_fetch_flush)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__ICachePlugin_icache_access_cmd_valid 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_valid) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_fetch_flush)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_arbitration_isFiring 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_arbitration_isValid) 
            & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_arbitration_isStuckByOthers))) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_arbitration_removeIt)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_bpu_predict_taken 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__gshare_predictor_1_predict_taken) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__ICachePlugin_icache_access_cmd_valid) 
              & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_cmd_ready_1)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_predict_taken_fifo__DOT__ports_s_ports_fire 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__ICachePlugin_icache_access_cmd_valid) 
            & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_cmd_ready_1)) 
           & (~ (((3U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_predict_taken_fifo__DOT__read_ptr)) 
                  == (3U & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_predict_taken_fifo__DOT__write_ptr))) 
                 & ((1U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_predict_taken_fifo__DOT__read_ptr) 
                           >> 2U)) != (1U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_predict_taken_fifo__DOT__write_ptr) 
                                             >> 2U))))));
    __Vtableidx1 = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_cmd_ready_1) 
                     << 4U) | ((((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__ICachePlugin_icache_access_cmd_valid) 
                                 & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_cmd_ready_1))) 
                                << 3U) | (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_arbitration_isStuckByOthers) 
                                           << 2U) | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_state))));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_state_next 
        = VSimTop__ConstPool__TABLE_h399a75b2_0[__Vtableidx1];
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__ICachePlugin_icache_access_cmd_fire_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__ICachePlugin_icache_access_cmd_valid) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_cmd_ready_1));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__is_miss 
        = ((~ ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_3) 
               | ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_2) 
                  | ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_1) 
                     | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_0))))) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__ICachePlugin_icache_access_cmd_valid) 
              & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_cmd_ready_1)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__is_hit 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_3) 
            | ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_2) 
               | ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_1) 
                  | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cache_hit_0)))) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__ICachePlugin_icache_access_cmd_valid) 
              & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_cmd_ready_1)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_predict_taken_fifo__DOT__ports_m_ports_fire 
        = (((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_predict_taken_fifo__DOT__read_ptr) 
            != (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_predict_taken_fifo__DOT__write_ptr)) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_arbitration_isFiring));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_pc_stream_fifo__DOT__ports_s_ports_fire 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__ICachePlugin_icache_access_cmd_fire_2) 
           & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__fetch_FetchPlugin_pc_stream_fifo__DOT__fifo_full)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_willClear = 0U;
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__is_miss) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_willClear = 1U;
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_done) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_willClear = 1U;
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_willIncrement = 0U;
    if ((1U & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__is_miss)))) {
        if ((1U & (~ (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_done)))) {
            if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_next_level_rsp_valid) {
                vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_willIncrement = 1U;
            }
        }
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_1 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__is_hit) 
           & (0U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_4 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__is_hit) 
           & (1U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_7 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__is_hit) 
           & (2U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_10 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__is_hit) 
           & (3U == (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__hit_id)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_valueNext 
        = (7U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                 + (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_willIncrement)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_willClear) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_valueNext = 0U;
    }
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_1) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wstrb = 0ULL;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_addr 
            = (0x7fU & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                >> 6U)));
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_2) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wstrb = 0ULL;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_addr 
            = (0x7fU & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1 
                        >> 6U));
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_3) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wstrb 
            = ((0x3fU >= (0x78U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                                   << 3U))) ? (0xffULL 
                                               << (0x78U 
                                                   & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                                                      << 3U)))
                : 0ULL);
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_addr 
            = (0x7fU & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1 
                        >> 6U));
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wstrb = 0ULL;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_addr 
            = (0x7fU & 0U);
    }
    VL_EXTEND_WQ(512,64, __Vtemp_h30e739bc__0, vlSelf->SimTop__DOT__ram_i_mem_rsp_rdata);
    VL_SHIFTL_WWI(512,512,10, __Vtemp_ha7bb5023__0, __Vtemp_h30e739bc__0, 
                  (0x3ffU & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                             << 6U)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_1) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_2) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_3) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0U] 
            = __Vtemp_ha7bb5023__0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[1U] 
            = __Vtemp_ha7bb5023__0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[2U] 
            = __Vtemp_ha7bb5023__0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[3U] 
            = __Vtemp_ha7bb5023__0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[4U] 
            = __Vtemp_ha7bb5023__0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[5U] 
            = __Vtemp_ha7bb5023__0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[6U] 
            = __Vtemp_ha7bb5023__0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[7U] 
            = __Vtemp_ha7bb5023__0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[8U] 
            = __Vtemp_ha7bb5023__0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[9U] 
            = __Vtemp_ha7bb5023__0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xaU] 
            = __Vtemp_ha7bb5023__0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xbU] 
            = __Vtemp_ha7bb5023__0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xcU] 
            = __Vtemp_ha7bb5023__0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xdU] 
            = __Vtemp_ha7bb5023__0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xeU] 
            = __Vtemp_ha7bb5023__0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xfU] 
            = __Vtemp_ha7bb5023__0[0xfU];
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_1) 
           | ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_2) 
              | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_3)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_1)
            ? 0U : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_2)
                     ? 0U : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_3)
                              ? (0xffffU & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_1549) 
                                            << (0x1fU 
                                                & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                                                   << 1U))))
                              : 0U)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_4) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wstrb = 0ULL;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_addr 
            = (0x7fU & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                >> 6U)));
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_5) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wstrb = 0ULL;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_addr 
            = (0x7fU & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1 
                        >> 6U));
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_6) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wstrb 
            = ((0x3fU >= (0x78U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                                   << 3U))) ? (0xffULL 
                                               << (0x78U 
                                                   & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                                                      << 3U)))
                : 0ULL);
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_addr 
            = (0x7fU & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1 
                        >> 6U));
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wstrb = 0ULL;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_addr 
            = (0x7fU & 0U);
    }
    VL_EXTEND_WQ(512,64, __Vtemp_h30e739bc__1, vlSelf->SimTop__DOT__ram_i_mem_rsp_rdata);
    VL_SHIFTL_WWI(512,512,10, __Vtemp_h2cc72c03__0, __Vtemp_h30e739bc__1, 
                  (0x3ffU & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                             << 6U)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_4) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_5) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_6) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0U] 
            = __Vtemp_h2cc72c03__0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[1U] 
            = __Vtemp_h2cc72c03__0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[2U] 
            = __Vtemp_h2cc72c03__0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[3U] 
            = __Vtemp_h2cc72c03__0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[4U] 
            = __Vtemp_h2cc72c03__0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[5U] 
            = __Vtemp_h2cc72c03__0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[6U] 
            = __Vtemp_h2cc72c03__0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[7U] 
            = __Vtemp_h2cc72c03__0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[8U] 
            = __Vtemp_h2cc72c03__0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[9U] 
            = __Vtemp_h2cc72c03__0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xaU] 
            = __Vtemp_h2cc72c03__0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xbU] 
            = __Vtemp_h2cc72c03__0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xcU] 
            = __Vtemp_h2cc72c03__0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xdU] 
            = __Vtemp_h2cc72c03__0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xeU] 
            = __Vtemp_h2cc72c03__0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xfU] 
            = __Vtemp_h2cc72c03__0[0xfU];
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_4) 
           | ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_5) 
              | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_6)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_4)
            ? 0U : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_5)
                     ? 0U : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_6)
                              ? (0xffffU & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_1550) 
                                            << (0x1fU 
                                                & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                                                   << 1U))))
                              : 0U)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_7) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wstrb = 0ULL;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_addr 
            = (0x7fU & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                >> 6U)));
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_8) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wstrb = 0ULL;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_addr 
            = (0x7fU & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1 
                        >> 6U));
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_9) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wstrb 
            = ((0x3fU >= (0x78U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                                   << 3U))) ? (0xffULL 
                                               << (0x78U 
                                                   & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                                                      << 3U)))
                : 0ULL);
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_addr 
            = (0x7fU & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1 
                        >> 6U));
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wstrb = 0ULL;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_addr 
            = (0x7fU & 0U);
    }
    VL_EXTEND_WQ(512,64, __Vtemp_h30e739bc__2, vlSelf->SimTop__DOT__ram_i_mem_rsp_rdata);
    VL_SHIFTL_WWI(512,512,10, __Vtemp_h4939272c__0, __Vtemp_h30e739bc__2, 
                  (0x3ffU & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                             << 6U)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_7) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_8) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_9) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0U] 
            = __Vtemp_h4939272c__0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[1U] 
            = __Vtemp_h4939272c__0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[2U] 
            = __Vtemp_h4939272c__0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[3U] 
            = __Vtemp_h4939272c__0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[4U] 
            = __Vtemp_h4939272c__0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[5U] 
            = __Vtemp_h4939272c__0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[6U] 
            = __Vtemp_h4939272c__0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[7U] 
            = __Vtemp_h4939272c__0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[8U] 
            = __Vtemp_h4939272c__0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[9U] 
            = __Vtemp_h4939272c__0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xaU] 
            = __Vtemp_h4939272c__0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xbU] 
            = __Vtemp_h4939272c__0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xcU] 
            = __Vtemp_h4939272c__0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xdU] 
            = __Vtemp_h4939272c__0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xeU] 
            = __Vtemp_h4939272c__0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xfU] 
            = __Vtemp_h4939272c__0[0xfU];
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_7) 
           | ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_8) 
              | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_9)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_7)
            ? 0U : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_8)
                     ? 0U : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_9)
                              ? (0xffffU & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_1551) 
                                            << (0x1fU 
                                                & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                                                   << 1U))))
                              : 0U)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_10) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wstrb = 0ULL;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_addr 
            = (0x7fU & (IData)((vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__pc_next 
                                >> 6U)));
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_11) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wstrb = 0ULL;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_addr 
            = (0x7fU & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1 
                        >> 6U));
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_12) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wstrb 
            = ((0x3fU >= (0x78U & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                                   << 3U))) ? (0xffULL 
                                               << (0x78U 
                                                   & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                                                      << 3U)))
                : 0ULL);
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_addr 
            = (0x7fU & (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__cpu_addr_d1 
                        >> 6U));
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wstrb = 0ULL;
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_addr 
            = (0x7fU & 0U);
    }
    VL_EXTEND_WQ(512,64, __Vtemp_h30e739bc__3, vlSelf->SimTop__DOT__ram_i_mem_rsp_rdata);
    VL_SHIFTL_WWI(512,512,10, __Vtemp_h20b1b6f6__0, __Vtemp_h30e739bc__3, 
                  (0x3ffU & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                             << 6U)));
    if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_10) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_11) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    } else if (vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_12) {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0U] 
            = __Vtemp_h20b1b6f6__0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[1U] 
            = __Vtemp_h20b1b6f6__0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[2U] 
            = __Vtemp_h20b1b6f6__0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[3U] 
            = __Vtemp_h20b1b6f6__0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[4U] 
            = __Vtemp_h20b1b6f6__0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[5U] 
            = __Vtemp_h20b1b6f6__0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[6U] 
            = __Vtemp_h20b1b6f6__0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[7U] 
            = __Vtemp_h20b1b6f6__0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[8U] 
            = __Vtemp_h20b1b6f6__0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[9U] 
            = __Vtemp_h20b1b6f6__0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xaU] 
            = __Vtemp_h20b1b6f6__0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xbU] 
            = __Vtemp_h20b1b6f6__0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xcU] 
            = __Vtemp_h20b1b6f6__0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xdU] 
            = __Vtemp_h20b1b6f6__0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xeU] 
            = __Vtemp_h20b1b6f6__0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xfU] 
            = __Vtemp_h20b1b6f6__0[0xfU];
    } else {
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[1U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[2U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[3U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[4U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[5U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[6U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[7U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[8U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[9U] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xaU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xbU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xcU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xdU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xeU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wdata[0xfU] 
            = VSimTop__ConstPool__CONST_h93e1b771_0[0xfU];
    }
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_10) 
           | ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_11) 
              | (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_12)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_10)
            ? 0U : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_11)
                     ? 0U : ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_when_12)
                              ? (0xffffU & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__tmp_1552) 
                                            << (0x1fU 
                                                & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1__DOT__next_level_data_cnt_value) 
                                                   << 1U))))
                              : 0U)));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_0_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_1_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen) 
              >> 1U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_2_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen) 
              >> 2U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_3_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen) 
              >> 3U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_4_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen) 
              >> 4U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_5_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen) 
              >> 5U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_6_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen) 
              >> 6U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_7_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen) 
              >> 7U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_8_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen) 
              >> 8U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_9_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen) 
              >> 9U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_10_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen) 
              >> 0xaU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_11_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen) 
              >> 0xbU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_12_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen) 
              >> 0xcU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_13_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen) 
              >> 0xdU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_14_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen) 
              >> 0xeU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_0_banks_15_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_0_ports_cmd_payload_wen) 
              >> 0xfU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_0_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_1_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen) 
              >> 1U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_2_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen) 
              >> 2U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_3_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen) 
              >> 3U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_4_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen) 
              >> 4U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_5_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen) 
              >> 5U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_6_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen) 
              >> 6U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_7_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen) 
              >> 7U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_8_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen) 
              >> 8U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_9_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen) 
              >> 9U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_10_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen) 
              >> 0xaU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_11_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen) 
              >> 0xbU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_12_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen) 
              >> 0xcU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_13_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen) 
              >> 0xdU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_14_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen) 
              >> 0xeU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_1_banks_15_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_1_ports_cmd_payload_wen) 
              >> 0xfU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_0_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_1_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen) 
              >> 1U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_2_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen) 
              >> 2U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_3_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen) 
              >> 3U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_4_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen) 
              >> 4U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_5_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen) 
              >> 5U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_6_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen) 
              >> 6U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_7_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen) 
              >> 7U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_8_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen) 
              >> 8U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_9_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen) 
              >> 9U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_10_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen) 
              >> 0xaU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_11_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen) 
              >> 0xbU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_12_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen) 
              >> 0xcU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_13_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen) 
              >> 0xdU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_14_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen) 
              >> 0xeU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_2_banks_15_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_2_ports_cmd_payload_wen) 
              >> 0xfU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_0_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & (IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_1_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen) 
              >> 1U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_2_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen) 
              >> 2U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_3_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen) 
              >> 3U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_4_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen) 
              >> 4U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_5_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen) 
              >> 5U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_6_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen) 
              >> 6U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_7_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen) 
              >> 7U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_8_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen) 
              >> 8U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_9_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen) 
              >> 9U));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_10_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen) 
              >> 0xaU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_11_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen) 
              >> 0xbU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_12_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen) 
              >> 0xcU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_13_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen) 
              >> 0xdU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_14_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen) 
              >> 0xeU));
    vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__sramBanks_2__DOT__tmp_sram_3_banks_15_bank_port_2 
        = ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_valid) 
           & ((IData)(vlSelf->SimTop__DOT__u_DandRiscvSimple__DOT__iCache_1_sram_3_ports_cmd_payload_wen) 
              >> 0xfU));
}
