Release 14.5 Map P.58f (nt64)
Xilinx Map Application Log File for Design 'main'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-fgg484-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr
off -lc off -power off -o main_map.ncd main.ngd main.pcf 
Target Device  : xc6slx45
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Jun 11 02:54:00 2015

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3159 - The DCM, variable_freq_clk_generator_inst/DCM_CLKGEN_1, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these
   clock domains must be constrained using FROM/TO constraints.
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 9

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 1 | SETUP       |    -3.681ns|    87.169ns|      39|       58595
  0 ns HIGH 50%                             | HOLD        |     0.216ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
* TS_variable_freq_clk_generator_inst_clkou | SETUP       |    -1.697ns|    54.343ns|       9|       14833
  t_i_0 = PERIOD TIMEGRP "variable_freq_clk | HOLD        |     0.132ns|            |       0|           0
  _generator_inst_clkout_i_0" TS_SYS_CLK3 / |             |            |            |        |            
   0.84 HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns V | SETUP       |    -1.143ns|     3.143ns|       4|        4572
  ALID 2 ns BEFORE COMP "okUH<0>" "RISING"  | HOLD        |     0.849ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
* TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 n | SETUP       |    -1.143ns|     3.143ns|      16|       18288
  s VALID 4 ns BEFORE COMP "okUH<0>" "RISIN | HOLD        |     2.849ns|            |       0|           0
  G"                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_ | SETUP       |     6.019ns|     3.901ns|       0|           0
  dcm0_clk0" TS_okHostClk PHASE -0.93 ns HI | HOLD        |    -0.097ns|            |      56|        5312
  GH 50%                                    | MINPERIOD   |     3.930ns|     5.990ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_SDRAM_FIFO_inst_memc3_infrastructure_i | SETUP       |     0.283ns|    32.536ns|       9|        1384
  nst_clk0_bufg_in_0 = PERIOD TIMEGRP "SDRA | HOLD        |     0.060ns|            |       0|           0
  M_FIFO_inst_memc3_infrastructure_inst_clk |             |            |            |        |            
  0_bufg_in_0" TS_SYS_CLK3 / 0.125 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SDRAM_FIFO_inst_memc3_infrastructure_i | MINPERIOD   |     3.401ns|     1.599ns|       0|           0
  nst_clk_2x_180 = PERIOD TIMEGRP "SDRAM_FI |             |            |            |        |            
  FO_inst_memc3_infrastructure_inst_clk_2x_ |             |            |            |        |            
  180" TS_okSysClk / 2 PHASE 2.5 ns HIGH 50 |             |            |            |        |            
  %                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SDRAM_FIFO_inst_memc3_infrastructure_i | MINPERIOD   |     3.401ns|     1.599ns|       0|           0
  nst_clk_2x_0 = PERIOD TIMEGRP "SDRAM_FIFO |             |            |            |        |            
  _inst_memc3_infrastructure_inst_clk_2x_0" |             |            |            |        |            
   TS_okSysClk / 2 HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SDRAM_FIFO_inst_memc3_infrastructure_i | MINPERIOD   |     3.401ns|     1.599ns|       0|           0
  nst_clk_2x_180_0 = PERIOD TIMEGRP "SDRAM_ |             |            |            |        |            
  FIFO_inst_memc3_infrastructure_inst_clk_2 |             |            |            |        |            
  x_180_0" TS_SYS_CLK3 / 2 PHASE 2.5 ns HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SDRAM_FIFO_inst_memc3_infrastructure_i | MINPERIOD   |     3.401ns|     1.599ns|       0|           0
  nst_clk_2x_0_0 = PERIOD TIMEGRP "SDRAM_FI |             |            |            |        |            
  FO_inst_memc3_infrastructure_inst_clk_2x_ |             |            |            |        |            
  0_0" TS_SYS_CLK3 / 2 HIGH 50%             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_okSysClk = PERIOD TIMEGRP "okSysClk" 1 | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  0 ns HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns | MAXDELAY    |     4.008ns|     3.992ns|       0|           0
   AFTER COMP "okUH<0>" "RISING"            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8  | MAXDELAY    |     4.008ns|     3.992ns|       0|           0
  ns AFTER COMP "okUH<0>" "RISING"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_okHostClk = PERIOD TIMEGRP "okHostClk" | MINLOWPULSE |     4.580ns|     5.340ns|       0|           0
   9.92 ns HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_variable_freq_clk_generator_inst_clkou | MINPERIOD   |     8.334ns|     3.570ns|       0|           0
  t_i = PERIOD TIMEGRP "variable_freq_clk_g |             |            |            |        |            
  enerator_inst_clkout_i" TS_okSysClk / 0.8 |             |            |            |        |            
  4 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SDRAM_FIFO_inst_memc3_infrastructure_i | SETUP       |    36.960ns|     3.040ns|       0|           0
  nst_mcb_drp_clk_bufg_in_0 = PERIOD TIMEGR | HOLD        |     0.019ns|            |       0|           0
  P "SDRAM_FIFO_inst_memc3_infrastructure_i |             |            |            |        |            
  nst_mcb_drp_clk_bufg_in_0" TS_SYS_CLK3 /  |             |            |            |        |            
  0.25 HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SDRAM_FIFO_inst_memc3_infrastructure_i | MINPERIOD   |    37.334ns|     2.666ns|       0|           0
  nst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP  |             |            |            |        |            
  "SDRAM_FIFO_inst_memc3_infrastructure_ins |             |            |            |        |            
  t_mcb_drp_clk_bufg_in" TS_okSysClk / 0.25 |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SDRAM_FIFO_inst_memc3_infrastructure_i | MINPERIOD   |    76.430ns|     3.570ns|       0|           0
  nst_clk0_bufg_in = PERIOD TIMEGRP "SDRAM_ |             |            |            |        |            
  FIFO_inst_memc3_infrastructure_inst_clk0_ |             |            |            |        |            
  bufg_in" TS_okSysClk / 0.125 HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_okHostClk                   |      9.920ns|      5.340ns|      5.990ns|            0|           56|            0|   
    49325|
| TS_host_dcm0_clk0             |      9.920ns|      5.990ns|          N/A|           56|            0|        49325|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

Derived Constraints for TS_okSysClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_okSysClk                    |     10.000ns|      5.340ns|      3.198ns|            0|            0|            0|   
        0|
| TS_SDRAM_FIFO_inst_memc3_infra|     40.000ns|      2.666ns|          N/A|            0|            0|            0|   
        0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |   
         |
| g_in                          |             |             |             |             |             |             |   
         |
| TS_SDRAM_FIFO_inst_memc3_infra|      5.000ns|      1.599ns|          N/A|            0|            0|            0|   
        0|
| structure_inst_clk_2x_180     |             |             |             |             |             |             |   
         |
| TS_SDRAM_FIFO_inst_memc3_infra|      5.000ns|      1.599ns|          N/A|            0|            0|            0|   
        0|
| structure_inst_clk_2x_0       |             |             |             |             |             |             |   
         |
| TS_SDRAM_FIFO_inst_memc3_infra|     80.000ns|      3.570ns|          N/A|            0|            0|            0|   
        0|
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |   
         |
| TS_variable_freq_clk_generator|     11.905ns|      3.570ns|          N/A|            0|            0|            0|   
        0|
| _inst_clkout_i                |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_SYS_CLK3                    |     10.000ns|     87.169ns|     45.648ns|           39|           18|        25977|   
 11791070|
| TS_SDRAM_FIFO_inst_memc3_infra|     40.000ns|      3.040ns|          N/A|            0|            0|        14178|   
        0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |   
         |
| g_in_0                        |             |             |             |             |             |             |   
         |
| TS_SDRAM_FIFO_inst_memc3_infra|      5.000ns|      1.599ns|          N/A|            0|            0|            0|   
        0|
| structure_inst_clk_2x_180_0   |             |             |             |             |             |             |   
         |
| TS_SDRAM_FIFO_inst_memc3_infra|      5.000ns|      1.599ns|          N/A|            0|            0|            0|   
        0|
| structure_inst_clk_2x_0_0     |             |             |             |             |             |             |   
         |
| TS_SDRAM_FIFO_inst_memc3_infra|     80.000ns|     32.536ns|          N/A|            9|            0|         4126|   
        0|
| structure_inst_clk0_bufg_in_0 |             |             |             |             |             |             |   
         |
| TS_variable_freq_clk_generator|     11.905ns|     54.343ns|          N/A|            9|            0|     11772766|   
        0|
| _inst_clkout_i_0              |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

6 constraints not met.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 19 secs 
Total CPU  time at the beginning of Placer: 19 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:45b76cdd) REAL time: 21 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:45b76cdd) REAL time: 22 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:611393d) REAL time: 22 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f118c2e0) REAL time: 47 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:f118c2e0) REAL time: 47 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:f118c2e0) REAL time: 47 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:f118c2e0) REAL time: 47 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f118c2e0) REAL time: 47 secs 

Phase 9.8  Global Placement
.....................
.............................................
................................................................................................................................................
...................................................................................................................................................................
.............................
Phase 9.8  Global Placement (Checksum:11147c56) REAL time: 2 mins 9 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:11147c56) REAL time: 2 mins 10 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:1bd56e70) REAL time: 2 mins 39 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:1bd56e70) REAL time: 2 mins 39 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:55f70de0) REAL time: 2 mins 39 secs 

Total REAL time to Placer completion: 2 mins 50 secs 
Total CPU  time to Placer completion: 2 mins 54 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net ep43trigin<0> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net ep43trigin<1> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net ep43trigin<5> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net ep43trigin<7> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net ep46trigin<0> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net ep43trigin<11> is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net ep43trigin<13> is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net ep46trigin<5> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1414 - Issue with pin connections and/or configuration
   on
   block:<SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr
   _delay_obuft[5].delay_addr_inst>:<IODELAY2_IODELAY2>.  When DELAY_SRC is not
   IO programming the T input pin is not used and will be ignored.
WARNING:PhysDesignRules:1414 - Issue with pin connections and/or configuration
   on
   block:<SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr
   _delay_obuft[6].delay_addr_inst>:<IODELAY2_IODELAY2>.  When DELAY_SRC is not
   IO programming the T input pin is not used and will be ignored.
WARNING:PhysDesignRules:1414 - Issue with pin connections and/or configuration
   on
   block:<SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr
   _delay_obuft[7].delay_addr_inst>:<IODELAY2_IODELAY2>.  When DELAY_SRC is not
   IO programming the T input pin is not used and will be ignored.
WARNING:PhysDesignRules:1414 - Issue with pin connections and/or configuration
   on
   block:<SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr
   _delay_obuft[8].delay_addr_inst>:<IODELAY2_IODELAY2>.  When DELAY_SRC is not
   IO programming the T input pin is not used and will be ignored.
WARNING:PhysDesignRules:1414 - Issue with pin connections and/or configuration
   on
   block:<SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr
   _delay_obuft[9].delay_addr_inst>:<IODELAY2_IODELAY2>.  When DELAY_SRC is not
   IO programming the T input pin is not used and will be ignored.
WARNING:PhysDesignRules:1414 - Issue with pin connections and/or configuration
   on
   block:<SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr
   _delay_obuft[10].delay_addr_inst>:<IODELAY2_IODELAY2>.  When DELAY_SRC is not
   IO programming the T input pin is not used and will be ignored.
WARNING:PhysDesignRules:1414 - Issue with pin connections and/or configuration
   on
   block:<SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr
   _delay_obuft[0].delay_addr_inst>:<IODELAY2_IODELAY2>.  When DELAY_SRC is not
   IO programming the T input pin is not used and will be ignored.
WARNING:PhysDesignRules:1414 - Issue with pin connections and/or configuration
   on
   block:<SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr
   _delay_obuft[11].delay_addr_inst>:<IODELAY2_IODELAY2>.  When DELAY_SRC is not
   IO programming the T input pin is not used and will be ignored.
WARNING:PhysDesignRules:1414 - Issue with pin connections and/or configuration
   on
   block:<SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr
   _delay_obuft[1].delay_addr_inst>:<IODELAY2_IODELAY2>.  When DELAY_SRC is not
   IO programming the T input pin is not used and will be ignored.
WARNING:PhysDesignRules:1414 - Issue with pin connections and/or configuration
   on
   block:<SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr
   _delay_obuft[12].delay_addr_inst>:<IODELAY2_IODELAY2>.  When DELAY_SRC is not
   IO programming the T input pin is not used and will be ignored.
WARNING:PhysDesignRules:1414 - Issue with pin connections and/or configuration
   on
   block:<SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr
   _delay_obuft[2].delay_addr_inst>:<IODELAY2_IODELAY2>.  When DELAY_SRC is not
   IO programming the T input pin is not used and will be ignored.
WARNING:PhysDesignRules:1414 - Issue with pin connections and/or configuration
   on
   block:<SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr
   _delay_obuft[3].delay_addr_inst>:<IODELAY2_IODELAY2>.  When DELAY_SRC is not
   IO programming the T input pin is not used and will be ignored.
WARNING:PhysDesignRules:1414 - Issue with pin connections and/or configuration
   on
   block:<SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr
   _delay_obuft[4].delay_addr_inst>:<IODELAY2_IODELAY2>.  When DELAY_SRC is not
   IO programming the T input pin is not used and will be ignored.
ERROR:PhysDesignRules:2449 - The computed value for the VCO operating frequency
   of PLL_ADV instance SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv is
   calculated to be 200.000000 MHz. This falls below the operating range of the
   PLL VCO frequency for this device of 400.000000 - 1000.000000 MHz. Please
   adjust either the input frequency CLKINx_PERIOD, multiplication factor
   CLKFBOUT_MULT or the division factor DIVCLK_DIVIDE, in order to achieve a VCO
   frequency within the rated operating range for this device. 
ERROR:Pack:1642 - Errors in physical DRC.

Mapping completed.
See MAP report file "main_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :  25
