/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire [10:0] _04_;
  wire [22:0] _05_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [29:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [21:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_53z;
  wire [5:0] celloutsig_0_54z;
  wire [2:0] celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire [13:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [20:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[151] | ~(in_data[105]);
  assign celloutsig_1_4z = in_data[106] | ~(_00_);
  assign celloutsig_1_6z = celloutsig_1_4z | ~(celloutsig_1_2z);
  assign celloutsig_1_8z = celloutsig_1_7z | ~(_01_);
  assign celloutsig_1_12z = celloutsig_1_11z[8] | ~(in_data[153]);
  assign celloutsig_0_7z = celloutsig_0_5z[1] | ~(celloutsig_0_0z[10]);
  assign celloutsig_0_8z = celloutsig_0_5z[2] | ~(celloutsig_0_6z[8]);
  assign celloutsig_0_9z = celloutsig_0_3z | ~(celloutsig_0_8z);
  assign celloutsig_0_10z = celloutsig_0_0z[9] | ~(celloutsig_0_4z[17]);
  assign celloutsig_0_13z = celloutsig_0_6z[15] | ~(celloutsig_0_7z);
  assign celloutsig_0_0z = in_data[44:33] + in_data[61:50];
  assign celloutsig_0_54z = { celloutsig_0_19z[6], celloutsig_0_23z } + { celloutsig_0_23z, celloutsig_0_33z };
  assign celloutsig_1_11z = { in_data[173:171], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, _03_[5], _00_, _01_, _03_[2:0] } + { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_14z = { celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z } + { in_data[166:165], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_18z = { in_data[128:121], celloutsig_1_0z, celloutsig_1_15z } + { celloutsig_1_5z[18:10], celloutsig_1_14z };
  assign celloutsig_0_19z = { in_data[74:69], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z } + { celloutsig_0_11z[2:1], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, _04_[3:0] };
  assign celloutsig_0_22z = celloutsig_0_19z + { celloutsig_0_6z[14:5], celloutsig_0_3z };
  reg [5:0] _23_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _23_ <= 6'h00;
    else _23_ <= in_data[187:182];
  assign { _03_[5], _00_, _01_, _03_[2:0] } = _23_;
  reg [3:0] _24_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 4'h0;
    else _24_ <= in_data[9:6];
  assign _04_[3:0] = _24_;
  reg [22:0] _25_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _25_ <= 23'h000000;
    else _25_ <= { celloutsig_0_22z[6:0], celloutsig_0_10z, celloutsig_0_24z };
  assign { _02_, _05_[21:0] } = _25_;
  assign celloutsig_0_3z = ~^ celloutsig_0_2z[15:13];
  assign celloutsig_0_33z = ~^ { celloutsig_0_4z[11:8], celloutsig_0_12z };
  assign celloutsig_1_2z = ~^ in_data[143:131];
  assign celloutsig_1_3z = ~^ { in_data[135], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_7z = ~^ { in_data[108:105], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_5z[0], celloutsig_0_0z, celloutsig_0_5z } <<< celloutsig_0_2z;
  assign celloutsig_1_10z = { _00_, _01_, _03_[2:0] } <<< { celloutsig_1_5z[6:5], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_16z = { celloutsig_1_15z[3], _03_[5], _00_, _01_, _03_[2:0] } <<< { celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_12z = celloutsig_0_1z[24:20] <<< in_data[29:25];
  assign celloutsig_0_1z = in_data[38:9] <<< in_data[95:66];
  assign celloutsig_0_18z = celloutsig_0_6z[15:7] <<< { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_23z = celloutsig_0_18z[7:3] <<< celloutsig_0_19z[10:6];
  assign celloutsig_0_4z = { celloutsig_0_1z[22:13], celloutsig_0_0z } - { in_data[52:43], celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_0z[10:8] - celloutsig_0_2z[14:12];
  assign celloutsig_0_53z = _05_[9:6] - { celloutsig_0_18z[7:5], celloutsig_0_13z };
  assign celloutsig_1_5z = { in_data[140:126], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } - { _03_[5], _00_, _01_, _03_[2:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, _03_[5], _00_, _01_, _03_[2:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_9z = { _03_[0], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z } - { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_15z = celloutsig_1_5z[9:5] - { celloutsig_1_9z[4:2], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_5z[10:1] - { celloutsig_1_18z[10:8], celloutsig_1_16z };
  assign celloutsig_0_11z = { celloutsig_0_6z[8], celloutsig_0_3z, celloutsig_0_9z } - celloutsig_0_6z[8:6];
  assign celloutsig_0_2z = celloutsig_0_1z[24:9] - { celloutsig_0_1z[13:10], celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_0z[11:10], celloutsig_0_10z, celloutsig_0_0z } - { celloutsig_0_18z[7:0], celloutsig_0_11z, _04_[3:0] };
  assign { _03_[11:6], _03_[4:3] } = { in_data[173:171], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, _00_, _01_ };
  assign _04_[10:4] = { celloutsig_0_11z[2:1], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z };
  assign _05_[22] = _02_;
  assign { out_data[141:128], out_data[105:96], out_data[35:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
