<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/EDMA_FAQ_for_OMAPL13x_C674x_devices by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 14:32:16 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>EDMA FAQ for OMAPL13x C674x devices - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"EDMA_FAQ_for_OMAPL13x_C674x_devices","wgTitle":"EDMA FAQ for OMAPL13x C674x devices","wgCurRevisionId":228572,"wgRevisionId":228572,"wgArticleId":42065,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["OMAP-L1x"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"EDMA_FAQ_for_OMAPL13x_C674x_devices","wgRelevantArticleId":42065,"wgRequestId":"2ca7cc8260d9077cf7e43b52","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-EDMA_FAQ_for_OMAPL13x_C674x_devices rootpage-EDMA_FAQ_for_OMAPL13x_C674x_devices skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">EDMA FAQ for OMAPL13x C674x devices</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#EDMA_FAQ_for_OMAPL13x.2FC674x_devices"><span class="tocnumber">1</span> <span class="toctext">EDMA FAQ for OMAPL13x/C674x devices</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Overview"><span class="tocnumber">1.1</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#FAQ"><span class="tocnumber">1.2</span> <span class="toctext">FAQ</span></a>
<ul>
<li class="toclevel-3 tocsection-4"><a href="#Q._Could_you_please_guide_efficient_EDMA_setting_to_send_4Kbyte_data_from_internal_memory_to_DDR2_memory_in_OMAPL138.3F"><span class="tocnumber">1.2.1</span> <span class="toctext">Q. Could you please guide efficient EDMA setting to send 4Kbyte data from internal memory to DDR2 memory in OMAPL138?</span></a></li>
<li class="toclevel-3 tocsection-5"><a href="#Q._Did_the_EDMA_transfer_controller_would_hang_on_read_if_BCNT.3D0.3F_Is_BCNT.3D0_valid.3F"><span class="tocnumber">1.2.2</span> <span class="toctext">Q. Did the EDMA transfer controller would hang on read if BCNT=0? Is BCNT=0 valid?</span></a></li>
<li class="toclevel-3 tocsection-6"><a href="#Q._How_to_setup_QDMA_to_request_channel_in_C6748_and_what_is_the_mechanism_to_trigger_QDMA_event_to_initiate_transfer.3F"><span class="tocnumber">1.2.3</span> <span class="toctext">Q. How to setup QDMA to request channel in C6748 and what is the mechanism to trigger QDMA event to initiate transfer?</span></a></li>
<li class="toclevel-3 tocsection-7"><a href="#Q._Can_we_request_.22link.22_channel_as_similar_to_DMA.2FQDMA_channels_in_C6748_to_acquire_live_channel_associated_with_unique_PaRAM_set_to_it.3F"><span class="tocnumber">1.2.4</span> <span class="toctext">Q. Can we request "link" channel as similar to DMA/QDMA channels in C6748 to acquire live channel associated with unique PaRAM set to it?</span></a></li>
<li class="toclevel-3 tocsection-8"><a href="#Q._If_I_am_able_to_request_a_channel_from_EDMA_handle_instance_1_instead_of_handle_instance_0.2C_Can_I_still_assign_it_to_queue_0_or_does_handle_instance_1_have_a_specific_set_of_queues.3F"><span class="tocnumber">1.2.5</span> <span class="toctext">Q. If I am able to request a channel from EDMA handle instance 1 instead of handle instance 0, Can I still assign it to queue 0 or does handle instance 1 have a specific set of queues?</span></a></li>
<li class="toclevel-3 tocsection-9"><a href="#Q._If_I_want_to_do_2_bytes_at_a_time_until_the_buffer_size_is_reached_and_then_interrupt_me_when_I_have_a_complete_buffer._How_does_one_accomplish_this_in_OMAPL138.3F"><span class="tocnumber">1.2.6</span> <span class="toctext">Q. If I want to do 2 bytes at a time until the buffer size is reached and then interrupt me when I have a complete buffer.  How does one accomplish this in OMAPL138?</span></a></li>
<li class="toclevel-3 tocsection-10"><a href="#Q._I_am_having_a_hard_time_finding_a_clear_explanation_about_what_FIFO_mode_is_and_when_to_use_it.3F"><span class="tocnumber">1.2.7</span> <span class="toctext">Q. I am having a hard time finding a clear explanation about what FIFO mode is and when to use it?</span></a></li>
<li class="toclevel-3 tocsection-11"><a href="#Q._What_is_the_significance_of_BCNTRLD_value_in_EDMA_PaRAM_Set_and_what_this_value_is_used_for_.3F"><span class="tocnumber">1.2.8</span> <span class="toctext">Q. What is the significance of BCNTRLD value in EDMA PaRAM Set and what this value is used for&#160;?</span></a></li>
<li class="toclevel-3 tocsection-12"><a href="#Q._Do_we_have_any_tutorial_for_EDMA3_LLD_API_to_program_for_various_types_of_transfers.3F"><span class="tocnumber">1.2.9</span> <span class="toctext">Q. Do we have any tutorial for EDMA3 LLD API to program for various types of transfers?</span></a></li>
<li class="toclevel-3 tocsection-13"><a href="#Q._How_can_I_troubleshoot_to_find_out_whether_the_PaRAM_Sets_are_correctly_linking_even_after_interrupt_is_fired_correctly.3F"><span class="tocnumber">1.2.10</span> <span class="toctext">Q. How can I troubleshoot to find out whether the PaRAM Sets are correctly linking even after interrupt is fired correctly?</span></a></li>
<li class="toclevel-3 tocsection-14"><a href="#Q._Are_there_any_method_to_speedup_the_access_of_the_EDMA_register.3F"><span class="tocnumber">1.2.11</span> <span class="toctext">Q. Are there any method to speedup the access of the EDMA register?</span></a></li>
<li class="toclevel-3 tocsection-15"><a href="#Q._Is_it_possible_to_implement_receive_timeout_in_DMA_FIFO_mode_using_UART.3F"><span class="tocnumber">1.2.12</span> <span class="toctext">Q. Is it possible to implement receive timeout in DMA FIFO mode using UART?</span></a></li>
</ul>
</li>
</ul>
</li>
</ul>
</div>

<h1><span id="EDMA_FAQ_for_OMAPL13x/C674x_devices"></span><span class="mw-headline" id="EDMA_FAQ_for_OMAPL13x.2FC674x_devices">EDMA FAQ for OMAPL13x/C674x devices</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;section=1" title="Edit section: EDMA FAQ for OMAPL13x/C674x devices">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;section=2" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>This wiki article is a collection of frequently asked questions (FAQ) on EDMA on OMAPL13x/C674x devices, along with some useful collateral and software reference links.
</p>
<h2><span class="mw-headline" id="FAQ">FAQ</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;section=3" title="Edit section: FAQ">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span id="Q._Could_you_please_guide_efficient_EDMA_setting_to_send_4Kbyte_data_from_internal_memory_to_DDR2_memory_in_OMAPL138?"></span><span class="mw-headline" id="Q._Could_you_please_guide_efficient_EDMA_setting_to_send_4Kbyte_data_from_internal_memory_to_DDR2_memory_in_OMAPL138.3F">Q. Could you please guide efficient EDMA setting to send 4Kbyte data from internal memory to DDR2 memory in OMAPL138?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;section=4" title="Edit section: Q. Could you please guide efficient EDMA setting to send 4Kbyte data from internal memory to DDR2 memory in OMAPL138?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Answer:</b>
</p><p>Usually, the read rate setting and default burst size (DBS) setting of the EDMA transfer controller can be varied to throttle the data rate of EDMA background transfers.  The read rate setting can control the number of EDMA clock cycles between read command and the DBS setting specifies the maximum number of bytes per read command issued by the transfer controller. For more info. on the EDMA transfer configuration as well the data projected on&#160;% memory bandwidth utilization by EDMA activities with read rate variations for all DBS, please refer the below wiki:
</p><p><a rel="nofollow" class="external free" href="EDMA_Background_Activity_for_OMAP-L1x/C674x/AM1x_Throughput_Measurements.html">http://processors.wiki.ti.com/index.php/EDMA_Background_Activity_for_OMAP-L1x/C674x/AM1x_Throughput_Measurements</a>
</p><p>In general, the max. EDMA throughput quoted is roughly 80-90% throughput possible from external memory (mDDR) or internal RAMs ... i.e. e.g. for DDR2 it would be 150 MHz x 2 (double data rate) x 2 (16 bits) = 600 Mbytes/sec but this throughput is for 4k buffer , A sync mode , Self chained &amp; linking enabled EDMA configuration. Typically the best throughput you can get from EDMA would depend on the max throughput of the slower end point (source or dest) , so if you are doing L2 to EMIFA transfers, the best throughput possible will be max theoretical throughput achievable by EMIFA (and not L2) etc.
</p>
<h3><span id="Q._Did_the_EDMA_transfer_controller_would_hang_on_read_if_BCNT=0?_Is_BCNT=0_valid?"></span><span class="mw-headline" id="Q._Did_the_EDMA_transfer_controller_would_hang_on_read_if_BCNT.3D0.3F_Is_BCNT.3D0_valid.3F">Q. Did the EDMA transfer controller would hang on read if BCNT=0? Is BCNT=0 valid?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;section=5" title="Edit section: Q. Did the EDMA transfer controller would hang on read if BCNT=0? Is BCNT=0 valid?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Answer:</b>
</p><p>In general, BCNT should not be 0. For normal operation, valid values for BCNT are between 1 and 65 535 and a transfer with BCNT equal to 0 is considered either a null or dummy transfer.
</p><p>For more info. on BCNT, please refer section 2.3.2.5 in the C645x EDMA3 user guide as below:
</p><p><a rel="nofollow" class="external free" href="http://www.ti.com/lit/ug/spru966c/spru966c.pdf">http://www.ti.com/lit/ug/spru966c/spru966c.pdf</a>
</p><p>For details on dummy/null completion conditions, please refer sections 2.3.5 &amp; 2.5.3 from the above user guide.
</p>
<h3><span id="Q._How_to_setup_QDMA_to_request_channel_in_C6748_and_what_is_the_mechanism_to_trigger_QDMA_event_to_initiate_transfer?"></span><span class="mw-headline" id="Q._How_to_setup_QDMA_to_request_channel_in_C6748_and_what_is_the_mechanism_to_trigger_QDMA_event_to_initiate_transfer.3F">Q. How to setup QDMA to request channel in C6748 and what is the mechanism to trigger QDMA event to initiate transfer?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;section=6" title="Edit section: Q. How to setup QDMA to request channel in C6748 and what is the mechanism to trigger QDMA event to initiate transfer?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Answer:</b>
</p><p>Unlike DMA, QDMA is not event /manual/chain triggered instead it is auto/link triggered. A QDMA transfer will be triggered when a CPU/EDMA3  writes to the trigger word of the QDMA channel parameter set (auto triggered) or when the EDMA3CC performs a link update on a PaRAM set that has been mapped to a specific QDMA channel (link triggered).
</p><p>QDMA channels are typically for cases where a single event will accomplish a complete transfer since the CPU/EDMA3 would reprogram some portion of the QDMA PaRAM set in order to retrigger the channel. Usually QDMA transfer are programmed with CCNT = 1 for AB-synchronized transfers where CCNT number of TRs can be expected for ACNT × BCNT bytes each. For more details, please refer Table 16-4 &amp; Section 16.2.4.3 in the C6748 TRM below.
</p><p>Each DMA channel and QDMA channel can be independently programmed to map to a specific queue using the DMA queue number register n (DMAQNUMn) and the QDMA channel queue number register (QDMANUM) and the mapping of DMA/QDMA channels is critical in achieving the desired performance level for the EDMA. For more insight, please refer section 16.2.10 in C6748 TRM below:
</p><p><a rel="nofollow" class="external free" href="http://www.ti.com/lit/ug/spruh79a/spruh79a.pdf">http://www.ti.com/lit/ug/spruh79a/spruh79a.pdf</a>
</p>
<h3><span id="Q._Can_we_request_&quot;link&quot;_channel_as_similar_to_DMA/QDMA_channels_in_C6748_to_acquire_live_channel_associated_with_unique_PaRAM_set_to_it?"></span><span class="mw-headline" id="Q._Can_we_request_.22link.22_channel_as_similar_to_DMA.2FQDMA_channels_in_C6748_to_acquire_live_channel_associated_with_unique_PaRAM_set_to_it.3F">Q. Can we request "link" channel as similar to DMA/QDMA channels in C6748 to acquire live channel associated with unique PaRAM set to it?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;section=7" title="Edit section: Q. Can we request &quot;link&quot; channel as similar to DMA/QDMA channels in C6748 to acquire live channel associated with unique PaRAM set to it?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Answer:</b>
</p><p>There is nothing like "link" channel to request and have only DMA/QDMA channels to request where as QDMA transfers requests can be link triggered to reload/update the non-null linked PaRAM sets for subsequent transfers. Actually, there is one to one mapping between DMA channel numbers and the PaRAM sets which are fixed and cannot be violated. Please refer Table 16-5 in TRM below but the mapping between the QDMA channels and the PaRAM sets can be programmed as per our choice in the QDMA channel n mapping register (QCHMAPn) in the EDMA3CC and the QDMA channels can be mapped to any of the PaRAM sets in the PaRAM memory map. But, by default, QDMA channels are mapped to PaRAM set 0. Please refer Figure 16-10 for QCHMAP &amp; section 16.2.6.2 for more details.
</p><p><a rel="nofollow" class="external free" href="http://www.ti.com/lit/ug/spruh79a/spruh79a.pdf">http://www.ti.com/lit/ug/spruh79a/spruh79a.pdf</a>
</p>
<h3><span id="Q._If_I_am_able_to_request_a_channel_from_EDMA_handle_instance_1_instead_of_handle_instance_0,_Can_I_still_assign_it_to_queue_0_or_does_handle_instance_1_have_a_specific_set_of_queues?"></span><span class="mw-headline" id="Q._If_I_am_able_to_request_a_channel_from_EDMA_handle_instance_1_instead_of_handle_instance_0.2C_Can_I_still_assign_it_to_queue_0_or_does_handle_instance_1_have_a_specific_set_of_queues.3F">Q. If I am able to request a channel from EDMA handle instance 1 instead of handle instance 0, Can I still assign it to queue 0 or does handle instance 1 have a specific set of queues?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;section=8" title="Edit section: Q. If I am able to request a channel from EDMA handle instance 1 instead of handle instance 0, Can I still assign it to queue 0 or does handle instance 1 have a specific set of queues?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Answer:</b>
</p><p>By default, there is a one-to-one mapping between the queues and transfer controllers. So, the TRs associated with events in Q0 get submitted to TC0 and likewise, the TRs associated with events in Q1 will be submitted to TC1 respectively. An event that wins prioritization against other DMA/QDMA pending events would be placed at the end of the appropriate event queue. Always, a lower numbered queue has a higher dequeuing priority then a higher numbered queue. Please refer section 16.2.10 Event queue in TRM. So, each edma handle instance would be mapped to specific event queue based on event prioritized requests from different peripherals/external hardware which will not allow handle instance 1 to assign it to event queue 0.
</p>
<h3><span id="Q._If_I_want_to_do_2_bytes_at_a_time_until_the_buffer_size_is_reached_and_then_interrupt_me_when_I_have_a_complete_buffer._How_does_one_accomplish_this_in_OMAPL138?"></span><span class="mw-headline" id="Q._If_I_want_to_do_2_bytes_at_a_time_until_the_buffer_size_is_reached_and_then_interrupt_me_when_I_have_a_complete_buffer._How_does_one_accomplish_this_in_OMAPL138.3F">Q. If I want to do 2 bytes at a time until the buffer size is reached and then interrupt me when I have a complete buffer.  How does one accomplish this in OMAPL138?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;section=9" title="Edit section: Q. If I want to do 2 bytes at a time until the buffer size is reached and then interrupt me when I have a complete buffer. How does one accomplish this in OMAPL138?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Answer:</b>
</p><p>Yes, it is possible through ping pong buffer mechanism which would transfer 2 bytes one at a time until it reaches the full buffer capacity and then it interrupts once when it completes the buffer. This is the approach used in EDMA LLD and you have the test code for DMA ping pong buffer approach. May be, you could download MCSDK which supports ping pong buffer approach of EDMA transfer.
</p><p>MCSDK would support both SYS/BIOS and Linux OS for OMAP-L138 LCDK platform and to install the latest MCSDK product release, please refer the below link:
</p><p><a rel="nofollow" class="external free" href="http://www.ti.com/tool/bioslinuxmcsdk">http://www.ti.com/tool/bioslinuxmcsdk</a>
</p><p>To get started with MCSDK, please refer the below MCSDK user guide:
</p><p><a rel="nofollow" class="external free" href="MCSDK_User_Guide_for_OMAPL138.html">http://processors.wiki.ti.com/index.php/MCSDK_User_Guide_for_OMAPL138</a>
</p>
<h3><span id="Q._I_am_having_a_hard_time_finding_a_clear_explanation_about_what_FIFO_mode_is_and_when_to_use_it?"></span><span class="mw-headline" id="Q._I_am_having_a_hard_time_finding_a_clear_explanation_about_what_FIFO_mode_is_and_when_to_use_it.3F">Q. I am having a hard time finding a clear explanation about what FIFO mode is and when to use it?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;section=10" title="Edit section: Q. I am having a hard time finding a clear explanation about what FIFO mode is and when to use it?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Answer:</b>
</p><p>The destination (Dst) FIFO register set stores the context for the DMA transfer requests currently in progress or pending in the write controller and the data FIFO holds temporary in-flight data. The source peripheral's read data is stored in the data FIFO and subsequently written to the destination peripheral/end point by the write controller. For more details on FIFO mode usage in EDMA3, please refer section 16.2.1.2 in TRM below:
</p><p><a rel="nofollow" class="external free" href="http://www.ti.com/lit/ug/spruh79a/spruh79a.pdf">http://www.ti.com/lit/ug/spruh79a/spruh79a.pdf</a>
</p>
<h3><span id="Q._What_is_the_significance_of_BCNTRLD_value_in_EDMA_PaRAM_Set_and_what_this_value_is_used_for_?"></span><span class="mw-headline" id="Q._What_is_the_significance_of_BCNTRLD_value_in_EDMA_PaRAM_Set_and_what_this_value_is_used_for_.3F">Q. What is the significance of BCNTRLD value in EDMA PaRAM Set and what this value is used for&#160;?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;section=11" title="Edit section: Q. What is the significance of BCNTRLD value in EDMA PaRAM Set and what this value is used for ?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Answer:</b>
</p><p>BCNT reload (BCNTRLD) is the count value used to reload BCNT when BCNT decrements to 0 which is only applicable for A-synchronized transfers. For AB-synchronized transfers, the EDMA3CC submits the BCNT in the TR and the EDMA3TC decrements BCNT appropriately and BCNTRLD is not used. For details, please refer Section 16.2.3.2.7 &amp; see Table 16-3 for parameter updates in EDMA3CC in TRM below for a non null PaRAM set.
</p><p><a rel="nofollow" class="external free" href="http://www.ti.com/lit/ug/spruh79a/spruh79a.pdf">http://www.ti.com/lit/ug/spruh79a/spruh79a.pdf</a>
</p>
<h3><span id="Q._Do_we_have_any_tutorial_for_EDMA3_LLD_API_to_program_for_various_types_of_transfers?"></span><span class="mw-headline" id="Q._Do_we_have_any_tutorial_for_EDMA3_LLD_API_to_program_for_various_types_of_transfers.3F">Q. Do we have any tutorial for EDMA3 LLD API to program for various types of transfers?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;section=12" title="Edit section: Q. Do we have any tutorial for EDMA3 LLD API to program for various types of transfers?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Answer:</b>
</p><p>The objective of the below tutorial to analyze LLD examples for basic transfers, interrupt generation, linking, channel sorting, chaining, etc.
</p><p>Online Training:
<a rel="nofollow" class="external text" href="https://training.ti.com/using-c6000-edma3-part-1-13-15?cu=96517">EDMA training</a>
</p><p>Please refer to the following link.
</p><p><a rel="nofollow" class="external free" href="http://processors.wiki.ti.com/images/5/5e/EDMA3_LLD.pdf">http://processors.wiki.ti.com/images/5/5e/EDMA3_LLD.pdf</a>
</p><p><a rel="nofollow" class="external free" href="Programming_the_EDMA3_using_the_Low-Level_Driver_(LLD).html">http://processors.wiki.ti.com/index.php/Programming_the_EDMA3_using_the_Low-Level_Driver_%28LLD%29</a>
</p>
<h3><span id="Q._How_can_I_troubleshoot_to_find_out_whether_the_PaRAM_Sets_are_correctly_linking_even_after_interrupt_is_fired_correctly?"></span><span class="mw-headline" id="Q._How_can_I_troubleshoot_to_find_out_whether_the_PaRAM_Sets_are_correctly_linking_even_after_interrupt_is_fired_correctly.3F">Q. How can I troubleshoot to find out whether the PaRAM Sets are correctly linking even after interrupt is fired correctly?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;section=13" title="Edit section: Q. How can I troubleshoot to find out whether the PaRAM Sets are correctly linking even after interrupt is fired correctly?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Answer:</b>
</p><p>In general, DMA PaRAM set would be updated after each Tx/Rx DMA transfer for the next buffer to receive or send, updates the current PaRAM set and update the next buffer to send/receive.
</p><p>We could type the address of variable as "&amp;paramSet" in the memory browser window of CCS debugger and we could be able to watch the values of all structure members of the paramSet pointing to structure "EDMA3CCPaRAMEntry" in the consecutive memory locations corresponding to declared data type size configuration. By this way, we could also ensure the memory dump of paramSet object pointing to structure members through which, we could validate the member "linkAddr" of linking second PaRAM set in a case even after interrupt is fired correctly. This would probably identifies whether we have linking issue happens with second PaRAM set after first Tx./Rx. DMA transfer appropriately.
</p>
<h3><span id="Q._Are_there_any_method_to_speedup_the_access_of_the_EDMA_register?"></span><span class="mw-headline" id="Q._Are_there_any_method_to_speedup_the_access_of_the_EDMA_register.3F">Q. Are there any method to speedup the access of the EDMA register?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;section=14" title="Edit section: Q. Are there any method to speedup the access of the EDMA register?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Answer:</b>
</p><p>Usually, the read rate setting and default burst size (DBS) setting of the EDMA transfer controller can be varied to throttle the data rate of EDMA background transfers.  The read rate setting can control the number of EDMA clock cycles between read command and the DBS setting specifies the maximum number of bytes per read command issued by the transfer controller. For more info. on the EDMA transfer configuration as well the data projected on&#160;% memory bandwidth utilization by EDMA activities with read rate variations for all DBS, please refer the below wiki:
</p><p><a rel="nofollow" class="external free" href="EDMA_Background_Activity_for_OMAP-L1x/C674x/AM1x_Throughput_Measurements.html">http://processors.wiki.ti.com/index.php/EDMA_Background_Activity_for_OMAP-L1x/C674x/AM1x_Throughput_Measurements</a>
</p><p>In general, the max. EDMA throughput quoted is roughly 80-90% throughput possible from external memory (mDDR) or internal RAMs ... i.e. e.g. for DDR2 it would be 150 MHz x 2 (double data rate) x 2 (16 bits) = 600 Mbytes/sec but this throughput is for 4k buffer , A sync mode , Self chained &amp; linking enabled EDMA configuration. Typically the best throughput we can get from EDMA would depend on the max. throughput of the slower end point (source or destination), so if we are doing L2 to EMIFA transfers, the best throughput possible will be max theoretical throughput achievable by EMIFA (and not L2) etc.
</p>
<h3><span id="Q._Is_it_possible_to_implement_receive_timeout_in_DMA_FIFO_mode_using_UART?"></span><span class="mw-headline" id="Q._Is_it_possible_to_implement_receive_timeout_in_DMA_FIFO_mode_using_UART.3F">Q. Is it possible to implement receive timeout in DMA FIFO mode using UART?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;section=15" title="Edit section: Q. Is it possible to implement receive timeout in DMA FIFO mode using UART?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>Answer:</b>
</p><p>We could use LSR in which if the DR bit is set and the corresponding interrupt enable bit is set (ERBI = 1 in IER), an interrupt request would be generated which indicates the data ready for the receiver. Refer Table 30-17 from the TRM below:
</p><p>We do think, there is a ERBI field in IER which can be enabled so that it gives the provision to enable receiver data available interrupt and character timeout indication interrupt. Kindly refer Table 30-9 from the TRM below:
</p><p><a rel="nofollow" class="external free" href="http://www.ti.com/lit/ug/spruh79a/spruh79a.pdf">http://www.ti.com/lit/ug/spruh79a/spruh79a.pdf</a>
</p><p>As well, in the non-FIFO mode, when a character is placed in RBR and if the receiver data-ready interrupt is enabled in IER, an interrupt would be generated. This interrupt would be cleared when the character is read from RBR.
</p><p>In the FIFO mode, the same interrupt would be generated when the FIFO is filled to the trigger level selected in the FIFO control register, and it would be cleared when the FIFO contents drops below the trigger level. For more information, kindly refer section 30.3.1 from the above doc.
</p>
<!-- 
NewPP limit report
Cached time: 20201201141719
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.039 seconds
Real time usage: 0.040 seconds
Preprocessor visited node count: 58/1000000
Preprocessor generated node count: 64/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:42065-0!canonical and timestamp 20201201141719 and revision id 228572
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>EDMA FAQ for OMAPL13x C674x devices</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>EDMA FAQ for OMAPL13x C674x devices</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>EDMA FAQ for OMAPL13x C674x devices</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>EDMA FAQ for OMAPL13x C674x devices</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>EDMA FAQ for OMAPL13x C674x devices</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>EDMA FAQ for OMAPL13x C674x devices</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>EDMA FAQ for OMAPL13x C674x devices</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>EDMA FAQ for OMAPL13x C674x devices</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>EDMA FAQ for OMAPL13x C674x devices</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;oldid=228572">https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;oldid=228572</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Category</a>: <ul><li><a href="Category_OMAP-L1x.html" title="Category:OMAP-L1x">OMAP-L1x</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=EDMA+FAQ+for+OMAPL13x+C674x+devices" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="EDMA_FAQ_for_OMAPL13x_C674x_devices.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="EDMA_FAQ_for_OMAPL13x_C674x_devices.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/EDMA_FAQ_for_OMAPL13x_C674x_devices.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/EDMA_FAQ_for_OMAPL13x_C674x_devices.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;oldid=228572" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=EDMA_FAQ_for_OMAPL13x_C674x_devices&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 27 June 2017, at 12:04.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.039","walltime":"0.040","ppvisitednodes":{"value":58,"limit":1000000},"ppgeneratednodes":{"value":64,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201201141719","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":283});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/EDMA_FAQ_for_OMAPL13x_C674x_devices by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 14:32:18 GMT -->
</html>
