{"vcs1":{"timestamp_begin":1741175818.645404775, "rt":3.85, "ut":3.62, "st":0.19}}
{"vcselab":{"timestamp_begin":1741175822.576687277, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1741175822.911214305, "rt":0.25, "ut":0.13, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741175818.340289717}
{"VCS_COMP_START_TIME": 1741175818.340289717}
{"VCS_COMP_END_TIME": 1741175823.228543418}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 355104}}
{"vcselab": {"peak_mem": 174892}}
