{
  "module_name": "img-spdif-out.c",
  "hash_id": "4328262285ebef7eb49505f97d15b363c51046272820114381af1328c2625f33",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/img/img-spdif-out.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/init.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/reset.h>\n\n#include <sound/core.h>\n#include <sound/dmaengine_pcm.h>\n#include <sound/initval.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/soc.h>\n\n#define IMG_SPDIF_OUT_TX_FIFO\t\t0x0\n\n#define IMG_SPDIF_OUT_CTL\t\t0x4\n#define IMG_SPDIF_OUT_CTL_FS_MASK\tBIT(4)\n#define IMG_SPDIF_OUT_CTL_CLK_MASK\tBIT(2)\n#define IMG_SPDIF_OUT_CTL_SRT_MASK\tBIT(0)\n\n#define IMG_SPDIF_OUT_CSL\t\t0x14\n\n#define IMG_SPDIF_OUT_CSH_UV\t\t0x18\n#define IMG_SPDIF_OUT_CSH_UV_CSH_SHIFT\t0\n#define IMG_SPDIF_OUT_CSH_UV_CSH_MASK\t0xff\n\nstruct img_spdif_out {\n\tspinlock_t lock;\n\tvoid __iomem *base;\n\tstruct clk *clk_sys;\n\tstruct clk *clk_ref;\n\tstruct snd_dmaengine_dai_dma_data dma_data;\n\tstruct device *dev;\n\tstruct reset_control *rst;\n\tu32 suspend_ctl;\n\tu32 suspend_csl;\n\tu32 suspend_csh;\n};\n\nstatic int img_spdif_out_runtime_suspend(struct device *dev)\n{\n\tstruct img_spdif_out *spdif = dev_get_drvdata(dev);\n\n\tclk_disable_unprepare(spdif->clk_ref);\n\tclk_disable_unprepare(spdif->clk_sys);\n\n\treturn 0;\n}\n\nstatic int img_spdif_out_runtime_resume(struct device *dev)\n{\n\tstruct img_spdif_out *spdif = dev_get_drvdata(dev);\n\tint ret;\n\n\tret = clk_prepare_enable(spdif->clk_sys);\n\tif (ret) {\n\t\tdev_err(dev, \"clk_enable failed: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = clk_prepare_enable(spdif->clk_ref);\n\tif (ret) {\n\t\tdev_err(dev, \"clk_enable failed: %d\\n\", ret);\n\t\tclk_disable_unprepare(spdif->clk_sys);\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic inline void img_spdif_out_writel(struct img_spdif_out *spdif, u32 val,\n\t\t\t\tu32 reg)\n{\n\twritel(val, spdif->base + reg);\n}\n\nstatic inline u32 img_spdif_out_readl(struct img_spdif_out *spdif, u32 reg)\n{\n\treturn readl(spdif->base + reg);\n}\n\nstatic void img_spdif_out_reset(struct img_spdif_out *spdif)\n{\n\tu32 ctl, status_low, status_high;\n\n\tctl = img_spdif_out_readl(spdif, IMG_SPDIF_OUT_CTL) &\n\t\t\t~IMG_SPDIF_OUT_CTL_SRT_MASK;\n\tstatus_low = img_spdif_out_readl(spdif, IMG_SPDIF_OUT_CSL);\n\tstatus_high = img_spdif_out_readl(spdif, IMG_SPDIF_OUT_CSH_UV);\n\n\treset_control_assert(spdif->rst);\n\treset_control_deassert(spdif->rst);\n\n\timg_spdif_out_writel(spdif, ctl, IMG_SPDIF_OUT_CTL);\n\timg_spdif_out_writel(spdif, status_low, IMG_SPDIF_OUT_CSL);\n\timg_spdif_out_writel(spdif, status_high, IMG_SPDIF_OUT_CSH_UV);\n}\n\nstatic int img_spdif_out_info(struct snd_kcontrol *kcontrol,\n\t\t\t\t\tstruct snd_ctl_elem_info *uinfo)\n{\n\tuinfo->type = SNDRV_CTL_ELEM_TYPE_IEC958;\n\tuinfo->count = 1;\n\n\treturn 0;\n}\n\nstatic int img_spdif_out_get_status_mask(struct snd_kcontrol *kcontrol,\n\t\t\t\t       struct snd_ctl_elem_value *ucontrol)\n{\n\tucontrol->value.iec958.status[0] = 0xff;\n\tucontrol->value.iec958.status[1] = 0xff;\n\tucontrol->value.iec958.status[2] = 0xff;\n\tucontrol->value.iec958.status[3] = 0xff;\n\tucontrol->value.iec958.status[4] = 0xff;\n\n\treturn 0;\n}\n\nstatic int img_spdif_out_get_status(struct snd_kcontrol *kcontrol,\n\t\t\t\t  struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_dai *cpu_dai = snd_kcontrol_chip(kcontrol);\n\tstruct img_spdif_out *spdif = snd_soc_dai_get_drvdata(cpu_dai);\n\tu32 reg;\n\tunsigned long flags;\n\n\tspin_lock_irqsave(&spdif->lock, flags);\n\n\treg = img_spdif_out_readl(spdif, IMG_SPDIF_OUT_CSL);\n\tucontrol->value.iec958.status[0] = reg & 0xff;\n\tucontrol->value.iec958.status[1] = (reg >> 8) & 0xff;\n\tucontrol->value.iec958.status[2] = (reg >> 16) & 0xff;\n\tucontrol->value.iec958.status[3] = (reg >> 24) & 0xff;\n\n\treg = img_spdif_out_readl(spdif, IMG_SPDIF_OUT_CSH_UV);\n\tucontrol->value.iec958.status[4] =\n\t\t(reg & IMG_SPDIF_OUT_CSH_UV_CSH_MASK) >>\n\t\tIMG_SPDIF_OUT_CSH_UV_CSH_SHIFT;\n\n\tspin_unlock_irqrestore(&spdif->lock, flags);\n\n\treturn 0;\n}\n\nstatic int img_spdif_out_set_status(struct snd_kcontrol *kcontrol,\n\t\t\t\t  struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_dai *cpu_dai = snd_kcontrol_chip(kcontrol);\n\tstruct img_spdif_out *spdif = snd_soc_dai_get_drvdata(cpu_dai);\n\tu32 reg;\n\tunsigned long flags;\n\n\treg = ((u32)ucontrol->value.iec958.status[3] << 24);\n\treg |= ((u32)ucontrol->value.iec958.status[2] << 16);\n\treg |= ((u32)ucontrol->value.iec958.status[1] << 8);\n\treg |= (u32)ucontrol->value.iec958.status[0];\n\n\tspin_lock_irqsave(&spdif->lock, flags);\n\n\timg_spdif_out_writel(spdif, reg, IMG_SPDIF_OUT_CSL);\n\n\treg = img_spdif_out_readl(spdif, IMG_SPDIF_OUT_CSH_UV);\n\treg &= ~IMG_SPDIF_OUT_CSH_UV_CSH_MASK;\n\treg |= (u32)ucontrol->value.iec958.status[4] <<\n\t\t\tIMG_SPDIF_OUT_CSH_UV_CSH_SHIFT;\n\timg_spdif_out_writel(spdif, reg, IMG_SPDIF_OUT_CSH_UV);\n\n\tspin_unlock_irqrestore(&spdif->lock, flags);\n\n\treturn 0;\n}\n\nstatic struct snd_kcontrol_new img_spdif_out_controls[] = {\n\t{\n\t\t.access = SNDRV_CTL_ELEM_ACCESS_READ,\n\t\t.iface = SNDRV_CTL_ELEM_IFACE_PCM,\n\t\t.name = SNDRV_CTL_NAME_IEC958(\"\", PLAYBACK, MASK),\n\t\t.info = img_spdif_out_info,\n\t\t.get = img_spdif_out_get_status_mask\n\t},\n\t{\n\t\t.iface = SNDRV_CTL_ELEM_IFACE_PCM,\n\t\t.name = SNDRV_CTL_NAME_IEC958(\"\", PLAYBACK, DEFAULT),\n\t\t.info = img_spdif_out_info,\n\t\t.get = img_spdif_out_get_status,\n\t\t.put = img_spdif_out_set_status\n\t}\n};\n\nstatic int img_spdif_out_trigger(struct snd_pcm_substream *substream, int cmd,\n\t\t\tstruct snd_soc_dai *dai)\n{\n\tstruct img_spdif_out *spdif = snd_soc_dai_get_drvdata(dai);\n\tu32 reg;\n\tunsigned long flags;\n\n\tswitch (cmd) {\n\tcase SNDRV_PCM_TRIGGER_START:\n\tcase SNDRV_PCM_TRIGGER_RESUME:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_RELEASE:\n\t\treg = img_spdif_out_readl(spdif, IMG_SPDIF_OUT_CTL);\n\t\treg |= IMG_SPDIF_OUT_CTL_SRT_MASK;\n\t\timg_spdif_out_writel(spdif, reg, IMG_SPDIF_OUT_CTL);\n\t\tbreak;\n\tcase SNDRV_PCM_TRIGGER_STOP:\n\tcase SNDRV_PCM_TRIGGER_SUSPEND:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_PUSH:\n\t\tspin_lock_irqsave(&spdif->lock, flags);\n\t\timg_spdif_out_reset(spdif);\n\t\tspin_unlock_irqrestore(&spdif->lock, flags);\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int img_spdif_out_hw_params(struct snd_pcm_substream *substream,\n\tstruct snd_pcm_hw_params *params, struct snd_soc_dai *dai)\n{\n\tstruct img_spdif_out *spdif = snd_soc_dai_get_drvdata(dai);\n\tunsigned int channels;\n\tlong pre_div_a, pre_div_b, diff_a, diff_b, rate, clk_rate;\n\tu32 reg;\n\tsnd_pcm_format_t format;\n\n\trate = params_rate(params);\n\tformat = params_format(params);\n\tchannels = params_channels(params);\n\n\tdev_dbg(spdif->dev, \"hw_params rate %ld channels %u format %u\\n\",\n\t\t\trate, channels, format);\n\n\tif (format != SNDRV_PCM_FORMAT_S32_LE)\n\t\treturn -EINVAL;\n\n\tif (channels != 2)\n\t\treturn -EINVAL;\n\n\tpre_div_a = clk_round_rate(spdif->clk_ref, rate * 256);\n\tif (pre_div_a < 0)\n\t\treturn pre_div_a;\n\tpre_div_b = clk_round_rate(spdif->clk_ref, rate * 384);\n\tif (pre_div_b < 0)\n\t\treturn pre_div_b;\n\n\tdiff_a = abs((pre_div_a / 256) - rate);\n\tdiff_b = abs((pre_div_b / 384) - rate);\n\n\t \n\tif (diff_a > diff_b)\n\t\tclk_set_rate(spdif->clk_ref, pre_div_b);\n\telse\n\t\tclk_set_rate(spdif->clk_ref, pre_div_a);\n\n\t \n\tclk_rate = clk_get_rate(spdif->clk_ref);\n\n\tdiff_a = abs((clk_rate / 256) - rate);\n\tdiff_b = abs((clk_rate / 384) - rate);\n\n\treg = img_spdif_out_readl(spdif, IMG_SPDIF_OUT_CTL);\n\tif (diff_a <= diff_b)\n\t\treg &= ~IMG_SPDIF_OUT_CTL_CLK_MASK;\n\telse\n\t\treg |= IMG_SPDIF_OUT_CTL_CLK_MASK;\n\timg_spdif_out_writel(spdif, reg, IMG_SPDIF_OUT_CTL);\n\n\treturn 0;\n}\n\nstatic int img_spdif_out_dai_probe(struct snd_soc_dai *dai)\n{\n\tstruct img_spdif_out *spdif = snd_soc_dai_get_drvdata(dai);\n\n\tsnd_soc_dai_init_dma_data(dai, &spdif->dma_data, NULL);\n\n\tsnd_soc_add_dai_controls(dai, img_spdif_out_controls,\n\t\t\tARRAY_SIZE(img_spdif_out_controls));\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dai_ops img_spdif_out_dai_ops = {\n\t.probe\t\t= img_spdif_out_dai_probe,\n\t.trigger\t= img_spdif_out_trigger,\n\t.hw_params\t= img_spdif_out_hw_params\n};\n\nstatic struct snd_soc_dai_driver img_spdif_out_dai = {\n\t.playback = {\n\t\t.channels_min = 2,\n\t\t.channels_max = 2,\n\t\t.rates = SNDRV_PCM_RATE_8000_192000,\n\t\t.formats = SNDRV_PCM_FMTBIT_S32_LE\n\t},\n\t.ops = &img_spdif_out_dai_ops\n};\n\nstatic const struct snd_soc_component_driver img_spdif_out_component = {\n\t.name = \"img-spdif-out\",\n\t.legacy_dai_naming = 1,\n};\n\nstatic int img_spdif_out_probe(struct platform_device *pdev)\n{\n\tstruct img_spdif_out *spdif;\n\tstruct resource *res;\n\tvoid __iomem *base;\n\tint ret;\n\tstruct device *dev = &pdev->dev;\n\n\tspdif = devm_kzalloc(&pdev->dev, sizeof(*spdif), GFP_KERNEL);\n\tif (!spdif)\n\t\treturn -ENOMEM;\n\n\tplatform_set_drvdata(pdev, spdif);\n\n\tspdif->dev = &pdev->dev;\n\n\tbase = devm_platform_get_and_ioremap_resource(pdev, 0, &res);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tspdif->base = base;\n\n\tspdif->rst = devm_reset_control_get_exclusive(&pdev->dev, \"rst\");\n\tif (IS_ERR(spdif->rst))\n\t\treturn dev_err_probe(&pdev->dev, PTR_ERR(spdif->rst),\n\t\t\t\t     \"No top level reset found\\n\");\n\n\tspdif->clk_sys = devm_clk_get(&pdev->dev, \"sys\");\n\tif (IS_ERR(spdif->clk_sys))\n\t\treturn dev_err_probe(dev, PTR_ERR(spdif->clk_sys),\n\t\t\t\t     \"Failed to acquire clock 'sys'\\n\");\n\n\tspdif->clk_ref = devm_clk_get(&pdev->dev, \"ref\");\n\tif (IS_ERR(spdif->clk_ref))\n\t\treturn dev_err_probe(dev, PTR_ERR(spdif->clk_ref),\n\t\t\t\t     \"Failed to acquire clock 'ref'\\n\");\n\n\tpm_runtime_enable(&pdev->dev);\n\tif (!pm_runtime_enabled(&pdev->dev)) {\n\t\tret = img_spdif_out_runtime_resume(&pdev->dev);\n\t\tif (ret)\n\t\t\tgoto err_pm_disable;\n\t}\n\tret = pm_runtime_resume_and_get(&pdev->dev);\n\tif (ret < 0)\n\t\tgoto err_suspend;\n\n\timg_spdif_out_writel(spdif, IMG_SPDIF_OUT_CTL_FS_MASK,\n\t\t\t     IMG_SPDIF_OUT_CTL);\n\n\timg_spdif_out_reset(spdif);\n\tpm_runtime_put(&pdev->dev);\n\n\tspin_lock_init(&spdif->lock);\n\n\tspdif->dma_data.addr = res->start + IMG_SPDIF_OUT_TX_FIFO;\n\tspdif->dma_data.addr_width = 4;\n\tspdif->dma_data.maxburst = 4;\n\n\tret = devm_snd_soc_register_component(&pdev->dev,\n\t\t\t&img_spdif_out_component,\n\t\t\t&img_spdif_out_dai, 1);\n\tif (ret)\n\t\tgoto err_suspend;\n\n\tret = devm_snd_dmaengine_pcm_register(&pdev->dev, NULL, 0);\n\tif (ret)\n\t\tgoto err_suspend;\n\n\tdev_dbg(&pdev->dev, \"Probe successful\\n\");\n\n\treturn 0;\n\nerr_suspend:\n\tif (!pm_runtime_status_suspended(&pdev->dev))\n\t\timg_spdif_out_runtime_suspend(&pdev->dev);\nerr_pm_disable:\n\tpm_runtime_disable(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic void img_spdif_out_dev_remove(struct platform_device *pdev)\n{\n\tpm_runtime_disable(&pdev->dev);\n\tif (!pm_runtime_status_suspended(&pdev->dev))\n\t\timg_spdif_out_runtime_suspend(&pdev->dev);\n}\n\n#ifdef CONFIG_PM_SLEEP\nstatic int img_spdif_out_suspend(struct device *dev)\n{\n\tstruct img_spdif_out *spdif = dev_get_drvdata(dev);\n\tint ret;\n\n\tif (pm_runtime_status_suspended(dev)) {\n\t\tret = img_spdif_out_runtime_resume(dev);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tspdif->suspend_ctl = img_spdif_out_readl(spdif, IMG_SPDIF_OUT_CTL);\n\tspdif->suspend_csl = img_spdif_out_readl(spdif, IMG_SPDIF_OUT_CSL);\n\tspdif->suspend_csh = img_spdif_out_readl(spdif, IMG_SPDIF_OUT_CSH_UV);\n\n\timg_spdif_out_runtime_suspend(dev);\n\n\treturn 0;\n}\n\nstatic int img_spdif_out_resume(struct device *dev)\n{\n\tstruct img_spdif_out *spdif = dev_get_drvdata(dev);\n\tint ret;\n\n\tret = img_spdif_out_runtime_resume(dev);\n\tif (ret)\n\t\treturn ret;\n\n\timg_spdif_out_writel(spdif, spdif->suspend_ctl, IMG_SPDIF_OUT_CTL);\n\timg_spdif_out_writel(spdif, spdif->suspend_csl, IMG_SPDIF_OUT_CSL);\n\timg_spdif_out_writel(spdif, spdif->suspend_csh, IMG_SPDIF_OUT_CSH_UV);\n\n\tif (pm_runtime_status_suspended(dev))\n\t\timg_spdif_out_runtime_suspend(dev);\n\n\treturn 0;\n}\n#endif\nstatic const struct of_device_id img_spdif_out_of_match[] = {\n\t{ .compatible = \"img,spdif-out\" },\n\t{}\n};\nMODULE_DEVICE_TABLE(of, img_spdif_out_of_match);\n\nstatic const struct dev_pm_ops img_spdif_out_pm_ops = {\n\tSET_RUNTIME_PM_OPS(img_spdif_out_runtime_suspend,\n\t\t\t   img_spdif_out_runtime_resume, NULL)\n\tSET_SYSTEM_SLEEP_PM_OPS(img_spdif_out_suspend, img_spdif_out_resume)\n};\n\nstatic struct platform_driver img_spdif_out_driver = {\n\t.driver = {\n\t\t.name = \"img-spdif-out\",\n\t\t.of_match_table = img_spdif_out_of_match,\n\t\t.pm = &img_spdif_out_pm_ops\n\t},\n\t.probe = img_spdif_out_probe,\n\t.remove_new = img_spdif_out_dev_remove\n};\nmodule_platform_driver(img_spdif_out_driver);\n\nMODULE_AUTHOR(\"Damien Horsley <Damien.Horsley@imgtec.com>\");\nMODULE_DESCRIPTION(\"IMG SPDIF Output driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}