
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006379                       # Number of seconds simulated (Second)
simTicks                                   6378743871                       # Number of ticks simulated (Tick)
finalTick                                  6378743871                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     59.44                       # Real time elapsed on the host (Second)
hostTickRate                                107306369                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     806540                       # Number of bytes of host memory used (Byte)
simInsts                                     43971345                       # Number of instructions simulated (Count)
simOps                                       43971672                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   739701                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     739705                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        19013843                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       24465139                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   67362                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      24667417                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  4571                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              252434                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           218914                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved               1010                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           18926192                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.303348                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.940034                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 10659791     56.32%     56.32% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  2424780     12.81%     69.13% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  1663622      8.79%     77.92% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1263647      6.68%     84.60% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  1090106      5.76%     90.36% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   858937      4.54%     94.90% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   516652      2.73%     97.63% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   219825      1.16%     98.79% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   228832      1.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             18926192                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  50368      7.81%      7.81% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                    35      0.01%      7.81% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      3      0.00%      7.81% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                 1022      0.16%      7.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      7.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                 2053      0.32%      8.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult               68877     10.68%     18.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc           168626     26.14%     45.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                 5125      0.79%     45.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc               14253      2.21%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     48.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 18721      2.90%     51.01% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                54059      8.38%     59.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead           249609     38.69%     98.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           12332      1.91%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        66117      0.27%      0.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     11701638     47.44%     47.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       132007      0.54%     48.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         1332      0.01%     48.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      1550541      6.29%     54.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp       185481      0.75%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt       797479      3.23%     58.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult      1245450      5.05%     63.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc      1067141      4.33%     67.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv        66274      0.27%     68.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc       338054      1.37%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2121111      8.60%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      1262184      5.12%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      2871194     11.64%     94.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      1261414      5.11%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      24667417                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.297340                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             645083                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.026151                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                49618613                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               15426368                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       15263496                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 19292067                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                 9358891                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses         9125831                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   15341458                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                     9904925                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         24633928                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      4977139                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    33489                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           7499673                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       2628650                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     2522534                       # Number of stores executed (Count)
system.cpu0.numRate                          1.295579                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                            591                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                          87651                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                      141545                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                   24279930                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     24280066                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              0.783109                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         0.783109                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              1.276961                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         1.276961                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  22252743                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 12170287                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   11378063                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                   7536116                       # Number of floating regfile writes (Count)
system.cpu0.miscRegfileReads                 18259057                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                 5236838                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       4773060                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      2541581                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       825772                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       365378                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                2673166                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          1666864                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            13588                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             1423184                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                1421066                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998512                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                 463173                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                10                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups            453                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               128                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             325                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          135                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         242263                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          66352                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            13076                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     18890240                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.285323                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.370538                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       12525444     66.31%     66.31% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1403153      7.43%     73.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        1332336      7.05%     80.79% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1187417      6.29%     87.07% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         435944      2.31%     89.38% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         209104      1.11%     90.49% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         225660      1.19%     91.68% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          62722      0.33%     92.01% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        1508460      7.99%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     18890240                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            24279930                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              24280066                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    7221782                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      4709201                       # Number of loads committed (Count)
system.cpu0.commit.amos                           141                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        270                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   2613698                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                   9097405                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   19943556                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls               459947                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        66062      0.27%      0.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     11622485     47.87%     48.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       131718      0.54%     48.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         1181      0.00%     48.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      1549869      6.38%     55.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp       183887      0.76%     55.83% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt       791386      3.26%     59.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult      1242105      5.12%     64.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc      1066472      4.39%     68.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv        65794      0.27%     68.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc       337325      1.39%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      2107457      8.68%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      1253758      5.16%     84.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      2601885     10.72%     94.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1258682      5.18%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     24280066                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      1508460                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      6008000                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          6008000                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      6008000                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         6008000                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       256793                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         256793                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       256793                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        256793                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  10562128181                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  10562128181                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  10562128181                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  10562128181                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      6264793                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      6264793                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      6264793                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      6264793                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.040990                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.040990                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.040990                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.040990                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 41130.903806                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 41130.903806                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 41130.903806                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 41130.903806                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs       618314                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          277                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        19953                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     30.988523                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    92.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        62572                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            62572                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       185555                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       185555                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       185555                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       185555                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data        71238                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total        71238                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data        71238                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total        71238                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   3804701373                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   3804701373                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   3804701373                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   3804701373                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.011371                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.011371                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.011371                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.011371                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 53408.312600                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 53408.312600                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 53408.312600                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 53408.312600                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                 70634                       # number of replacements (Count)
system.cpu0.dcache.LoadLockedReq.hits::cpu0.data           75                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total           75                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::cpu0.data           45                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total           45                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::cpu0.data      1210788                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total      1210788                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::cpu0.data          120                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total          120                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::cpu0.data     0.375000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.375000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::cpu0.data 26906.400000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 26906.400000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::cpu0.data           17                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total           17                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::cpu0.data           28                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total           28                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::cpu0.data       847152                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total       847152                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::cpu0.data     0.233333                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.233333                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::cpu0.data 30255.428571                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total 30255.428571                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::cpu0.data      3620324                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        3620324                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       132124                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       132124                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data   1587215862                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total   1587215862                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      3752448                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      3752448                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.035210                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.035210                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 12013.077579                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 12013.077579                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       106389                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       106389                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data        25735                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total        25735                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data    332265735                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total    332265735                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.006858                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.006858                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 12911.044686                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 12911.044686                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.missLatency::cpu0.data       117216                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.missLatency::total       117216                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.avgMissLatency::cpu0.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.mshrMissLatency::cpu0.data       115218                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.mshrMissLatency::total       115218                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.avgMshrMissLatency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::cpu0.data           64                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total           64                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.misses::cpu0.data           25                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.misses::total           25                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.missLatency::cpu0.data       454545                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.missLatency::total       454545                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.accesses::cpu0.data           89                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total           89                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.missRate::cpu0.data     0.280899                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.missRate::total     0.280899                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMissLatency::cpu0.data 18181.800000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMissLatency::total 18181.800000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.mshrMisses::cpu0.data           25                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMisses::total           25                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::cpu0.data       439893                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::total       439893                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissRate::cpu0.data     0.280899                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.mshrMissRate::total     0.280899                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::cpu0.data 17595.720000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::total 17595.720000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.hits::cpu0.data          113                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.hits::total            113                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.misses::cpu0.data           28                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.misses::total           28                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.missLatency::cpu0.data       960705                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.missLatency::total       960705                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.accesses::cpu0.data          141                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.accesses::total          141                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.missRate::cpu0.data     0.198582                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.missRate::total     0.198582                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMissLatency::cpu0.data 34310.892857                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMissLatency::total 34310.892857                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.mshrHits::cpu0.data            6                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrHits::total            6                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrMisses::cpu0.data           22                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMisses::total           22                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMissLatency::cpu0.data       942057                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissLatency::total       942057                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissRate::cpu0.data     0.156028                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.mshrMissRate::total     0.156028                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMshrMissLatency::cpu0.data 42820.772727                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMshrMissLatency::total 42820.772727                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      2387676                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       2387676                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       124669                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       124669                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   8974912319                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   8974912319                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      2512345                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2512345                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.049623                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.049623                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 71989.927881                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 71989.927881                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data        79166                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total        79166                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        45503                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        45503                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   3472435638                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   3472435638                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.018112                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.018112                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 76312.235193                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 76312.235193                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          509.487253                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             6079598                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs             71237                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             85.343263                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             274059                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   509.487253                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.995092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.995092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          112                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          398                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          50192381                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         50192381                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 2260937                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             12257174                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4141420                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               252648                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 14013                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             1407142                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  534                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              24682472                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 2188                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           2794230                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      24804634                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    2673166                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           1884367                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     16117318                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  29052                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles           11                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  2769109                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 7602                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          18926192                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.310616                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.626843                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                14109588     74.55%     74.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  549179      2.90%     77.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  658371      3.48%     80.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  331046      1.75%     82.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  834653      4.41%     87.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  193781      1.02%     88.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                   72766      0.38%     88.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  212669      1.12%     89.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 1964139     10.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            18926192                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.140591                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.304557                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      2768153                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          2768153                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      2768153                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         2768153                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst          956                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total            956                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst          956                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total           956                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst     75012245                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     75012245                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst     75012245                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     75012245                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      2769109                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      2769109                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      2769109                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      2769109                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000345                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000345                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000345                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000345                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 78464.691423                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 78464.691423                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 78464.691423                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 78464.691423                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1947                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    129.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          201                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              201                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          252                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          252                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          252                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          252                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst          704                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total          704                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst          704                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total          704                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     56913029                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     56913029                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     56913029                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     56913029                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000254                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000254                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000254                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000254                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 80842.370739                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 80842.370739                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 80842.370739                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 80842.370739                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   201                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      2768153                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        2768153                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst          956                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total          956                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst     75012245                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     75012245                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      2769109                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      2769109                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000345                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000345                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 78464.691423                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 78464.691423                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          252                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          252                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst          704                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total          704                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     56913029                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     56913029                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000254                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000254                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 80842.370739                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 80842.370739                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          402.924009                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             2768857                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs               704                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           3933.035511                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              92241                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   402.924009                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.786961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.786961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          503                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          115                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           26                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           22                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          340                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.982422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          22153576                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         22153576                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    14013                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                     99695                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  261686                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              24532501                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts               21242                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 4773060                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                2541581                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                66986                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    38809                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  207880                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           330                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          8084                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         5286                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               13370                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                24394634                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               24389327                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 15830882                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 21988516                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.282714                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.719961                       # Average fanout of values written-back ((Count/Count))
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.inst           16                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.data        19965                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total           19981                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.inst           16                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.data        19965                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total          19981                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst          688                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data        51260                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total         51948                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst          688                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data        51260                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total        51948                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.inst     56086857                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.data   3585916161                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total   3642003018                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.inst     56086857                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.data   3585916161                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total   3642003018                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst          704                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data        71225                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total        71929                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst          704                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data        71225                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total        71929                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst     0.977273                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data     0.719691                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.722212                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst     0.977273                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data     0.719691                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.722212                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.inst 81521.594477                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.data 69955.445981                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 70108.628205                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.inst 81521.594477                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.data 69955.445981                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 70108.628205                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks         7529                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total            7529                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.inst          688                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.data        51260                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total        51948                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.inst          688                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.data        51260                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total        51948                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.inst     51504777                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.data   3244491261                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total   3295996038                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.inst     51504777                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.data   3244491261                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total   3295996038                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.inst     0.977273                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.data     0.719691                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.722212                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.inst     0.977273                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.data     0.719691                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.722212                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.inst 74861.594477                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.data 63294.796352                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 63447.987179                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.inst 74861.594477                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.data 63294.796352                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 63447.987179                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.replacements                 7977                       # number of replacements (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.hits::cpu0.data            2                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total            2                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.misses::cpu0.data            2                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::total            2                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.accesses::cpu0.data            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.missRate::cpu0.data     0.500000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::total     0.500000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMisses::cpu0.data            2                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::cpu0.data        58608                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::total        58608                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::cpu0.data     0.500000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::total     0.500000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::cpu0.data        29304                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::total        29304                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.hits::cpu0.inst           16                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total           16                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst          688                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total          688                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu0.inst     56086857                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total     56086857                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst          704                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total          704                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst     0.977273                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.977273                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 81521.594477                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 81521.594477                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu0.inst          688                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total          688                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst     51504777                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total     51504777                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.977273                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.977273                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 74861.594477                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 74861.594477                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.data         2040                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total         2040                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.data        43422                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total        43422                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.data   3405880044                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total   3405880044                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.data        45462                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total        45462                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.data     0.955127                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.955127                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.data 78436.738151                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 78436.738151                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.data        43422                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total        43422                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.data   3116656224                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total   3116656224                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.955127                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.955127                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 71775.971259                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 71775.971259                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.data        17925                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total        17925                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data         7838                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total         7838                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.data    180036117                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total    180036117                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data        25763                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total        25763                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data     0.304235                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.304235                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 22969.650038                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 22969.650038                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.data         7838                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total         7838                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data    127835037                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total    127835037                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.304235                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.304235                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 16309.650038                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 16309.650038                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.missLatency::cpu0.data       112221                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.missLatency::total       112221                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.avgMissLatency::cpu0.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.mshrMissLatency::cpu0.data        92241                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.mshrMissLatency::total        92241                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.avgMshrMissLatency::cpu0.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.hits::cpu0.data            6                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2cache.SCUpgradeReq.hits::total            6                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2cache.SCUpgradeReq.misses::cpu0.data           19                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.misses::total           19                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.missLatency::cpu0.data       375957                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.missLatency::total       375957                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.accesses::cpu0.data           25                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.accesses::total           25                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.missRate::cpu0.data     0.760000                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.missRate::total     0.760000                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::cpu0.data 19787.210526                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::total 19787.210526                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::cpu0.data           19                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::total           19                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::cpu0.data       269397                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::total       269397                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::cpu0.data     0.760000                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::total     0.760000                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu0.data 14178.789474                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::total 14178.789474                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::cpu0.data            9                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total            9                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::cpu0.data           57                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total           57                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu0.data      1261736                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total      1261736                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::cpu0.data           66                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total           66                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::cpu0.data     0.863636                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.863636                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu0.data 22135.719298                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 22135.719298                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu0.data           57                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total           57                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu0.data       915416                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total       915416                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.863636                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.863636                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 16059.929825                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 16059.929825                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WritebackClean.hits::writebacks          201                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total          201                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks          201                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total          201                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks        62572                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total        62572                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks        62572                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total        62572                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       21002.522436                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs             142864                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs            46789                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             3.053367                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick             85248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks     9.988966                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst   346.618036                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data 20645.915434                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.000305                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.010578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.630063                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.640946                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1024        27120                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0          263                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1         3218                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2         4884                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3        18755                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.827637                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses          2332533                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses         2332533                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                     992404                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  63859                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 564                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                330                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 29000                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   2                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 19695                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           4709201                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             6.325152                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           43.061230                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4566658     96.97%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               11533      0.24%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               62959      1.34%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                3473      0.07%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                2035      0.04%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                4299      0.09%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               27737      0.59%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                9592      0.20%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                1003      0.02%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                 764      0.02%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               687      0.01%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               437      0.01%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               345      0.01%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               464      0.01%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               358      0.01%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159               748      0.02%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169               322      0.01%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               492      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               335      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199               355      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209               413      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               336      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               565      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               401      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               692      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259               356      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269               603      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279               344      0.01%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289               471      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299               468      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows            9956      0.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2252                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             4709201                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             20                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 4713781.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 11595590.379204                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value        17982                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value     37570392                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   6331606056                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED     47137815                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 14013                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 2383431                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                 451549                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles       7715998                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  4260408                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              4100793                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              24627662                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                   26                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                272011                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                   516                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               3681106                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           19897816                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   34354516                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                22196423                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 11544449                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             19613759                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  284057                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                  67077                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing              67098                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  1441360                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        41895750                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       49080851                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                24279930                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  24280066                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadResp         26764                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty        70101                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean          201                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict         8510                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq         5033                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeReq           48                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp          114                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeFailReq            1                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeFailResp            4                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq        52167                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp        45500                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq          704                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq        54883                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq            4                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp            4                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1609                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       213636                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total            215245                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        57920                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      8584704                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total            8642624                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                      49155                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic               503040                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples       120817                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.011075                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.104652                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0             119479     98.89%     98.89% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1               1338      1.11%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total         120817                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy      89379197                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy       703296                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy     71190738                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy       340992                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests       142859                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests        70937                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops         1338                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops         1338                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                   54                       # Number of system calls (Count)
system.cpu1.numCycles                         3049794                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                        6658596                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     492                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                       6858680                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  3917                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               91905                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            72289                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                192                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples            3031444                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.262513                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.154269                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                   957903     31.60%     31.60% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   368020     12.14%     43.74% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   388280     12.81%     56.55% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   535505     17.67%     74.21% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   300902      9.93%     84.14% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   175521      5.79%     89.93% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   172603      5.69%     95.62% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                    70926      2.34%     97.96% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    61784      2.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total              3031444                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                    187      0.08%      0.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                    49      0.02%      0.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      2      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                 1024      0.41%      0.51% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.51% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                 2053      0.83%      1.34% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult               29503     11.92%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     13.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   599      0.24%     13.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  256      0.10%     13.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead           200660     81.05%     94.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           13233      5.35%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          171      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu      3277725     47.79%     47.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult          111      0.00%     47.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv         1222      0.02%     47.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       819200     11.94%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt        33475      0.49%     60.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult       737280     10.75%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead         5352      0.08%     71.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite         3846      0.06%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      1260925     18.38%     89.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite       719373     10.49%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total       6858680                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.248899                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             247566                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.036095                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                 9609533                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                3335075                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses        3276020                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                  7390754                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 3415938                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         3321660                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                    3289349                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     3816726                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                          6834149                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      1253101                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                    24531                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           1976279                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                        665501                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                      723178                       # Number of stores executed (Count)
system.cpu1.numRate                          2.240856                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            235                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          18350                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    16075397                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                    6567114                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                      6567183                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              0.464404                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         0.464404                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              2.153298                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         2.153298                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                   6225534                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  2607507                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    3832329                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   2606173                       # Number of floating regfile writes (Count)
system.cpu1.miscRegfileReads                  6505235                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                 1589184                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       1044725                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores       733878                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        35975                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        17910                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                 691431                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted           688754                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect             9115                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups              501677                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                 500739                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.998130                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    984                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            143                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                53                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              90                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           34                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts          91620                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            300                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts             8903                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples      3016973                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.176746                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.805811                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        1437099     47.63%     47.63% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         220832      7.32%     54.95% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         333323     11.05%     66.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         279930      9.28%     75.28% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         244404      8.10%     83.38% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5          19910      0.66%     84.04% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          43043      1.43%     85.47% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7           2965      0.10%     85.57% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         435467     14.43%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total      3016973                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted             6567114                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted               6567183                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    1736393                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      1015799                       # Number of loads committed (Count)
system.cpu1.commit.amos                            87                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        133                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                    662263                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   3318728                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                    5010461                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  561                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu      3240288     49.34%     49.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult          106      0.00%     49.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv         1079      0.02%     49.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       819200     12.47%     61.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     61.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt        32704      0.50%     62.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult       737280     11.23%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead         3664      0.06%     73.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite         3185      0.05%     73.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      1012222     15.41%     89.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       717322     10.92%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total      6567183                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       435467                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      1583746                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          1583746                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      1583746                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         1583746                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       158483                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         158483                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       158483                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        158483                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data   3461096717                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   3461096717                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data   3461096717                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   3461096717                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      1742229                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      1742229                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      1742229                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      1742229                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.090966                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.090966                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.090966                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.090966                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 21838.914691                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 21838.914691                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 21838.914691                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 21838.914691                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs       636241                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets           16                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        20879                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     30.472772                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets           16                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        22475                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            22475                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       120262                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       120262                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       120262                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       120262                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data        38221                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total        38221                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data        38221                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total        38221                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   1135703388                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   1135703388                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   1135703388                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   1135703388                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.021938                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.021938                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.021938                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.021938                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 29714.120196                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 29714.120196                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 29714.120196                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 29714.120196                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                 37649                       # number of replacements (Count)
system.cpu1.dcache.LoadLockedReq.hits::cpu1.data           25                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total           25                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::cpu1.data           36                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total           36                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::cpu1.data       769896                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total       769896                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::cpu1.data           61                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total           61                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::cpu1.data     0.590164                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.590164                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::cpu1.data        21386                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total        21386                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::cpu1.data           12                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total           12                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::cpu1.data           24                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::total           24                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::cpu1.data       593739                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::total       593739                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::cpu1.data     0.393443                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::total     0.393443                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::cpu1.data 24739.125000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::total 24739.125000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.hits::cpu1.data       889158                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         889158                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       132606                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       132606                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data   2133801396                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   2133801396                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      1021764                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      1021764                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.129781                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.129781                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 16091.288448                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 16091.288448                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       106943                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       106943                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data        25663                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        25663                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data    427851720                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total    427851720                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.025116                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.025116                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 16671.929237                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 16671.929237                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.missLatency::cpu1.data        90243                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.missLatency::total        90243                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::cpu1.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::cpu1.data        88911                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::total        88911                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.hits::cpu1.data           20                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total           20                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.misses::cpu1.data           18                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.misses::total           18                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.missLatency::cpu1.data       370962                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.missLatency::total       370962                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.accesses::cpu1.data           38                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total           38                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.missRate::cpu1.data     0.473684                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.missRate::total     0.473684                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMissLatency::cpu1.data        20609                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMissLatency::total        20609                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.mshrMisses::cpu1.data           18                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMisses::total           18                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::cpu1.data       360306                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::total       360306                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissRate::cpu1.data     0.473684                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.mshrMissRate::total     0.473684                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::cpu1.data        20017                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::total        20017                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.hits::cpu1.data           56                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.hits::total             56                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.misses::cpu1.data           31                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.misses::total           31                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.missLatency::cpu1.data      1010988                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.missLatency::total      1010988                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.accesses::cpu1.data           87                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.accesses::total           87                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.missRate::cpu1.data     0.356322                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.missRate::total     0.356322                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMissLatency::cpu1.data 32612.516129                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMissLatency::total 32612.516129                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.mshrHits::cpu1.data            6                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrHits::total            6                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrMisses::cpu1.data           25                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMisses::total           25                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMissLatency::cpu1.data       990342                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissLatency::total       990342                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissRate::cpu1.data     0.287356                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.mshrMissRate::total     0.287356                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMshrMissLatency::cpu1.data 39613.680000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMshrMissLatency::total 39613.680000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data       694588                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        694588                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        25877                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        25877                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   1327295321                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   1327295321                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data       720465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total       720465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.035917                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.035917                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 51292.472891                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 51292.472891                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data        13319                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total        13319                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        12558                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        12558                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data    707851668                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    707851668                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.017430                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.017430                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 56366.592451                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 56366.592451                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse           81.809304                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             1622156                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs             38237                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             42.423726                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick         5343007644                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data    81.809304                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.159784                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.159784                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          496                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          496                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.968750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          13977557                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         13977557                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                  884680                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles               859581                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  1229112                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles                49046                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                  9025                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              490223                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  219                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts               6760883                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  896                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles            901088                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                       6815603                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                     691431                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches            501776                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      2121059                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                  18474                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                   889627                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 5612                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples           3031444                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.248379                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.068763                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 1704249     56.22%     56.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                    9176      0.30%     56.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  358393     11.82%     68.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                   73348      2.42%     70.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  270086      8.91%     79.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                    5488      0.18%     79.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                   39955      1.32%     81.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                   43678      1.44%     82.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                  527071     17.39%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total             3031444                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.226714                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       2.234775                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst       889226                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           889226                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst       889226                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          889226                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          400                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            400                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          400                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           400                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     17955360                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     17955360                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     17955360                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     17955360                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst       889626                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       889626                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst       889626                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       889626                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000450                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000450                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000450                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000450                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 44888.400000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 44888.400000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 44888.400000                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 44888.400000                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          151                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     37.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            3                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                3                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           91                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           91                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           91                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           91                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          309                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          309                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          309                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          309                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     14409576                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     14409576                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     14409576                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     14409576                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000347                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000347                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000347                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000347                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 46632.932039                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 46632.932039                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 46632.932039                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 46632.932039                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     3                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst       889226                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         889226                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          400                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          400                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     17955360                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     17955360                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst       889626                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       889626                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000450                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000450                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 44888.400000                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 44888.400000                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           91                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           91                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          309                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          309                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     14409576                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     14409576                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000347                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000347                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 46632.932039                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 46632.932039                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse           40.442666                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              889535                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               309                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           2878.754045                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick         5342980005                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst    40.442666                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.078990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.078990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          306                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           49                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2           45                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          212                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.597656                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           7117317                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          7117317                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                     9025                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                     95915                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  208294                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts               6659088                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts               20468                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 1044725                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                 733878                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  297                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     2288                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  201923                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            21                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect          5818                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect         3179                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                8997                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                 6601741                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                6597680                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                  3909877                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                  5381668                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.163320                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.726518                       # Average fanout of values written-back ((Count/Count))
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.inst            1                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::cpu1.data        12525                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total           12526                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.inst            1                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::cpu1.data        12525                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total          12526                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst          308                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data        25699                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total         26007                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst          308                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data        25699                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total        26007                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.inst     14091894                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.data   1004036958                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total   1018128852                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.inst     14091894                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.data   1004036958                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total   1018128852                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst          309                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data        38224                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total        38533                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst          309                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data        38224                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total        38533                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst     0.996764                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data     0.672326                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.674928                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst     0.996764                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data     0.672326                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.674928                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.inst 45752.902597                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.data 39069.106113                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 39148.262083                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.inst 45752.902597                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.data 39069.106113                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 39148.262083                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.demandMshrMisses::cpu1.inst          308                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.data        25699                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total        26007                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.inst          308                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.data        25699                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total        26007                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.inst     12040614                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.data    832834998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total    844875612                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.inst     12040614                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.data    832834998                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total    844875612                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.inst     0.996764                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.data     0.672326                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.674928                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.inst     0.996764                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.data     0.672326                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.674928                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.inst 39092.902597                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.data 32407.292035                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 32486.469489                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.inst 39092.902597                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.data 32407.292035                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 32486.469489                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.replacements                    0                       # number of replacements (Count)
system.cpu1.l2cache.InvalidateReq.hits::cpu1.data            4                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.hits::total            4                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.accesses::cpu1.data            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::total            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.hits::cpu1.inst            1                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.hits::total            1                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst          308                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          308                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::cpu1.inst     14091894                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     14091894                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst          309                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total          309                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst     0.996764                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total     0.996764                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 45752.902597                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 45752.902597                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::cpu1.inst          308                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          308                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst     12040614                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total     12040614                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst     0.996764                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total     0.996764                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 39092.902597                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 39092.902597                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.data         1859                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total         1859                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.data        10678                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total        10678                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.data    677165490                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total    677165490                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.data        12537                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total        12537                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.data     0.851719                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.851719                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.data 63416.884248                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 63416.884248                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.data        10678                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total        10678                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.data    606003390                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total    606003390                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.851719                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.851719                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 56752.518262                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 56752.518262                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.data        10666                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total        10666                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data        15021                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total        15021                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.data    326871468                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total    326871468                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data        25687                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total        25687                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data     0.584771                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.584771                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 21760.965848                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 21760.965848                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.data        15021                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total        15021                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data    226831608                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total    226831608                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.584771                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.584771                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 15100.965848                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 15100.965848                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.missLatency::cpu1.data        86913                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.missLatency::total        86913                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.avgMissLatency::cpu1.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.mshrMissLatency::cpu1.data        73593                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.mshrMissLatency::total        73593                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.avgMshrMissLatency::cpu1.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.hits::cpu1.data            1                       # number of SCUpgradeReq hits (Count)
system.cpu1.l2cache.SCUpgradeReq.hits::total            1                       # number of SCUpgradeReq hits (Count)
system.cpu1.l2cache.SCUpgradeReq.misses::cpu1.data           17                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2cache.SCUpgradeReq.misses::total           17                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2cache.SCUpgradeReq.missLatency::cpu1.data       337329                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.missLatency::total       337329                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.accesses::cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.missRate::cpu1.data     0.944444                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.missRate::total     0.944444                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.avgMissLatency::cpu1.data 19842.882353                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.avgMissLatency::total 19842.882353                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.mshrMisses::cpu1.data           17                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2cache.SCUpgradeReq.mshrMisses::total           17                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2cache.SCUpgradeReq.mshrMissLatency::cpu1.data       237429                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.mshrMissLatency::total       237429                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.mshrMissRate::cpu1.data     0.944444                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.mshrMissRate::total     0.944444                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu1.data 13966.411765                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.avgMshrMissLatency::total 13966.411765                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::cpu1.data            2                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total            2                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::cpu1.data           46                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total           46                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::cpu1.data       883115                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total       883115                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::cpu1.data           48                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total           48                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::cpu1.data     0.958333                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.958333                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::cpu1.data 19198.152174                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 19198.152174                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::cpu1.data           46                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total           46                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::cpu1.data       623375                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total       623375                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::cpu1.data     0.958333                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.958333                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data 13551.630435                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 13551.630435                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WritebackClean.hits::writebacks            3                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total            3                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks            3                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total            3                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks        22475                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total        22475                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks        22475                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total        22475                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse        1945.897773                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs              76264                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs            22645                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             3.367807                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick        5342973012                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     0.198579                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst    40.446451                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data  1905.252743                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.001234                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.058144                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.059384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1024        16161                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1         3239                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2        12090                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3          832                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.493195                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses          1242725                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses         1242725                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        432                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  28926                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 21                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 13284                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 20488                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           1015799                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            19.490845                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           93.017324                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                870147     85.66%     85.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                2837      0.28%     85.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               33717      3.32%     89.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                1921      0.19%     89.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                8606      0.85%     90.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                7449      0.73%     91.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               52793      5.20%     96.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               17940      1.77%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                 985      0.10%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                 936      0.09%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               741      0.07%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               546      0.05%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               496      0.05%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               943      0.09%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149               424      0.04%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159               606      0.06%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169               357      0.04%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179               461      0.05%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               311      0.03%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               357      0.04%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209               526      0.05%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               326      0.03%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               520      0.05%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               392      0.04%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               524      0.05%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259               342      0.03%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269               565      0.06%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               480      0.05%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               326      0.03%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               367      0.04%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows            8858      0.87%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2172                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             1015799                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             18                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean      1128944                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 1101355.047065                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value         7992                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value      2986677                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   6368583375                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED     10160496                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                  9025                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  909679                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                 319762                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         10998                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  1252316                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles               529664                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts               6724828                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                 1513                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                 84961                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                   496                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                451580                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands            5313897                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   10023596                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                 6105320                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  3878480                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps              5184910                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                  128987                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                    148                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                156                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                   311796                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                         9239061                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       13332087                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                 6567114                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                   6567183                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadResp         26048                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadRespWithInvalidate            2                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty        22475                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean            3                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict        15174                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq         4016                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::SCUpgradeReq           44                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp           87                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::SCUpgradeFailReq            4                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeFailResp            5                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq        15028                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp        12564                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq          309                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq        32642                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateReq            4                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateResp            4                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          621                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       114344                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total            114965                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19968                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3890240                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total            3910208                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                      13551                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic                 4928                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples        52047                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.011816                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.108059                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0              51432     98.82%     98.82% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1                615      1.18%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total          52047                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy      40363595                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy       308691                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy     38215080                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy        86913                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests        76255                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests        37725                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops          615                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops          615                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.numCycles                         3051451                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                        6651081                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     384                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                       6855716                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                  3856                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               88973                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            70905                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                113                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples            3036739                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              2.257591                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             2.154846                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                   965196     31.78%     31.78% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   366865     12.08%     43.86% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   387439     12.76%     56.62% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   535073     17.62%     74.24% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   301301      9.92%     84.17% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   175901      5.79%     89.96% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   172381      5.68%     95.63% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                    70905      2.33%     97.97% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    61678      2.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total              3036739                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                    171      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                    39      0.02%      0.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      2      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                 1024      0.41%      0.50% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      0.50% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                 2054      0.83%      1.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult               29504     11.87%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     13.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   460      0.19%     13.38% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                  146      0.06%     13.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead           201983     81.27%     94.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           13140      5.29%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          154      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu      3273696     47.75%     47.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult          123      0.00%     47.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv         1197      0.02%     47.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       819200     11.95%     59.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     59.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt        33473      0.49%     60.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult       737280     10.75%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead         3579      0.05%     71.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite         2719      0.04%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      1264925     18.45%     89.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite       719370     10.49%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total       6855716                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        2.246707                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                             248523                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.036250                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                 9600585                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                3323580                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses        3269421                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                  7399965                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 3416878                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         3321654                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                    3282132                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     3821953                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                          6831125                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      1255346                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                    24591                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           1977441                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                        664210                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                      722095                       # Number of stores executed (Count)
system.cpu2.numRate                          2.238648                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            212                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          14712                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                    16073362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                    6562426                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                      6562492                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              0.464988                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         0.464988                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              2.150592                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         2.150592                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                   6221259                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                  2603107                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                    3832327                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   2606223                       # Number of floating regfile writes (Count)
system.cpu2.miscRegfileReads                  6505270                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                 1589184                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       1043026                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores       732706                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads        35961                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores        17968                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                 689375                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted           687282                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect             8989                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups              500907                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                 500014                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.998217                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    767                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups             70                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                11                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses              59                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts          88727                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            271                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts             8805                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples      3022794                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     2.171002                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.803861                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0        1443593     47.76%     47.76% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1         220689      7.30%     55.06% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         333398     11.03%     66.09% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         280163      9.27%     75.36% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         244191      8.08%     83.43% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5          19794      0.65%     84.09% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          42982      1.42%     85.51% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7           2980      0.10%     85.61% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         435004     14.39%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total      3022794                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted             6562426                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted               6562492                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    1734613                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      1014826                       # Number of loads committed (Count)
system.cpu2.commit.amos                            78                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                        126                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                    661381                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                   3318728                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                    5005798                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  477                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          126      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu      3237388     49.33%     49.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult          118      0.00%     49.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv         1063      0.02%     49.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       819200     12.48%     61.83% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     61.83% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt        32704      0.50%     62.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult       737280     11.23%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead         2682      0.04%     73.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite         2387      0.04%     73.65% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      1012222     15.42%     89.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite       717322     10.93%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total      6562492                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       435004                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      1583119                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          1583119                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      1583119                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         1583119                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       157156                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         157156                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       157156                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        157156                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data   3469797427                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total   3469797427                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data   3469797427                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total   3469797427                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      1740275                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      1740275                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      1740275                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      1740275                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.090305                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.090305                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.090305                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.090305                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 22078.682500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 22078.682500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 22078.682500                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 22078.682500                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs       646171                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets           26                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs        20709                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     31.202424                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets           26                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        22301                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            22301                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data       119149                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total       119149                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data       119149                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total       119149                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data        38007                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total        38007                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data        38007                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total        38007                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data   1149136605                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total   1149136605                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data   1149136605                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total   1149136605                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.021840                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.021840                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.021840                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.021840                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 30234.867393                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 30234.867393                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 30234.867393                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 30234.867393                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                 37436                       # number of replacements (Count)
system.cpu2.dcache.LoadLockedReq.hits::cpu2.data           26                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.hits::total           26                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.misses::cpu2.data           24                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.misses::total           24                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.missLatency::cpu2.data       563103                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.missLatency::total       563103                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.accesses::cpu2.data           50                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.accesses::total           50                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.missRate::cpu2.data     0.480000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.missRate::total     0.480000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMissLatency::cpu2.data 23462.625000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMissLatency::total 23462.625000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.mshrHits::cpu2.data           12                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrHits::total           12                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::cpu2.data           12                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::total           12                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::cpu2.data       370296                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::total       370296                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::cpu2.data     0.240000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::total     0.240000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::cpu2.data        30858                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::total        30858                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.hits::cpu2.data       888976                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total         888976                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data       131629                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       131629                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data   2119783761                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total   2119783761                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      1020605                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      1020605                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.128972                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.128972                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 16104.230534                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 16104.230534                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data       106113                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total       106113                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data        25516                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total        25516                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data    426851055                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total    426851055                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.025001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.025001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 16728.760582                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 16728.760582                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.hits::cpu2.data           18                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.hits::total           18                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.misses::cpu2.data           17                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.misses::total           17                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.missLatency::cpu2.data       420246                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.missLatency::total       420246                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.accesses::cpu2.data           35                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.accesses::total           35                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.missRate::cpu2.data     0.485714                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.missRate::total     0.485714                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMissLatency::cpu2.data 24720.352941                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMissLatency::total 24720.352941                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.mshrMisses::cpu2.data           17                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMisses::total           17                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::cpu2.data       408924                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::total       408924                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissRate::cpu2.data     0.485714                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.mshrMissRate::total     0.485714                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::cpu2.data 24054.352941                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::total 24054.352941                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.hits::cpu2.data           51                       # number of SwapReq hits (Count)
system.cpu2.dcache.SwapReq.hits::total             51                       # number of SwapReq hits (Count)
system.cpu2.dcache.SwapReq.misses::cpu2.data           27                       # number of SwapReq misses (Count)
system.cpu2.dcache.SwapReq.misses::total           27                       # number of SwapReq misses (Count)
system.cpu2.dcache.SwapReq.missLatency::cpu2.data       943056                       # number of SwapReq miss ticks (Tick)
system.cpu2.dcache.SwapReq.missLatency::total       943056                       # number of SwapReq miss ticks (Tick)
system.cpu2.dcache.SwapReq.accesses::cpu2.data           78                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu2.dcache.SwapReq.accesses::total           78                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu2.dcache.SwapReq.missRate::cpu2.data     0.346154                       # miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.missRate::total     0.346154                       # miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.avgMissLatency::cpu2.data        34928                       # average SwapReq miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.avgMissLatency::total        34928                       # average SwapReq miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.mshrHits::cpu2.data            7                       # number of SwapReq MSHR hits (Count)
system.cpu2.dcache.SwapReq.mshrHits::total            7                       # number of SwapReq MSHR hits (Count)
system.cpu2.dcache.SwapReq.mshrMisses::cpu2.data           20                       # number of SwapReq MSHR misses (Count)
system.cpu2.dcache.SwapReq.mshrMisses::total           20                       # number of SwapReq MSHR misses (Count)
system.cpu2.dcache.SwapReq.mshrMissLatency::cpu2.data       925074                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu2.dcache.SwapReq.mshrMissLatency::total       925074                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu2.dcache.SwapReq.mshrMissRate::cpu2.data     0.256410                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.mshrMissRate::total     0.256410                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.avgMshrMissLatency::cpu2.data 46253.700000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.avgMshrMissLatency::total 46253.700000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data       694143                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total        694143                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data        25527                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        25527                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data   1350013666                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total   1350013666                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data       719670                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total       719670                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.035470                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.035470                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 52885.715752                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 52885.715752                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu2.data        13036                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total        13036                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data        12491                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total        12491                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data    722285550                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total    722285550                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.017357                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.017357                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 57824.477624                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 57824.477624                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse           81.803621                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             1621286                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs             38014                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             42.649708                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick         5344549767                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data    81.803621                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.159773                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.159773                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          506                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1          506                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.988281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          13961518                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         13961518                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                  883053                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles               868208                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  1228045                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles                48519                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                  8914                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved              489584                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  190                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts               6752290                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  791                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles            898215                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                       6805529                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                     689375                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches            500792                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                      2129385                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                  18196                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                   888389                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 5603                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples           3036739                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             2.241120                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            3.066605                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                 1711766     56.37%     56.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                    8515      0.28%     56.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  358528     11.81%     68.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                   73014      2.40%     70.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  269763      8.88%     79.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                    5564      0.18%     79.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   39399      1.30%     81.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                   43701      1.44%     82.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                  526489     17.34%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total             3036739                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.225917                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       2.230260                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst       888026                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total           888026                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst       888026                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total          888026                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          362                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            362                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          362                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           362                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     15336648                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     15336648                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     15336648                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     15336648                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst       888388                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total       888388                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst       888388                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total       888388                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000407                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000407                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000407                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000407                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 42366.430939                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 42366.430939                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 42366.430939                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 42366.430939                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs          112                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs            56                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           75                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           75                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           75                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           75                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          287                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          287                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          287                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          287                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     12027627                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     12027627                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     12027627                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     12027627                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000323                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000323                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000323                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000323                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 41908.108014                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 41908.108014                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 41908.108014                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 41908.108014                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     2                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst       888026                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total         888026                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          362                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          362                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     15336648                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     15336648                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst       888388                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total       888388                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000407                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000407                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 42366.430939                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 42366.430939                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           75                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           75                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          287                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          287                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     12027627                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     12027627                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000323                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000323                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 41908.108014                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 41908.108014                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           35.895466                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs              888313                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               287                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           3095.167247                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick         5344522128                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst    35.895466                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.070108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.070108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          285                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1           60                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::2           28                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3          197                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.556641                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           7107391                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          7107391                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                     8914                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                     96795                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                  197101                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts               6651465                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts               20207                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 1043026                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                 732706                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                  222                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     2416                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                  190606                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents            21                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect          5773                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect         3113                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                8886                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                 6595112                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                6591075                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                  3907457                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                  5378952                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       2.159981                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.726435                       # Average fanout of values written-back ((Count/Count))
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.demandHits::cpu2.inst            1                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::cpu2.data        11827                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::total           11828                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.overallHits::cpu2.inst            1                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::cpu2.data        11827                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::total          11828                       # number of overall hits (Count)
system.cpu2.l2cache.demandMisses::cpu2.inst          286                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.data        26177                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::total         26463                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.inst          286                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.data        26177                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::total        26463                       # number of overall misses (Count)
system.cpu2.l2cache.demandMissLatency::cpu2.inst     11731590                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::cpu2.data   1022472504                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::total   1034204094                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.inst     11731590                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.data   1022472504                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::total   1034204094                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.demandAccesses::cpu2.inst          287                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.data        38004                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::total        38291                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.inst          287                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.data        38004                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::total        38291                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.demandMissRate::cpu2.inst     0.996516                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.data     0.688796                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::total     0.691102                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.inst     0.996516                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.data     0.688796                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::total     0.691102                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMissLatency::cpu2.inst 41019.545455                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.demandAvgMissLatency::cpu2.data 39059.957367                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.demandAvgMissLatency::total 39081.135699                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.inst 41019.545455                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.data 39059.957367                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::total 39081.135699                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.demandMshrMisses::cpu2.inst          286                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.data        26177                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::total        26463                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.inst          286                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.data        26177                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::total        26463                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.inst      9826830                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.data    848093724                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::total    857920554                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.inst      9826830                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.data    848093724                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::total    857920554                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissRate::cpu2.inst     0.996516                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::cpu2.data     0.688796                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::total     0.691102                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.inst     0.996516                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.data     0.688796                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::total     0.691102                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.inst 34359.545455                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.data 32398.430836                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::total 32419.625666                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.inst 34359.545455                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.data 32398.430836                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::total 32419.625666                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.replacements                    0                       # number of replacements (Count)
system.cpu2.l2cache.InvalidateReq.hits::cpu2.data            4                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.hits::total            4                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.accesses::cpu2.data            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.accesses::total            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.hits::cpu2.inst            1                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.hits::total            1                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.misses::cpu2.inst          286                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::total          286                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.missLatency::cpu2.inst     11731590                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.missLatency::total     11731590                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.accesses::cpu2.inst          287                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::total          287                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.missRate::cpu2.inst     0.996516                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::total     0.996516                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::cpu2.inst 41019.545455                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::total 41019.545455                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.mshrMisses::cpu2.inst          286                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::total          286                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::cpu2.inst      9826830                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::total      9826830                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::cpu2.inst     0.996516                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::total     0.996516                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::cpu2.inst 34359.545455                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::total 34359.545455                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.hits::cpu2.data         1284                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::total         1284                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.misses::cpu2.data        11190                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::total        11190                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.missLatency::cpu2.data    695771865                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::total    695771865                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.accesses::cpu2.data        12474                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::total        12474                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.missRate::cpu2.data     0.897066                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::total     0.897066                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMissLatency::cpu2.data 62178.004021                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::total 62178.004021                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.mshrMisses::cpu2.data        11190                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::total        11190                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::cpu2.data    621206505                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::total    621206505                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissRate::cpu2.data     0.897066                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::total     0.897066                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::cpu2.data 55514.432976                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::total 55514.432976                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.hits::cpu2.data        10543                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::total        10543                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.data        14987                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::total        14987                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu2.data    326700639                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::total    326700639                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.data        25530                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::total        25530                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.data     0.587035                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::total     0.587035                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu2.data 21798.935010                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::total 21798.935010                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu2.data        14987                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::total        14987                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu2.data    226887219                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::total    226887219                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu2.data     0.587035                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::total     0.587035                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.data 15138.935010                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::total 15138.935010                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.misses::cpu2.data           17                       # number of SCUpgradeReq misses (Count)
system.cpu2.l2cache.SCUpgradeReq.misses::total           17                       # number of SCUpgradeReq misses (Count)
system.cpu2.l2cache.SCUpgradeReq.missLatency::cpu2.data       391941                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.missLatency::total       391941                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.accesses::cpu2.data           17                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.accesses::total           17                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.missRate::cpu2.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.avgMissLatency::cpu2.data 23055.352941                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMissLatency::total 23055.352941                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.mshrMisses::cpu2.data           17                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu2.l2cache.SCUpgradeReq.mshrMisses::total           17                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu2.l2cache.SCUpgradeReq.mshrMissLatency::cpu2.data       278721                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.mshrMissLatency::total       278721                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu2.data 16395.352941                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMshrMissLatency::total 16395.352941                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.misses::cpu2.data           40                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.misses::total           40                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.missLatency::cpu2.data       774558                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.missLatency::total       774558                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.accesses::cpu2.data           40                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.accesses::total           40                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.missRate::cpu2.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMissLatency::cpu2.data 19363.950000                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMissLatency::total 19363.950000                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.mshrMisses::cpu2.data           40                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMisses::total           40                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::cpu2.data       548118                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::total       548118                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::cpu2.data 13702.950000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::total 13702.950000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.WritebackClean.hits::writebacks            2                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.hits::total            2                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.accesses::writebacks            2                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackClean.accesses::total            2                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.hits::writebacks        22301                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.hits::total        22301                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.accesses::writebacks        22301                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.accesses::total        22301                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.tags.tagsInUse        1938.086628                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.l2cache.tags.totalRefs              75796                       # Total number of references to valid blocks. (Count)
system.cpu2.l2cache.tags.sampledRefs            22573                       # Sample count of references to valid blocks. (Count)
system.cpu2.l2cache.tags.avgRefs             3.357817                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.l2cache.tags.warmupTick        5344515135                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.l2cache.tags.occupancies::writebacks     0.143292                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.inst    35.897587                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.data  1902.045748                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.avgOccs::writebacks     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.inst     0.001096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.data     0.058046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::total      0.059146                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.occupanciesTaskId::1024        16124                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::1         3248                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::2        12059                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::3          817                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ratioOccsTaskId::1024     0.492065                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.tagAccesses          1235213                       # Number of tag accesses (Count)
system.cpu2.l2cache.tags.dataAccesses         1235213                       # Number of data accesses (Count)
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                        132                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                  28200                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                 21                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                 12919                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 20344                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           1014826                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            19.749603                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           94.603880                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                869405     85.67%     85.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                2838      0.28%     85.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               33377      3.29%     89.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                1935      0.19%     89.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                8234      0.81%     90.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                7498      0.74%     90.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               52561      5.18%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               18189      1.79%     97.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                 969      0.10%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                 905      0.09%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109               648      0.06%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119               493      0.05%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129               453      0.04%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               927      0.09%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149               455      0.04%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159               646      0.06%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169               417      0.04%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179               460      0.05%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               419      0.04%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199               428      0.04%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209               586      0.06%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219               423      0.04%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               493      0.05%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               387      0.04%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               525      0.05%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259               383      0.04%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269               523      0.05%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279               449      0.04%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289               378      0.04%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               461      0.05%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows            8961      0.88%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2505                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             1014826                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions             20                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 794105.100000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 651016.997618                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value        22977                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value      1672659                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   6370802820                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED      7941051                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                  8914                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                  907921                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                 310038                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles          9695                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  1250849                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles               549322                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts               6716641                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                  592                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                 86804                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                   290                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                471423                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands            5308627                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   10013073                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                 6095140                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  3878645                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps              5181807                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                  126820                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                    111                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                113                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                   309445                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                         9237904                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       13316390                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                 6562426                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                   6562492                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.toL2Bus.transDist::ReadResp         25878                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadRespWithInvalidate            1                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackDirty        22301                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackClean            2                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::CleanEvict        15135                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeReq         4082                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::SCUpgradeReq           36                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeResp           82                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::SCUpgradeFailReq            4                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeFailResp            1                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExReq        14869                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExResp        12492                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadCleanReq          287                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadSharedReq        32704                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateReq            4                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateResp            4                       # Transaction distribution (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          576                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       113672                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount::total            114248                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktSize_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        18496                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3864704                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize::total            3883200                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.snoops                      13740                       # Total snoops (Count)
system.cpu2.toL2Bus.snoopTraffic                 4800                       # Total snoop traffic (Byte)
system.cpu2.toL2Bus.snoopFanout::samples        51986                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::mean        0.012157                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::stdev       0.109588                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::0              51354     98.78%     98.78% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::1                632      1.22%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::total          51986                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.toL2Bus.reqLayer0.occupancy      40091868                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer0.occupancy       286713                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer1.occupancy     37990305                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoopLayer0.occupancy        85580                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoop_filter.totRequests        75790                       # Total number of requests made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleRequests        37502                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.totSnoops          632                       # Total number of snoops made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleSnoops          632                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.numCycles                         3060667                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                        6649767                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     406                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                       6864740                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                  3841                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               88242                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            70422                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                150                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples            3043977                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              2.255188                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             2.158192                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                   975703     32.05%     32.05% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   361898     11.89%     43.94% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   385897     12.68%     56.62% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   534755     17.57%     74.19% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   302718      9.94%     84.13% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   176879      5.81%     89.94% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   173058      5.69%     95.63% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                    71384      2.35%     97.97% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    61685      2.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total              3043977                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                    166      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     7      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                 1024      0.41%      0.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      0.47% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                 2054      0.81%      1.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult               29504     11.68%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     12.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   442      0.18%     13.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                  116      0.05%     13.19% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead           205750     81.46%     94.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           13508      5.35%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          141      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu      3272869     47.68%     47.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult          123      0.00%     47.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv         1180      0.02%     47.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       819200     11.93%     59.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     59.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt        33473      0.49%     60.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult       737280     10.74%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead         3472      0.05%     70.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite         2566      0.04%     70.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      1275049     18.57%     89.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite       719387     10.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total       6864740                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        2.242890                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             252571                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.036793                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                 9605503                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                3322284                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses        3268604                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                  7424366                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 3416144                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         3321689                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                    3280941                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     3836229                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                          6840406                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      1265356                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                    24334                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           1987332                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                        664136                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                      721976                       # Number of stores executed (Count)
system.cpu3.numRate                          2.234940                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            207                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          16690                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                    16064650                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                    6561875                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                      6561931                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              0.466432                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         0.466432                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              2.143936                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         2.143936                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                   6230297                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                  2602478                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                    3832340                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   2606186                       # Number of floating regfile writes (Count)
system.cpu3.miscRegfileReads                  6505245                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                 1589184                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       1042803                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores       732428                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads        35834                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores        17877                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                 689037                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted           687010                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect             8927                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups              500850                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                 499905                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.998113                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    733                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups             77                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                13                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses              64                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           22                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts          87962                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            256                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts             8741                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples      3030135                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     2.165557                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.803349                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0        1452091     47.92%     47.92% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         220165      7.27%     55.19% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         332936     10.99%     66.18% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         279736      9.23%     75.41% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         244300      8.06%     83.47% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5          19581      0.65%     84.12% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          43020      1.42%     85.54% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7           2987      0.10%     85.63% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         435319     14.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total      3030135                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted             6561875                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted               6561931                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    1734450                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      1014739                       # Number of loads committed (Count)
system.cpu3.commit.amos                            79                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                        114                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                    661256                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                   3318728                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                    5005258                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  458                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          114      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu      3237041     49.33%     49.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           97      0.00%     49.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv         1045      0.02%     49.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       819200     12.48%     61.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     61.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt        32704      0.50%     62.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult       737280     11.24%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead         2596      0.04%     73.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite         2310      0.04%     73.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      1012222     15.43%     89.07% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       717322     10.93%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total      6561931                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       435319                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      1584834                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          1584834                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      1584834                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         1584834                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data       155240                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         155240                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data       155240                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        155240                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data   3414998029                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total   3414998029                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data   3414998029                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total   3414998029                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      1740074                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      1740074                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      1740074                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      1740074                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.089215                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.089215                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.089215                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.089215                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 21998.183645                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 21998.183645                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 21998.183645                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 21998.183645                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs       661477                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets           76                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs        20546                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     32.194928                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets           38                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks        22288                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            22288                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data       117318                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total       117318                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data       117318                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total       117318                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data        37922                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total        37922                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data        37922                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total        37922                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data   1161648246                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total   1161648246                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data   1161648246                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total   1161648246                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.021793                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.021793                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.021793                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.021793                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 30632.568061                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 30632.568061                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 30632.568061                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 30632.568061                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                 37356                       # number of replacements (Count)
system.cpu3.dcache.LoadLockedReq.hits::cpu3.data           23                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.hits::total           23                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.misses::cpu3.data           25                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.misses::total           25                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.missLatency::cpu3.data       682317                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.missLatency::total       682317                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.accesses::cpu3.data           48                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.accesses::total           48                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.missRate::cpu3.data     0.520833                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.missRate::total     0.520833                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMissLatency::cpu3.data 27292.680000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMissLatency::total 27292.680000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.mshrHits::cpu3.data           12                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrHits::total           12                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrMisses::cpu3.data           13                       # number of LoadLockedReq MSHR misses (Count)
system.cpu3.dcache.LoadLockedReq.mshrMisses::total           13                       # number of LoadLockedReq MSHR misses (Count)
system.cpu3.dcache.LoadLockedReq.mshrMissLatency::cpu3.data       493173                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.mshrMissLatency::total       493173                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.mshrMissRate::cpu3.data     0.270833                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.mshrMissRate::total     0.270833                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMshrMissLatency::cpu3.data 37936.384615                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMshrMissLatency::total 37936.384615                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.hits::cpu3.data       890842                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total         890842                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data       129636                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total       129636                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data   2071796796                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total   2071796796                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      1020478                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      1020478                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.127035                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.127035                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 15981.647042                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 15981.647042                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data       104192                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total       104192                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data        25444                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total        25444                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data    442234989                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total    442234989                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.024933                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.024933                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 17380.718008                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 17380.718008                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.missLatency::cpu3.data        37296                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.missLatency::total        37296                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.avgMissLatency::cpu3.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.mshrMissLatency::cpu3.data        36630                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.mshrMissLatency::total        36630                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.avgMshrMissLatency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.hits::cpu3.data           17                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.hits::total           17                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.misses::cpu3.data           15                       # number of StoreCondReq misses (Count)
system.cpu3.dcache.StoreCondReq.misses::total           15                       # number of StoreCondReq misses (Count)
system.cpu3.dcache.StoreCondReq.missLatency::cpu3.data       337662                       # number of StoreCondReq miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.missLatency::total       337662                       # number of StoreCondReq miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.accesses::cpu3.data           32                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.accesses::total           32                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.missRate::cpu3.data     0.468750                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.missRate::total     0.468750                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.avgMissLatency::cpu3.data 22510.800000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.avgMissLatency::total 22510.800000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.mshrMisses::cpu3.data           15                       # number of StoreCondReq MSHR misses (Count)
system.cpu3.dcache.StoreCondReq.mshrMisses::total           15                       # number of StoreCondReq MSHR misses (Count)
system.cpu3.dcache.StoreCondReq.mshrMissLatency::cpu3.data       328338                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.mshrMissLatency::total       328338                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.mshrMissRate::cpu3.data     0.468750                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.mshrMissRate::total     0.468750                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.avgMshrMissLatency::cpu3.data 21889.200000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.avgMshrMissLatency::total 21889.200000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.hits::cpu3.data           60                       # number of SwapReq hits (Count)
system.cpu3.dcache.SwapReq.hits::total             60                       # number of SwapReq hits (Count)
system.cpu3.dcache.SwapReq.misses::cpu3.data           19                       # number of SwapReq misses (Count)
system.cpu3.dcache.SwapReq.misses::total           19                       # number of SwapReq misses (Count)
system.cpu3.dcache.SwapReq.missLatency::cpu3.data       621045                       # number of SwapReq miss ticks (Tick)
system.cpu3.dcache.SwapReq.missLatency::total       621045                       # number of SwapReq miss ticks (Tick)
system.cpu3.dcache.SwapReq.accesses::cpu3.data           79                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu3.dcache.SwapReq.accesses::total           79                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu3.dcache.SwapReq.missRate::cpu3.data     0.240506                       # miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.missRate::total     0.240506                       # miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.avgMissLatency::cpu3.data 32686.578947                       # average SwapReq miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.avgMissLatency::total 32686.578947                       # average SwapReq miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.mshrHits::cpu3.data            4                       # number of SwapReq MSHR hits (Count)
system.cpu3.dcache.SwapReq.mshrHits::total            4                       # number of SwapReq MSHR hits (Count)
system.cpu3.dcache.SwapReq.mshrMisses::cpu3.data           15                       # number of SwapReq MSHR misses (Count)
system.cpu3.dcache.SwapReq.mshrMisses::total           15                       # number of SwapReq MSHR misses (Count)
system.cpu3.dcache.SwapReq.mshrMissLatency::cpu3.data       608391                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu3.dcache.SwapReq.mshrMissLatency::total       608391                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu3.dcache.SwapReq.mshrMissRate::cpu3.data     0.189873                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.mshrMissRate::total     0.189873                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.avgMshrMissLatency::cpu3.data 40559.400000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.avgMshrMissLatency::total 40559.400000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data       693992                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total        693992                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        25604                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        25604                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data   1343201233                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total   1343201233                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data       719596                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total       719596                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.035581                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.035581                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 52460.601195                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 52460.601195                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::cpu3.data        13126                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total        13126                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data        12478                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        12478                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data    719413257                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total    719413257                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.017340                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.017340                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 57654.532537                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 57654.532537                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse           81.829581                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             1622917                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs             37929                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             42.788289                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick         5345684631                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data    81.829581                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.159823                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.159823                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024          509                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          509                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          13959793                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         13959793                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                  882666                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles               876278                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  1228575                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles                47612                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                  8846                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved              489569                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  189                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts               6750167                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  834                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles            897640                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                       6803106                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                     689037                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches            500651                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                      2137304                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                  18064                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.cacheLines                   888046                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 5556                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples           3043977                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             2.234999                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            3.064839                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                 1720258     56.51%     56.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                    7256      0.24%     56.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  358732     11.78%     68.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                   73085      2.40%     70.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  269624      8.86%     79.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                    6042      0.20%     79.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   38484      1.26%     81.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                   44268      1.45%     82.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                  526228     17.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total             3043977                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.225126                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       2.222753                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst       887679                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total           887679                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst       887679                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total          887679                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          367                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            367                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          367                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           367                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     16330320                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     16330320                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     16330320                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     16330320                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst       888046                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total       888046                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst       888046                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total       888046                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000413                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000413                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000413                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000413                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 44496.784741                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 44496.784741                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 44496.784741                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 44496.784741                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs           85                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs     42.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrHits::cpu3.inst           77                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           77                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           77                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           77                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst          290                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          290                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          290                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          290                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst     13022631                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     13022631                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst     13022631                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     13022631                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000327                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000327                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000327                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000327                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 44905.624138                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 44905.624138                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 44905.624138                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 44905.624138                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst       887679                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total         887679                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          367                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          367                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     16330320                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     16330320                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst       888046                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total       888046                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000413                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000413                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 44496.784741                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 44496.784741                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           77                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           77                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          290                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          290                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst     13022631                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     13022631                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000327                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000327                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 44905.624138                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 44905.624138                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           37.751195                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs              887969                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               290                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs           3061.962069                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick         5345656992                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst    37.751195                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.073733                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.073733                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          290                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::1           48                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          221                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.566406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           7104658                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          7104658                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                     8846                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                     97590                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                  194822                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts               6650173                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts               20019                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 1042803                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                 732428                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                  243                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     2065                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                  188880                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents            14                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect          5792                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect         3024                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                8816                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                 6594267                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                6590293                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                  3909279                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                  5390541                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       2.153221                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.725211                       # Average fanout of values written-back ((Count/Count))
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.demandHits::cpu3.data        11649                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::total           11649                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.overallHits::cpu3.data        11649                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::total          11649                       # number of overall hits (Count)
system.cpu3.l2cache.demandMisses::cpu3.inst          290                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.data        26275                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::total         26565                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.inst          290                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.data        26275                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::total        26565                       # number of overall misses (Count)
system.cpu3.l2cache.demandMissLatency::cpu3.inst     12728925                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::cpu3.data   1036128167                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::total   1048857092                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.inst     12728925                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.data   1036128167                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::total   1048857092                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.demandAccesses::cpu3.inst          290                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.data        37924                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::total        38214                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.inst          290                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.data        37924                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::total        38214                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.demandMissRate::cpu3.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.data     0.692833                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::total     0.695164                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.data     0.692833                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::total     0.695164                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMissLatency::cpu3.inst 43892.844828                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.demandAvgMissLatency::cpu3.data 39433.993035                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.demandAvgMissLatency::total 39482.668624                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.inst 43892.844828                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.data 39433.993035                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::total 39482.668624                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu3.l2cache.writebacks::total               5                       # number of writebacks (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.inst          290                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.data        26275                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::total        26565                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.inst          290                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.data        26275                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::total        26565                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.inst     10797525                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.data    861116687                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::total    871914212                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.inst     10797525                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.data    861116687                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::total    871914212                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissRate::cpu3.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::cpu3.data     0.692833                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::total     0.695164                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.data     0.692833                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::total     0.695164                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.inst 37232.844828                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.data 32773.232617                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::total 32821.916507                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.inst 37232.844828                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.data 32773.232617                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::total 32821.916507                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.replacements                   23                       # number of replacements (Count)
system.cpu3.l2cache.InvalidateReq.hits::cpu3.data            1                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.hits::total            1                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.accesses::cpu3.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.accesses::total            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.misses::cpu3.inst          290                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.misses::total          290                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.missLatency::cpu3.inst     12728925                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.missLatency::total     12728925                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.accesses::cpu3.inst          290                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.accesses::total          290                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.missRate::cpu3.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::cpu3.inst 43892.844828                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::total 43892.844828                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.mshrMisses::cpu3.inst          290                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMisses::total          290                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::cpu3.inst     10797525                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::total     10797525                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::cpu3.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::cpu3.inst 37232.844828                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::total 37232.844828                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.hits::cpu3.data         1093                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::total         1093                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.misses::cpu3.data        11371                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::total        11371                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.missLatency::cpu3.data    694039266                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.missLatency::total    694039266                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.accesses::cpu3.data        12464                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::total        12464                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.missRate::cpu3.data     0.912307                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::total     0.912307                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMissLatency::cpu3.data 61035.904142                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMissLatency::total 61035.904142                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.mshrMisses::cpu3.data        11371                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::total        11371                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::cpu3.data    618288426                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::total    618288426                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissRate::cpu3.data     0.912307                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.mshrMissRate::total     0.912307                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::cpu3.data 54374.147041                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::total 54374.147041                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.hits::cpu3.data        10556                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::total        10556                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.data        14904                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::total        14904                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.missLatency::cpu3.data    342088901                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::total    342088901                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.data        25460                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::total        25460                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.data     0.585389                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::total     0.585389                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::cpu3.data 22952.824812                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::total 22952.824812                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.mshrMisses::cpu3.data        14904                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::total        14904                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::cpu3.data    242828261                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::total    242828261                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::cpu3.data     0.585389                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::total     0.585389                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.data 16292.824812                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::total 16292.824812                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.missLatency::cpu3.data        35631                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.missLatency::total        35631                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.avgMissLatency::cpu3.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.mshrMissLatency::cpu3.data        28971                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.mshrMissLatency::total        28971                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.avgMshrMissLatency::cpu3.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.misses::cpu3.data           15                       # number of SCUpgradeReq misses (Count)
system.cpu3.l2cache.SCUpgradeReq.misses::total           15                       # number of SCUpgradeReq misses (Count)
system.cpu3.l2cache.SCUpgradeReq.missLatency::cpu3.data       314352                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.missLatency::total       314352                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.accesses::cpu3.data           15                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.SCUpgradeReq.accesses::total           15                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.SCUpgradeReq.missRate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.avgMissLatency::cpu3.data 20956.800000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.avgMissLatency::total 20956.800000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.mshrMisses::cpu3.data           15                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu3.l2cache.SCUpgradeReq.mshrMisses::total           15                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu3.l2cache.SCUpgradeReq.mshrMissLatency::cpu3.data       221112                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.mshrMissLatency::total       221112                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu3.data 14740.800000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.avgMshrMissLatency::total 14740.800000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.misses::cpu3.data           32                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.misses::total           32                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.missLatency::cpu3.data       652680                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.missLatency::total       652680                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.accesses::cpu3.data           32                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.accesses::total           32                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.missRate::cpu3.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMissLatency::cpu3.data 20396.250000                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMissLatency::total 20396.250000                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.mshrMisses::cpu3.data           32                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMisses::total           32                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::cpu3.data       459540                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::total       459540                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::cpu3.data 14360.625000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::total 14360.625000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.WritebackDirty.hits::writebacks        22288                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.hits::total        22288                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.accesses::writebacks        22288                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.accesses::total        22288                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.tags.tagsInUse        1942.654112                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.l2cache.tags.totalRefs              75622                       # Total number of references to valid blocks. (Count)
system.cpu3.l2cache.tags.sampledRefs            22517                       # Sample count of references to valid blocks. (Count)
system.cpu3.l2cache.tags.avgRefs             3.358440                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.l2cache.tags.warmupTick        5345649999                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.l2cache.tags.occupancies::writebacks     0.009099                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.inst    37.318100                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.data  1905.326914                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.avgOccs::writebacks     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.inst     0.001139                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.data     0.058146                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::total      0.059285                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.occupanciesTaskId::1024        16273                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::1         3178                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::2        12276                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::3          819                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ratioOccsTaskId::1024     0.496613                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.tagAccesses          1232405                       # Number of tag accesses (Count)
system.cpu3.l2cache.tags.dataAccesses         1232405                       # Number of data accesses (Count)
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         97                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                  28064                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                 14                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                 12717                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 20166                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           1014739                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            20.230388                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev           97.879830                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                869477     85.68%     85.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                2862      0.28%     85.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               33477      3.30%     89.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                1760      0.17%     89.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                7686      0.76%     90.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                4992      0.49%     90.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               54045      5.33%     96.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               18211      1.79%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                1031      0.10%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                 967      0.10%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109               993      0.10%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119               864      0.09%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129               651      0.06%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139              1112      0.11%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149               542      0.05%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159               674      0.07%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169               408      0.04%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179               461      0.05%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               342      0.03%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199               424      0.04%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209               613      0.06%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               388      0.04%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               469      0.05%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               410      0.04%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               478      0.05%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259               374      0.04%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269               581      0.06%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279               529      0.05%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289               350      0.03%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               318      0.03%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows            9250      0.91%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2405                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             1014739                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions             14                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            7                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 557727.428571                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 653598.796550                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value        44289                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value      1838493                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            7                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   6374839779                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED      3904092                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                  8846                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                  907173                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                 304309                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles          8798                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  1251004                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles               563847                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts               6715133                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                  119                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                 79799                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                   359                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                488385                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands            5307555                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   10010998                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                 6093269                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  3878488                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps              5181441                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                  126114                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                    111                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                115                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                   299857                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                         9243578                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       13313637                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                 6561875                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                   6561931                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.toL2Bus.transDist::ReadResp         25796                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadRespWithInvalidate            4                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackDirty        22293                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::CleanEvict        15086                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeReq         3933                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::SCUpgradeReq           29                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeResp           71                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::SCUpgradeFailReq            2                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeFailResp            2                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExReq        14783                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExResp        12478                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadCleanReq          290                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadSharedReq        32502                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateReq            1                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          580                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       113390                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount::total            113970                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktSize_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        18560                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3857792                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize::total            3876352                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.snoops                      13391                       # Total snoops (Count)
system.cpu3.toL2Bus.snoopTraffic                 4288                       # Total snoop traffic (Byte)
system.cpu3.toL2Bus.snoopFanout::samples        51563                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::mean        0.011210                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::stdev       0.105281                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::0              50985     98.88%     98.88% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::1                578      1.12%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::total          51563                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.toL2Bus.reqLayer0.occupancy      40024934                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer0.occupancy       289710                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer1.occupancy     37904724                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoopLayer0.occupancy        71262                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoop_filter.totRequests        75618                       # Total number of requests made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleRequests        37411                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.totSnoops          578                       # Total number of snoops made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleSnoops          578                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    86                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                  1932                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   224                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                  1968                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.inst                   218                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.data                  1710                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.inst                   209                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.data                  1100                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                      7447                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   86                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                 1932                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  224                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                 1968                       # number of overall hits (Count)
system.l3.overallHits::cpu2.inst                  218                       # number of overall hits (Count)
system.l3.overallHits::cpu2.data                 1710                       # number of overall hits (Count)
system.l3.overallHits::cpu3.inst                  209                       # number of overall hits (Count)
system.l3.overallHits::cpu3.data                 1100                       # number of overall hits (Count)
system.l3.overallHits::total                     7447                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                 602                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               37382                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                  84                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data                4373                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.inst                  68                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.data                4365                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.inst                  81                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.data                4559                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   51514                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst                602                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              37382                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                 84                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data               4373                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.inst                 68                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.data               4365                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.inst                 81                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.data               4559                       # number of overall misses (Count)
system.l3.overallMisses::total                  51514                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst       45224397                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data     2730268332                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst        6561765                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data      470102094                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.inst        4584411                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.data      476315874                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.inst        5657337                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.data      491320854                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         4230035064                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst      45224397                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data    2730268332                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst       6561765                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data     470102094                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.inst       4584411                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.data     476315874                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.inst       5657337                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.data     491320854                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        4230035064                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst               688                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             39314                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               308                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data              6341                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.inst               286                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.data              6075                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.inst               290                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.data              5659                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 58961                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst              688                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            39314                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              308                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data             6341                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.inst              286                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.data             6075                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.inst              290                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.data             5659                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                58961                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.875000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.950857                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.272727                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.689639                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.inst          0.237762                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.data          0.718519                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.inst          0.279310                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.data          0.805619                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.873696                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.875000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.950857                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.272727                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.689639                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.inst         0.237762                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.data         0.718519                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.inst         0.279310                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.data         0.805619                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.873696                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 75123.583056                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 73036.978546                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 78116.250000                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 107501.050537                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu2.inst 67417.808824                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu2.data 109121.620619                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu3.inst 69843.666667                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu3.data 107769.434964                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    82114.280856                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 75123.583056                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 73036.978546                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 78116.250000                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 107501.050537                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu2.inst 67417.808824                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu2.data 109121.620619                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu3.inst 69843.666667                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu3.data 107769.434964                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   82114.280856                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.demandMshrHits::cpu0.inst                 7                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                26                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.inst                22                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.inst                23                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                    79                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst                7                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst               26                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.inst               22                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.data                1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.inst               23                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                   79                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst             595                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           37382                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst              58                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data            4373                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.inst              46                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.data            4364                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.inst              58                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.data            4559                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               51435                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst            595                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          37382                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst             58                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data           4373                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.inst             46                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.data           4364                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.inst             58                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.data           4559                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              51435                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst     40670952                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data   2475100018                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst      4483063                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data    440250957                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.inst      2933094                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.data    446463498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.inst      3810161                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.data    460205170                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     3873916913                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst     40670952                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data   2475100018                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst      4483063                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data    440250957                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.inst      2933094                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.data    446463498                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.inst      3810161                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.data    460205170                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    3873916913                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.864826                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.950857                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.188312                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.689639                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.inst      0.160839                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.data      0.718354                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.inst      0.200000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.data      0.805619                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.872356                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.864826                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.950857                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.188312                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.689639                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.inst     0.160839                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.data     0.718354                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.inst     0.200000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.data     0.805619                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.872356                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 68354.541176                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 66211.011128                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 77294.189655                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 100674.812943                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu2.inst 63762.913043                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu2.data 102306.026123                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu3.inst 65692.431034                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu3.data 100944.323317                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 75316.747604                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 68354.541176                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 66211.011128                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 77294.189655                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 100674.812943                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu2.inst 63762.913043                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu2.data 102306.026123                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu3.inst 65692.431034                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu3.data 100944.323317                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 75316.747604                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                              0                       # number of replacements (Count)
system.l3.dataExpansions                         7507                       # number of data expansions (Count)
system.l3.InvalidateReq.misses::cpu0.data            2                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total               2                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.accesses::cpu0.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total             2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::cpu0.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMisses::cpu0.data            2                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::cpu0.data        30316                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total        30316                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::cpu0.data        15158                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total        15158                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu0.data               754                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data               472                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu2.data               719                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu3.data               380                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                  2325                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data           37180                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data            4236                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu2.data            4233                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu3.data            4233                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               49882                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data   2713932351                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data    458255952                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu2.data    464001867                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu3.data    461047824                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     4097237994                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data         37934                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data          4708                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu2.data          4952                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu3.data          4613                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             52207                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.980123                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.899745                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu2.data      0.854806                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu3.data      0.917624                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.955466                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 72994.415035                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 108181.291785                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu2.data 109615.371368                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu3.data 108917.510985                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 82138.606993                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data        37180                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data         4236                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu2.data         4233                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu3.data         4233                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           49882                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data   2460144247                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data    429339812                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu2.data    435108931                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu3.data    432155554                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   3756748544                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.980123                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.899745                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu2.data     0.854806                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu3.data     0.917624                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.955466                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 66168.484320                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 101355.007554                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu2.data 102789.730924                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu3.data 102092.027876                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 75312.708873                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            86                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data          1178                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           224                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data          1496                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.inst           218                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.data           991                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.inst           209                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.data           720                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total              5122                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst          602                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data          202                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst           84                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data          137                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.inst           68                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.data          132                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.inst           81                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.data          326                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total            1632                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst     45224397                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data     16335981                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst      6561765                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data     11846142                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.inst      4584411                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.data     12314007                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.inst      5657337                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.data     30273030                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total    132797070                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst          688                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data         1380                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          308                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data         1633                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.inst          286                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.data         1123                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.inst          290                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.data         1046                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total          6754                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.875000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.146377                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.272727                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.083895                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.inst     0.237762                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.data     0.117542                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.inst     0.279310                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.data     0.311663                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.241635                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 75123.583056                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 80871.193069                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 78116.250000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 86468.189781                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.inst 67417.808824                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.data 93287.931818                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.inst 69843.666667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.data 92862.055215                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 81370.753676                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst            7                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst           26                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.inst           22                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.inst           23                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total            79                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst          595                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data          202                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst           58                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data          137                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.inst           46                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.data          131                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.inst           58                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.data          326                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total         1553                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst     40670952                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data     14955771                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst      4483063                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data     10911145                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.inst      2933094                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.data     11354567                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.inst      3810161                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.data     28049616                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total    117168369                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.864826                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.146377                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.188312                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.083895                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.inst     0.160839                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.data     0.116652                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.inst     0.200000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.data     0.311663                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.229938                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 68354.541176                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 74038.470297                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 77294.189655                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 79643.394161                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.inst 63762.913043                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.data 86676.083969                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.inst 65692.431034                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.data 86041.766871                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 75446.470702                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.hits::cpu0.data              5                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu1.data              2                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu2.data              4                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu3.data              2                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::total                 13                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.accesses::cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu2.data            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu3.data            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.hits::cpu0.data             5344                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data             3091                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu2.data             3229                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu3.data             3268                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                14932                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu0.data         5344                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data         3091                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu2.data         3229                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu3.data         3268                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total            14932                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks         7534                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total             7534                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks         7534                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total         7534                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.compressor.compressions               58969                       # Total number of compressions (Count)
system.l3.compressor.failedCompressions          8463                       # Total number of failed compressions (Count)
system.l3.compressor.compressionSize::0             0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressionSize::1             0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressionSize::2             0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressionSize::4             0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressionSize::8             0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressionSize::64        50506                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressionSize::512         8463                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressionSizeBits      7565440                       # Total compressed data size (Bit)
system.l3.compressor.avgCompressionSizeBits   128.295206                       # Average compression size ((Bit/Count))
system.l3.compressor.decompressions                91                       # Total number of decompressions (Count)
system.l3.compressor.patterns::X               117804                       # Number of data entries that match pattern X (Count)
system.l3.compressor.patterns::M               353948                       # Number of data entries that match pattern M (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 13057.784310                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                        81443                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      51436                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.583385                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks       0.198833                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      419.486084                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    21780.065529                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst        7.822175                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data      637.666543                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.inst        1.981934                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.data      636.279740                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.inst        8.778550                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.data      654.449677                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.002134                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.110779                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000040                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.003243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.inst            0.000010                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.data            0.003236                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.inst            0.000045                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.data            0.003329                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.122817                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          51436                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  121                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  106                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                15373                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                35836                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.261617                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    2008012                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   3964588                       # Number of data accesses (Count)
system.l3.tags.evictionsReplacement::0          58943                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.l3.tags.evictionsReplacement::1              0                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.l3.tags.evictionsReplacement::2              0                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu0.inst::samples       595.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples     37382.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples      4373.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.inst::samples        46.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.data::samples      4364.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.data::samples      4559.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000883624                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               92009                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       51435                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     51435                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 51435                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   33907                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     893                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     840                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1221                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    1584                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    2327                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    3055                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    2975                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    2075                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    1201                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    743                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    357                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    161                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     64                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                     20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3291840                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              516063987.92180008                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    6378659289                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     124013.98                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        38080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data      2392448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         3712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data       279872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.inst         2944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.data       279296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.inst         3712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.data       291776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 5969827.409613513388                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 375065694.497768640518                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 581932.755895098788                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 43875723.129814945161                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.inst 461532.875365078333                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.data 43785423.219417430460                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.inst 581932.755895098788                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.data 45741921.278030261397                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst          595                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data        37382                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst           58                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data         4373                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.inst           46                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.data         4364                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.inst           58                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.data         4559                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     18096730                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data   1062079454                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      2276229                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data    273774307                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.inst      1190199                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.data    280364492                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.inst      1611478                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.data    286688330                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     30414.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     28411.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     39245.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     62605.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.inst     25873.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.data     64244.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.inst     27784.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.data     62884.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        38080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data      2392448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         3712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data       279872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst         2944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data       279296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst         3712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data       291776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3291840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        38080                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         3712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst         2944                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst         3712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        48448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst          595                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data        37382                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst           58                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data         4373                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst           46                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data         4364                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst           58                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data         4559                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           51435                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       5969827                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     375065694                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        581933                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      43875723                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst        461533                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data      43785423                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst        581933                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data      45741921                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         516063988                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      5969827                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       581933                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst       461533                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst       581933                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       7595226                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      5969827                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    375065694                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       581933                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     43875723                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst       461533                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data     43785423                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst       581933                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data     45741921                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        516063988                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                51435                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3387                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3092                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3083                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3195                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               961674969                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             257175000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1926081219                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                18696.90                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37446.90                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               32777                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            63.73                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        18653                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   176.409157                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    94.755767                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   288.417569                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        14741     79.03%     79.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1459      7.82%     86.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          165      0.88%     87.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          149      0.80%     88.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          203      1.09%     89.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           76      0.41%     90.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           77      0.41%     90.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           52      0.28%     90.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1731      9.28%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        18653                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3291840                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              516.063988                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               63.73                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        67965660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        36120810                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      186939480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 503390160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1506319620                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1180958400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    3481694130                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   545.827549                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3047654382                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    212940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3118149489                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        65252460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        34667325                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      180306420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 503390160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1468752060                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1212594240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    3464962665                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   543.204545                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3130474581                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    212940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3035329290                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1553                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1878                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              49                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              53612                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             49882                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1553                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              2                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       108529                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  108529                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      3291840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3291840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             5657                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              57094                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    57094    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                57094                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            76144035                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          274022541                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          57094                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         5657                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp              54320                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadRespWithInvalidate            2                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty         7534                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict               84                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq            16810                       # Transaction distribution (Count)
system.tol3bus.transDist::SCUpgradeReq             62                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp           16872                       # Transaction distribution (Count)
system.tol3bus.transDist::SCUpgradeFailReq            6                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeFailResp            6                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             60026                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            60026                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq         54322                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateReq             2                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port       104990                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port        35812                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port        36114                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port        35838                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total                 212754                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port      3041984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port       425536                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port       407104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port       381056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total                 4255680                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                           57320                       # Total snoops (Count)
system.tol3bus.snoopTraffic                   3545152                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            131228                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.618595                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.575532                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   55908     42.60%     42.60% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                   69859     53.23%     95.84% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                    5065      3.86%     99.70% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::3                     396      0.30%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               3                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              131228                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   6378743871                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           51253697                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          48394836                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy          23789754                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer2.occupancy          23896642                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer3.occupancy          23894623                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        138846                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests        53664                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests        29528                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
