# ğŸ§  RISC-Duo: A RISC-V Processor Implementation

Welcome to **RISC-Duo**, a SystemVerilog-based implementation of both **Single-Cycle** and **Pipelined** RISC-V processors.  
This project focuses on practicing architectural tradeoffs:
- â±ï¸ Delay vs â›“ï¸ Area
- ğŸ§¼ Clean modular design
- âœ… Collaboration using Git

---

## ğŸ“ Project Structure

```bash
RISC-Duo/
â”œâ”€â”€ single_cycle/
â”‚   â”œâ”€â”€ Core/               # Wraps Datapath & Controller
â”‚   â”œâ”€â”€ DataPath/           # ALU, RegFile, PC, etc.
â”‚   â”œâ”€â”€ ControlUnit/        # Main decoder & ALU control
â”‚   â”œâ”€â”€ Memories/           # instr_mem, data_mem
â”‚   â”œâ”€â”€ Utils/              # Mux, Adder, Shifter
â”‚   â”œâ”€â”€ Include/            # Shared types_pkg.sv
â”‚   â”œâ”€â”€ Top.sv              # Top-level module
â”‚   â”œâ”€â”€ program.asm         # Input assembly file
â”‚   â”œâ”€â”€ InstructionLoader.sv
â”‚   â””â”€â”€ inst.mem            # Machine code memory (auto-gen)
â”œâ”€â”€ pipelined/              # Placeholder for pipeline version
â”œâ”€â”€ .gitignore
â””â”€â”€ README.md               # â† You're here
```

