<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="REG_File.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Register_File.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Register_File.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Register_File.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Register_File.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register_File.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Register_File.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Register_File.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register_File_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Register_File_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register_File_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1671005609" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1671005609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671005609" xil_pn:in_ck="5510862455285764707" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1671005609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="R_16B.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="Register_File_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1671005609" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2530325222356544848" xil_pn:start_ts="1671005609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671005609" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-941476819075414286" xil_pn:start_ts="1671005609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671005609" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6126829808031870890" xil_pn:start_ts="1671005609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671005609" xil_pn:in_ck="5510862455285764707" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1671005609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="R_16B.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="Register_File_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1671005612" xil_pn:in_ck="5510862455285764707" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7063659246024350207" xil_pn:start_ts="1671005609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Register_File_tb_beh.prj"/>
      <outfile xil_pn:name="Register_File_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1671005612" xil_pn:in_ck="5048263526463971464" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4724431106185487012" xil_pn:start_ts="1671005612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Register_File_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1671002531" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1671002531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671002531" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9215884824515463171" xil_pn:start_ts="1671002531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671002531" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6126829808031870890" xil_pn:start_ts="1671002531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671002531" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1671002531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671002531" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1204016279700371589" xil_pn:start_ts="1671002531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671002531" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1671002531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671002531" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3967086281306135648" xil_pn:start_ts="1671002531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671005530" xil_pn:in_ck="-1716485920043408282" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2268682200968082953" xil_pn:start_ts="1671005523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Register_File.lso"/>
      <outfile xil_pn:name="Register_File.ngc"/>
      <outfile xil_pn:name="Register_File.ngr"/>
      <outfile xil_pn:name="Register_File.prj"/>
      <outfile xil_pn:name="Register_File.stx"/>
      <outfile xil_pn:name="Register_File.syr"/>
      <outfile xil_pn:name="Register_File.xst"/>
      <outfile xil_pn:name="Register_File_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
