#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Oct 21 14:49:16 2025
# Process ID         : 4248
# Current directory  : C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts
# Command line       : vivado.exe -mode batch -source make_bd.tcl
# Log file           : C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado.log
# Journal file       : C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts\vivado.jou
# Running On         : DESKTOP-E4COIK2
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Celeron(R) N4120 CPU @ 1.10GHz
# CPU Frequency      : 1094 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 8402 MB
# Swap memory        : 10894 MB
# Total Virtual      : 19296 MB
# Available Virtual  : 3656 MB
#-----------------------------------------------------------
source make_bd.tcl
# set part xc7z020clg400-1
# create_project pynq_router_bench ./vivado_pynq_router_bench -part $part -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench'
create_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 485.242 ; gain = 214.109
# add_files -fileset sources_1 [list \
#   ../src/common_opcodes.vh \
#   ../src/base2_alu.v \
#   ../src/base10_alu.v \
#   ../src/base12_alu.v \
#   ../src/router.v \
#   ../src/bench_engine.v \
#   ../src/router_bench_axi.v \
# ]
# add_files -fileset constrs_1 ../constraints/pynqz2_leds.xdc
# update_compile_order -fileset sources_1
# create_bd_design router_bd
Wrote  : <C:\Users\Carlos\Documents\projects\verilog\chatgpt01\scripts\vivado_pynq_router_bench\pynq_router_bench.srcs\sources_1\bd\router_bd\router_bd.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 ps7
# apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {apply_board_preset "1"} [get_bd_cells ps7]
WARNING: [Boardtcl 53-1] No current board_part set.
# set_property -dict [list \
#     CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
#     CONFIG.PCW_USE_M_AXI_GP0 {1} \
# ] [get_bd_cells ps7]
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_ic
# set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_ic]
# create_bd_cell -type module -reference router_bench_axi bench_axi_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
WARNING: [IP_Flow 19-11770] Clock interface 's_axi_aclk' has no FREQ_HZ parameter.
# connect_bd_intf_net [get_bd_intf_pins ps7/M_AXI_GP0] [get_bd_intf_pins axi_ic/S00_AXI]
# connect_bd_intf_net [get_bd_intf_pins bench_axi_0/S_AXI] [get_bd_intf_pins axi_ic/M00_AXI]
# connect_bd_net [get_bd_pins ps7/FCLK_CLK0]    [get_bd_pins axi_ic/ACLK]
# connect_bd_net [get_bd_pins ps7/FCLK_CLK0]    [get_bd_pins axi_ic/S00_ACLK]
# connect_bd_net [get_bd_pins ps7/FCLK_CLK0]    [get_bd_pins axi_ic/M00_ACLK]
# connect_bd_net [get_bd_pins ps7/FCLK_CLK0]    [get_bd_pins bench_axi_0/s_axi_aclk]
# connect_bd_net [get_bd_pins ps7/FCLK_CLK0]    [get_bd_pins ps7/M_AXI_GP0_ACLK]
# connect_bd_net [get_bd_pins ps7/FCLK_RESET0_N] [get_bd_pins bench_axi_0/s_axi_aresetn]
# connect_bd_net [get_bd_pins ps7/FCLK_RESET0_N] [get_bd_pins axi_ic/ARESETN]
# connect_bd_net [get_bd_pins ps7/FCLK_RESET0_N] [get_bd_pins axi_ic/S00_ARESETN]
# connect_bd_net [get_bd_pins ps7/FCLK_RESET0_N] [get_bd_pins axi_ic/M00_ARESETN]
# make_bd_pins_external  [get_bd_pins bench_axi_0/led]
# set_property name led [get_bd_ports led_0]
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/bench_axi_0/s_axi/reg0' is being assigned into address space '/ps7/Data' at <0x4000_0000 [ 4K ]>.
# set addr_seg [get_bd_addr_segs -of_objects [get_bd_addr_spaces ps7/Data] -filter {NAME =~ "*bench_axi_0*"}]
# if {[llength $addr_seg] > 0} {
#     set_property offset 0x43C00000 $addr_seg
#     puts "Set base address to 0x43C00000 for segment: $addr_seg"
# } else {
#     puts "WARNING: Could not find bench_axi_0 address segment"
# }
Set base address to 0x43C00000 for segment: /ps7/Data/SEG_bench_axi_0_reg0
# validate_bd_design
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_ic/ARESETN (associated clock /axi_ic/ACLK) is connected to asynchronous reset source /ps7/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ps7/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_ic/S00_ARESETN (associated clock /axi_ic/S00_ACLK) is connected to asynchronous reset source /ps7/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ps7/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_ic/M00_ARESETN (associated clock /axi_ic/M00_ACLK) is connected to asynchronous reset source /ps7/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ps7/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /bench_axi_0/s_axi_aresetn (associated clock /bench_axi_0/s_axi_aclk) is connected to asynchronous reset source /ps7/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ps7/FCLK_CLK0.
# save_bd_design
Wrote  : <C:\Users\Carlos\Documents\projects\verilog\chatgpt01\scripts\vivado_pynq_router_bench\pynq_router_bench.srcs\sources_1\bd\router_bd\router_bd.bd> 
# make_wrapper -files [get_files ./vivado_pynq_router_bench/pynq_router_bench.srcs/sources_1/bd/router_bd/router_bd.bd] -top
INFO: [BD 41-1662] The design 'router_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/synth/router_bd.v
Verilog Output written to : C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/sim/router_bd.v
Verilog Output written to : C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/hdl/router_bd_wrapper.v
# add_files -norecurse ./vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/hdl/router_bd_wrapper.v
# set_property top router_bd_wrapper [current_fileset]
# launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'router_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/synth/router_bd.v
Verilog Output written to : C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/sim/router_bd.v
Verilog Output written to : C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/hdl/router_bd_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/ip/router_bd_axi_ic_imp_auto_pc_0/router_bd_axi_ic_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bench_axi_0 .
Exporting to file C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/hw_handoff/router_bd.hwh
Generated Hardware Definition File C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/synth/router_bd.hwdef
[Tue Oct 21 14:51:11 2025] Launched router_bd_axi_ic_imp_auto_pc_0_synth_1, router_bd_ps7_0_synth_1, router_bd_bench_axi_0_0_synth_1, synth_1...
Run output will be captured here:
router_bd_axi_ic_imp_auto_pc_0_synth_1: C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/router_bd_axi_ic_imp_auto_pc_0_synth_1/runme.log
router_bd_ps7_0_synth_1: C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/router_bd_ps7_0_synth_1/runme.log
router_bd_bench_axi_0_0_synth_1: C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/router_bd_bench_axi_0_0_synth_1/runme.log
synth_1: C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/synth_1/runme.log
[Tue Oct 21 14:51:11 2025] Launched impl_1...
Run output will be captured here: C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 646.031 ; gain = 23.344
# wait_on_run impl_1
[Tue Oct 21 14:51:11 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log router_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source router_bd_wrapper.tcl -notrace



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Oct 21 15:03:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source router_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 483.238 ; gain = 210.691
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top router_bd_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/ip/router_bd_bench_axi_0_0/router_bd_bench_axi_0_0.dcp' for cell 'router_bd_i/bench_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/ip/router_bd_ps7_0/router_bd_ps7_0.dcp' for cell 'router_bd_i/ps7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/ip/router_bd_axi_ic_imp_auto_pc_0/router_bd_axi_ic_imp_auto_pc_0.dcp' for cell 'router_bd_i/axi_ic/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 748.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/ip/router_bd_ps7_0/router_bd_ps7_0.xdc] for cell 'router_bd_i/ps7/inst'
Finished Parsing XDC File [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/ip/router_bd_ps7_0/router_bd_ps7_0.xdc] for cell 'router_bd_i/ps7/inst'
Parsing XDC File [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/constraints/pynqz2_leds.xdc]
Finished Parsing XDC File [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/constraints/pynqz2_leds.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 897.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 897.465 ; gain = 394.219
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 936.660 ; gain = 39.195

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d526a3de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1467.344 ; gain = 530.684

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1d526a3de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1d526a3de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1898.098 ; gain = 0.000
Phase 1 Initialization | Checksum: 1d526a3de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1d526a3de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1d526a3de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1898.098 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1d526a3de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1aecf6d63

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.383 . Memory (MB): peak = 1898.098 ; gain = 0.000
Retarget | Checksum: 1aecf6d63
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 27 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1ef745bd3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.460 . Memory (MB): peak = 1898.098 ; gain = 0.000
Constant propagation | Checksum: 1ef745bd3
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1898.098 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1898.098 ; gain = 0.000
Phase 5 Sweep | Checksum: 1dfd52bfa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.994 . Memory (MB): peak = 1898.098 ; gain = 0.000
Sweep | Checksum: 1dfd52bfa
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 224 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1dfd52bfa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1898.098 ; gain = 0.000
BUFG optimization | Checksum: 1dfd52bfa
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1dfd52bfa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1898.098 ; gain = 0.000
Shift Register Optimization | Checksum: 1dfd52bfa
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 16fb3b163

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1898.098 ; gain = 0.000
Post Processing Netlist | Checksum: 16fb3b163
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 20c3b1674

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1898.098 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 20c3b1674

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1898.098 ; gain = 0.000
Phase 9 Finalization | Checksum: 20c3b1674

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1898.098 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              27  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             224  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 20c3b1674

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1898.098 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 20c3b1674

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1898.098 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20c3b1674

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1898.098 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1898.098 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 20c3b1674

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1898.098 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1898.098 ; gain = 1000.633
INFO: [Vivado 12-24828] Executing command : report_drc -file router_bd_wrapper_drc_opted.rpt -pb router_bd_wrapper_drc_opted.pb -rpx router_bd_wrapper_drc_opted.rpx
Command: report_drc -file router_bd_wrapper_drc_opted.rpt -pb router_bd_wrapper_drc_opted.pb -rpx router_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/impl_1/router_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.098 ; gain = 0.000
generate_parallel_reports: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.098 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1898.098 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1898.098 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1898.098 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1898.098 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1898.098 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1898.098 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.354 . Memory (MB): peak = 1898.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/impl_1/router_bd_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1898.098 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 144abc340

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1898.098 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1f4e67ce5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2c7364287

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2c7364287

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1898.098 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2c7364287

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 207fd565f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2168ff77d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2168ff77d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 220ea1e9e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 220ea1e9e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1898.098 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bcc86b8b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1898.098 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1f6d2a05c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1898.098 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f6d2a05c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 142b4cbbd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1343c817a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16144304d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13d82fb29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d692022e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 133a5d34c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10f669e70

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1898.098 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10f669e70

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1898.098 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1481692ec

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.040 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bf30e920

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1908.234 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 120d407a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1908.234 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1481692ec

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.234 ; gain = 10.137

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.040. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: bf72a6ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.234 ; gain = 10.137

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.234 ; gain = 10.137
Phase 4.1 Post Commit Optimization | Checksum: bf72a6ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.234 ; gain = 10.137

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: bf72a6ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.234 ; gain = 10.137

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: bf72a6ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.234 ; gain = 10.137
Phase 4.3 Placer Reporting | Checksum: bf72a6ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.234 ; gain = 10.137

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1908.234 ; gain = 0.000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.234 ; gain = 10.137
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1733053a3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.234 ; gain = 10.137
Ending Placer Task | Checksum: 10d026118

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.234 ; gain = 10.137
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1908.234 ; gain = 10.137
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file router_bd_wrapper_utilization_placed.rpt -pb router_bd_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file router_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1908.234 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file router_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.386 . Memory (MB): peak = 1908.234 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1909.941 ; gain = 0.039
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.626 . Memory (MB): peak = 1911.832 ; gain = 1.891
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1911.832 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1911.832 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1911.832 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1911.832 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.823 . Memory (MB): peak = 1911.832 ; gain = 1.891
INFO: [Common 17-1381] The checkpoint 'C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/impl_1/router_bd_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.654 . Memory (MB): peak = 1918.336 ; gain = 6.504
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 13.040 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1936.211 ; gain = 0.004
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.593 . Memory (MB): peak = 1938.117 ; gain = 1.906
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.117 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1938.117 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1938.117 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1938.117 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.815 . Memory (MB): peak = 1938.117 ; gain = 1.906
INFO: [Common 17-1381] The checkpoint 'C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/impl_1/router_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3a7b8a10 ConstDB: 0 ShapeSum: bc8d6418 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 44da27a7 | NumContArr: 9030ba81 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25a5cd762

Time (s): cpu = 00:01:44 ; elapsed = 00:01:40 . Memory (MB): peak = 2026.949 ; gain = 88.832

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25a5cd762

Time (s): cpu = 00:01:44 ; elapsed = 00:01:40 . Memory (MB): peak = 2026.949 ; gain = 88.832

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25a5cd762

Time (s): cpu = 00:01:44 ; elapsed = 00:01:40 . Memory (MB): peak = 2026.949 ; gain = 88.832
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2ec0328ff

Time (s): cpu = 00:01:47 ; elapsed = 00:01:42 . Memory (MB): peak = 2067.098 ; gain = 128.980
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.174 | TNS=0.000  | WHS=-0.176 | THS=-15.816|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 2a9e3cffc

Time (s): cpu = 00:01:48 ; elapsed = 00:01:43 . Memory (MB): peak = 2091.121 ; gain = 153.004

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1362
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1362
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 360ac654f

Time (s): cpu = 00:01:49 ; elapsed = 00:01:43 . Memory (MB): peak = 2091.121 ; gain = 153.004

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 360ac654f

Time (s): cpu = 00:01:49 ; elapsed = 00:01:43 . Memory (MB): peak = 2091.121 ; gain = 153.004

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2e26799e2

Time (s): cpu = 00:01:50 ; elapsed = 00:01:44 . Memory (MB): peak = 2091.121 ; gain = 153.004
Phase 4 Initial Routing | Checksum: 2e26799e2

Time (s): cpu = 00:01:50 ; elapsed = 00:01:44 . Memory (MB): peak = 2091.121 ; gain = 153.004

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.921 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 205835e1a

Time (s): cpu = 00:01:52 ; elapsed = 00:01:45 . Memory (MB): peak = 2091.121 ; gain = 153.004

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.921 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1f1cf826e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:45 . Memory (MB): peak = 2091.121 ; gain = 153.004
Phase 5 Rip-up And Reroute | Checksum: 1f1cf826e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:45 . Memory (MB): peak = 2091.121 ; gain = 153.004

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1f1cf826e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:45 . Memory (MB): peak = 2091.121 ; gain = 153.004

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f1cf826e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:45 . Memory (MB): peak = 2091.121 ; gain = 153.004
Phase 6 Delay and Skew Optimization | Checksum: 1f1cf826e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:45 . Memory (MB): peak = 2091.121 ; gain = 153.004

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.036 | TNS=0.000  | WHS=0.076  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 11f589b10

Time (s): cpu = 00:01:52 ; elapsed = 00:01:46 . Memory (MB): peak = 2091.121 ; gain = 153.004
Phase 7 Post Hold Fix | Checksum: 11f589b10

Time (s): cpu = 00:01:52 ; elapsed = 00:01:46 . Memory (MB): peak = 2091.121 ; gain = 153.004

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.171378 %
  Global Horizontal Routing Utilization  = 0.227941 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 11f589b10

Time (s): cpu = 00:01:53 ; elapsed = 00:01:46 . Memory (MB): peak = 2091.121 ; gain = 153.004

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 11f589b10

Time (s): cpu = 00:01:53 ; elapsed = 00:01:46 . Memory (MB): peak = 2091.121 ; gain = 153.004

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a5a0204c

Time (s): cpu = 00:01:53 ; elapsed = 00:01:46 . Memory (MB): peak = 2091.121 ; gain = 153.004

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1a5a0204c

Time (s): cpu = 00:01:53 ; elapsed = 00:01:46 . Memory (MB): peak = 2091.121 ; gain = 153.004

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.036 | TNS=0.000  | WHS=0.076  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1a5a0204c

Time (s): cpu = 00:01:53 ; elapsed = 00:01:46 . Memory (MB): peak = 2091.121 ; gain = 153.004
Total Elapsed time in route_design: 106.157 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: df13dba8

Time (s): cpu = 00:01:53 ; elapsed = 00:01:46 . Memory (MB): peak = 2091.121 ; gain = 153.004
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: df13dba8

Time (s): cpu = 00:01:53 ; elapsed = 00:01:46 . Memory (MB): peak = 2091.121 ; gain = 153.004

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:46 . Memory (MB): peak = 2091.121 ; gain = 153.004
INFO: [Vivado 12-24828] Executing command : report_drc -file router_bd_wrapper_drc_routed.rpt -pb router_bd_wrapper_drc_routed.pb -rpx router_bd_wrapper_drc_routed.rpx
Command: report_drc -file router_bd_wrapper_drc_routed.rpt -pb router_bd_wrapper_drc_routed.pb -rpx router_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/impl_1/router_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2105.891 ; gain = 14.770
INFO: [Vivado 12-24828] Executing command : report_methodology -file router_bd_wrapper_methodology_drc_routed.rpt -pb router_bd_wrapper_methodology_drc_routed.pb -rpx router_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file router_bd_wrapper_methodology_drc_routed.rpt -pb router_bd_wrapper_methodology_drc_routed.pb -rpx router_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/impl_1/router_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2130.742 ; gain = 24.852
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file router_bd_wrapper_timing_summary_routed.rpt -pb router_bd_wrapper_timing_summary_routed.pb -rpx router_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file router_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file router_bd_wrapper_route_status.rpt -pb router_bd_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file router_bd_wrapper_power_routed.rpt -pb router_bd_wrapper_power_summary_routed.pb -rpx router_bd_wrapper_power_routed.rpx
Command: report_power -file router_bd_wrapper_power_routed.rpt -pb router_bd_wrapper_power_summary_routed.pb -rpx router_bd_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
110 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file router_bd_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file router_bd_wrapper_bus_skew_routed.rpt -pb router_bd_wrapper_bus_skew_routed.pb -rpx router_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 2137.730 ; gain = 46.609
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2137.730 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.608 . Memory (MB): peak = 2137.730 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2137.730 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 2137.730 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2137.730 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2137.730 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.840 . Memory (MB): peak = 2137.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/impl_1/router_bd_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force router_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./router_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 2637.141 ; gain = 499.410
INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 15:08:53 2025...
[Tue Oct 21 15:08:57 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:17:45 . Memory (MB): peak = 646.031 ; gain = 0.000
# file copy -force ./vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/hw_handoff/router_bd.hwh ./router_bench.hwh
# file copy -force ./vivado_pynq_router_bench/pynq_router_bench.runs/impl_1/router_bd_wrapper.bit ./router_bench.bit
# puts "Artifacts ready: router_bench.bit / router_bench.hwh"
Artifacts ready: router_bench.bit / router_bench.hwh
INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 15:08:57 2025...
