Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 14 23:19:46 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-17  Critical Warning  Non-clocked sequential cell                         56          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
HPDR-1     Warning           Port pin direction inconsistency                    1           
HPDR-2     Warning           Port pin INOUT inconsistency                        1           
LUTAR-1    Warning           LUT drives async reset alert                        4           
TIMING-18  Warning           Missing input or output delay                       5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (321)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (161)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (321)
--------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (161)
--------------------------------------------------
 There are 161 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.199        0.000                      0                37557        0.017        0.000                      0                37557        3.000        0.000                       0                 10502  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
design_2_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out5_design_2_clk_wiz_0_0    {0.000 80.000}       160.000         6.250           
  clkfbout_design_2_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               1.199        0.000                      0                35387        0.026        0.000                      0                35387        3.750        0.000                       0                  9895  
design_2_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out5_design_2_clk_wiz_0_0        149.615        0.000                      0                 1561        0.017        0.000                      0                 1561       53.360        0.000                       0                   603  
  clkfbout_design_2_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out5_design_2_clk_wiz_0_0  clk_fpga_0                           5.926        0.000                      0                   20        0.168        0.000                      0                   20  
clk_fpga_0                     clk_out5_design_2_clk_wiz_0_0        2.052        0.000                      0                  204        0.057        0.000                      0                  204  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_fpga_0                           2.568        0.000                      0                  122        0.515        0.000                      0                  122  
**async_default**              clk_fpga_0                     clk_out5_design_2_clk_wiz_0_0        2.346        0.000                      0                  116        0.779        0.000                      0                  116  
**async_default**              clk_out5_design_2_clk_wiz_0_0  clk_out5_design_2_clk_wiz_0_0      151.889        0.000                      0                  446        0.669        0.000                      0                  446  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_fpga_0                     
(none)                         clk_fpga_0                     clk_fpga_0                     
(none)                                                        clk_out5_design_2_clk_wiz_0_0  
(none)                         clk_fpga_0                     clk_out5_design_2_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_fpga_0                                                    
(none)                         clk_out5_design_2_clk_wiz_0_0                                 
(none)                         clkfbout_design_2_clk_wiz_0_0                                 
(none)                                                        clk_fpga_0                     
(none)                                                        clk_out5_design_2_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 0.456ns (5.368%)  route 8.039ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.639     2.933    design_2_i/TxFIFO/inst/u_txfifo_wr_chn/clk
    SLICE_X51Y54         FDRE                                         r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/Q
                         net (fo=535, routed)         8.039    11.428    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/ADDRD3
    SLICE_X30Y39         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.569    12.748    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/WCLK
    SLICE_X30Y39         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMA/CLK
                         clock pessimism              0.115    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X30Y39         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    12.627    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 0.456ns (5.368%)  route 8.039ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.639     2.933    design_2_i/TxFIFO/inst/u_txfifo_wr_chn/clk
    SLICE_X51Y54         FDRE                                         r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/Q
                         net (fo=535, routed)         8.039    11.428    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/ADDRD3
    SLICE_X30Y39         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.569    12.748    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/WCLK
    SLICE_X30Y39         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMB/CLK
                         clock pessimism              0.115    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X30Y39         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    12.627    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 0.456ns (5.368%)  route 8.039ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.639     2.933    design_2_i/TxFIFO/inst/u_txfifo_wr_chn/clk
    SLICE_X51Y54         FDRE                                         r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/Q
                         net (fo=535, routed)         8.039    11.428    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/ADDRD3
    SLICE_X30Y39         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.569    12.748    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/WCLK
    SLICE_X30Y39         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMC/CLK
                         clock pessimism              0.115    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X30Y39         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    12.627    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 0.456ns (5.368%)  route 8.039ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.639     2.933    design_2_i/TxFIFO/inst/u_txfifo_wr_chn/clk
    SLICE_X51Y54         FDRE                                         r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/Q
                         net (fo=535, routed)         8.039    11.428    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/ADDRD3
    SLICE_X30Y39         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.569    12.748    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/WCLK
    SLICE_X30Y39         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMD/CLK
                         clock pessimism              0.115    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X30Y39         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    12.627    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1472_1535_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 0.456ns (5.368%)  route 8.039ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.639     2.933    design_2_i/TxFIFO/inst/u_txfifo_wr_chn/clk
    SLICE_X51Y54         FDRE                                         r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/Q
                         net (fo=535, routed)         8.039    11.428    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/ADDRD3
    SLICE_X30Y41         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.570    12.750    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/WCLK
    SLICE_X30Y41         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMA/CLK
                         clock pessimism              0.115    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X30Y41         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    12.628    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 0.456ns (5.368%)  route 8.039ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.639     2.933    design_2_i/TxFIFO/inst/u_txfifo_wr_chn/clk
    SLICE_X51Y54         FDRE                                         r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/Q
                         net (fo=535, routed)         8.039    11.428    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/ADDRD3
    SLICE_X30Y41         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.570    12.750    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/WCLK
    SLICE_X30Y41         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMB/CLK
                         clock pessimism              0.115    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X30Y41         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    12.628    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 0.456ns (5.368%)  route 8.039ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.639     2.933    design_2_i/TxFIFO/inst/u_txfifo_wr_chn/clk
    SLICE_X51Y54         FDRE                                         r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/Q
                         net (fo=535, routed)         8.039    11.428    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/ADDRD3
    SLICE_X30Y41         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.570    12.750    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/WCLK
    SLICE_X30Y41         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMC/CLK
                         clock pessimism              0.115    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X30Y41         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    12.628    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 0.456ns (5.368%)  route 8.039ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.639     2.933    design_2_i/TxFIFO/inst/u_txfifo_wr_chn/clk
    SLICE_X51Y54         FDRE                                         r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/Q
                         net (fo=535, routed)         8.039    11.428    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/ADDRD3
    SLICE_X30Y41         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.570    12.750    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/WCLK
    SLICE_X30Y41         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMD/CLK
                         clock pessimism              0.115    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X30Y41         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    12.628    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1344_1407_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_alt_reg_r2_1408_1471_6_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 0.456ns (5.458%)  route 7.899ns (94.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.639     2.933    design_2_i/TxFIFO/inst/u_txfifo_wr_chn/clk
    SLICE_X51Y54         FDRE                                         r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/Q
                         net (fo=535, routed)         7.899    11.288    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1408_1471_6_8/ADDRD3
    SLICE_X30Y40         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1408_1471_6_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.569    12.748    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1408_1471_6_8/WCLK
    SLICE_X30Y40         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1408_1471_6_8/RAMA/CLK
                         clock pessimism              0.115    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X30Y40         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    12.627    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1408_1471_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -11.288    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/mem_alt_reg_r2_1408_1471_6_8/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 0.456ns (5.458%)  route 7.899ns (94.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.639     2.933    design_2_i/TxFIFO/inst/u_txfifo_wr_chn/clk
    SLICE_X51Y54         FDRE                                         r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[3]_rep__0/Q
                         net (fo=535, routed)         7.899    11.288    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1408_1471_6_8/ADDRD3
    SLICE_X30Y40         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1408_1471_6_8/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.569    12.748    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1408_1471_6_8/WCLK
    SLICE_X30Y40         RAMD64E                                      r  design_2_i/TxFIFO/inst/mem_alt_reg_r2_1408_1471_6_8/RAMB/CLK
                         clock pessimism              0.115    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X30Y40         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082    12.627    design_2_i/TxFIFO/inst/mem_alt_reg_r2_1408_1471_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -11.288    
  -------------------------------------------------------------------
                         slack                                  1.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.630%)  route 0.172ns (57.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.546     0.882    design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X49Y79         FDRE                                         r  design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[21]/Q
                         net (fo=2, routed)           0.172     1.182    design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/Q[21]
    SLICE_X51Y78         FDRE                                         r  design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.808     1.174    design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y78         FDRE                                         r  design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.017     1.156    design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1083]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1083]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.226ns (58.234%)  route 0.162ns (41.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.551     0.887    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X53Y59         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1083]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1083]/Q
                         net (fo=1, routed)           0.162     1.177    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg_n_0_[1083]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.098     1.275 r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1083]_i_1/O
                         net (fo=1, routed)           0.000     1.275    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1083]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1083]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.823     1.189    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X49Y59         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1083]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.092     1.246    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1083]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.143%)  route 0.219ns (60.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.545     0.881    design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y78         FDRE                                         r  design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[64]/Q
                         net (fo=1, routed)           0.219     1.241    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[57]
    SLICE_X52Y78         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.808     1.174    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X52Y78         FDRE                                         r  design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.072     1.211    design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1075]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.283%)  route 0.227ns (61.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.552     0.888    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X51Y55         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1075]/Q
                         net (fo=2, routed)           0.227     1.256    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/Q[17]
    SLICE_X44Y54         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1075]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.824     1.190    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X44Y54         FDRE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1075]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X44Y54         FDRE (Hold_fdre_C_D)         0.070     1.225    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1075]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.226ns (54.480%)  route 0.189ns (45.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.548     0.884    design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X49Y81         FDRE                                         r  design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[4]/Q
                         net (fo=1, routed)           0.189     1.200    design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1[1]
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.098     1.298 r  design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.298    design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata1_out[4]
    SLICE_X50Y81         FDRE                                         r  design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.811     1.177    design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y81         FDRE                                         r  design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[4]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.120     1.262    design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.548     0.884    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X51Y63         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.080    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X50Y63         RAMD32                                       r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.815     1.181    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X50Y63         RAMD32                                       r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.284     0.897    
    SLICE_X50Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.044    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.576     0.912    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X63Y62         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/Q
                         net (fo=1, routed)           0.056     1.108    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/DIA0
    SLICE_X62Y62         RAMD32                                       r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.844     1.210    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X62Y62         RAMD32                                       r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X62Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.072    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.595     0.931    design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y44         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/Q
                         net (fo=1, routed)           0.056     1.127    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X22Y44         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.863     1.229    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X22Y44         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X22Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.595     0.931    design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y46         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/Q
                         net (fo=1, routed)           0.056     1.127    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X16Y46         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.865     1.231    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X16Y46         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X16Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.595     0.931    design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X21Y46         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/Q
                         net (fo=1, routed)           0.056     1.127    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA0
    SLICE_X20Y46         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     1.230    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X20Y46         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X20Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y2   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y4   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y5   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_16/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y6   design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_17/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y52  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y52  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y44  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y52  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y52  design_2_i/TxFIFO/inst/mem_alt_reg_r2_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_2_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_2_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_2_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_design_2_clk_wiz_0_0
  To Clock:  clk_out5_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      149.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             149.615ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.282ns  (logic 3.946ns (38.378%)  route 6.336ns (61.622%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 161.482 - 160.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.648     1.651    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X32Y26         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518     2.169 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/Q
                         net (fo=15, routed)          1.197     3.366    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[15]
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.150     3.516 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[13]_i_1/O
                         net (fo=4, routed)           0.452     3.969    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[13]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.326     4.295 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[9]_i_1/O
                         net (fo=3, routed)           0.941     5.236    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[9]
    SLICE_X31Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.360 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[1]_i_1/O
                         net (fo=3, routed)           0.582     5.942    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[1]
    SLICE_X31Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.066 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.066    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr_n_2
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.616 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.616    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.730    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.064 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.062     8.126    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1[9]
    SLICE_X32Y28         LUT4 (Prop_lut4_I2_O)        0.303     8.429 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.429    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/i__carry__1_i_7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.962 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.962    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.277 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           1.008    10.285    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt00_in[15]
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.307    10.592 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_i_8/O
                         net (fo=1, routed)           0.658    11.250    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_i_8_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I5_O)        0.124    11.374 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_i_5/O
                         net (fo=1, routed)           0.435    11.809    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_i_5_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.933 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_i_1/O
                         net (fo=1, routed)           0.000    11.933    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_i_1_n_0
    SLICE_X34Y27         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.479   161.482    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X34Y27         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_reg/C
                         clock pessimism              0.115   161.597    
                         clock uncertainty           -0.130   161.467    
    SLICE_X34Y27         FDCE (Setup_fdce_C_D)        0.081   161.548    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qfull_reg
  -------------------------------------------------------------------
                         required time                        161.548    
                         arrival time                         -11.933    
  -------------------------------------------------------------------
                         slack                                149.615    

Slack (MET) :             150.025ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.719ns  (logic 3.705ns (38.123%)  route 6.014ns (61.877%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 161.481 - 160.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.648     1.651    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X32Y26         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518     2.169 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/Q
                         net (fo=15, routed)          1.197     3.366    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[15]
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.150     3.516 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[13]_i_1/O
                         net (fo=4, routed)           0.452     3.969    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[13]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.326     4.295 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[9]_i_1/O
                         net (fo=3, routed)           0.941     5.236    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[9]
    SLICE_X31Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.360 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[1]_i_1/O
                         net (fo=3, routed)           0.582     5.942    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[1]
    SLICE_X31Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.066 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.066    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr_n_2
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.616 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.616    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.730    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.064 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.062     8.126    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1[9]
    SLICE_X32Y28         LUT4 (Prop_lut4_I2_O)        0.303     8.429 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.429    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/i__carry__1_i_7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.962 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.962    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.285 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.955    10.239    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt00_in[13]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.306    10.545 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[13]_i_1/O
                         net (fo=2, routed)           0.824    11.370    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt[13]
    SLICE_X33Y27         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.478   161.481    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X33Y27         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[13]/C
                         clock pessimism              0.149   161.630    
                         clock uncertainty           -0.130   161.500    
    SLICE_X33Y27         FDCE (Setup_fdce_C_D)       -0.105   161.395    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[13]
  -------------------------------------------------------------------
                         required time                        161.395    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                150.025    

Slack (MET) :             150.293ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 3.467ns (36.676%)  route 5.986ns (63.324%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 161.484 - 160.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.648     1.651    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X32Y26         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518     2.169 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/Q
                         net (fo=15, routed)          1.197     3.366    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[15]
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.150     3.516 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[13]_i_1/O
                         net (fo=4, routed)           0.452     3.969    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[13]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.326     4.295 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[9]_i_1/O
                         net (fo=3, routed)           0.941     5.236    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[9]
    SLICE_X31Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.360 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[1]_i_1/O
                         net (fo=3, routed)           0.582     5.942    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[1]
    SLICE_X31Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.066 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.066    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr_n_2
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.616 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.616    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.730    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.043 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.199     8.242    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1[11]
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.306     8.548 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[11]_i_3/O
                         net (fo=1, routed)           0.000     8.548    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[11]_i_3_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.949 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.949    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[11]_i_2_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.188 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg_i_3/O[2]
                         net (fo=1, routed)           0.788     9.976    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0[14]
    SLICE_X35Y29         LUT6 (Prop_lut6_I1_O)        0.302    10.278 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[14]_i_1/O
                         net (fo=3, routed)           0.827    11.104    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt[14]
    SLICE_X33Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.481   161.484    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X33Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[14]/C
                         clock pessimism              0.149   161.633    
                         clock uncertainty           -0.130   161.503    
    SLICE_X33Y29         FDCE (Setup_fdce_C_D)       -0.105   161.398    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[14]
  -------------------------------------------------------------------
                         required time                        161.398    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                150.293    

Slack (MET) :             150.519ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 3.591ns (38.499%)  route 5.737ns (61.501%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 161.482 - 160.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.648     1.651    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X32Y26         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518     2.169 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/Q
                         net (fo=15, routed)          1.197     3.366    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[15]
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.150     3.516 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[13]_i_1/O
                         net (fo=4, routed)           0.452     3.969    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[13]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.326     4.295 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[9]_i_1/O
                         net (fo=3, routed)           0.941     5.236    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[9]
    SLICE_X31Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.360 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[1]_i_1/O
                         net (fo=3, routed)           0.582     5.942    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[1]
    SLICE_X31Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.066 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.066    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr_n_2
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.616 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.616    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.730    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.043 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.199     8.242    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1[11]
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.306     8.548 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[11]_i_3/O
                         net (fo=1, routed)           0.000     8.548    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[11]_i_3_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.949 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.949    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[11]_i_2_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.188 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg_i_3/O[2]
                         net (fo=1, routed)           0.788     9.976    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0[14]
    SLICE_X35Y29         LUT6 (Prop_lut6_I1_O)        0.302    10.278 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[14]_i_1/O
                         net (fo=3, routed)           0.577    10.855    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt[14]
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.979 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_i_1/O
                         net (fo=1, routed)           0.000    10.979    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_i_1_n_0
    SLICE_X35Y27         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.479   161.482    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y27         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg/C
                         clock pessimism              0.115   161.597    
                         clock uncertainty           -0.130   161.467    
    SLICE_X35Y27         FDCE (Setup_fdce_C_D)        0.031   161.498    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg
  -------------------------------------------------------------------
                         required time                        161.498    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                150.519    

Slack (MET) :             151.071ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 3.447ns (39.125%)  route 5.363ns (60.875%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 161.485 - 160.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.648     1.651    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X32Y26         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518     2.169 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/Q
                         net (fo=15, routed)          1.197     3.366    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[15]
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.150     3.516 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[13]_i_1/O
                         net (fo=4, routed)           0.452     3.969    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[13]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.326     4.295 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[9]_i_1/O
                         net (fo=3, routed)           0.941     5.236    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[9]
    SLICE_X31Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.360 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[1]_i_1/O
                         net (fo=3, routed)           0.582     5.942    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[1]
    SLICE_X31Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.066 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.066    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr_n_2
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.616 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.616    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.730    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.043 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.199     8.242    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1[11]
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.306     8.548 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[11]_i_3/O
                         net (fo=1, routed)           0.000     8.548    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[11]_i_3_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.949 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.949    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[11]_i_2_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.171 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg_i_3/O[0]
                         net (fo=2, routed)           0.992    10.162    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0[12]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.299    10.461 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[12]_i_1/O
                         net (fo=1, routed)           0.000    10.461    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt[12]
    SLICE_X33Y31         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.482   161.485    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X33Y31         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[12]/C
                         clock pessimism              0.149   161.634    
                         clock uncertainty           -0.130   161.504    
    SLICE_X33Y31         FDCE (Setup_fdce_C_D)        0.029   161.533    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[12]
  -------------------------------------------------------------------
                         required time                        161.533    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                151.071    

Slack (MET) :             151.080ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 3.698ns (42.178%)  route 5.070ns (57.822%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 161.485 - 160.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.648     1.651    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X32Y26         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518     2.169 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/Q
                         net (fo=15, routed)          1.197     3.366    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[15]
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.150     3.516 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[13]_i_1/O
                         net (fo=4, routed)           0.452     3.969    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[13]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.326     4.295 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[9]_i_1/O
                         net (fo=3, routed)           0.941     5.236    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[9]
    SLICE_X31Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.360 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[1]_i_1/O
                         net (fo=3, routed)           0.582     5.942    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[1]
    SLICE_X31Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.066 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.066    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr_n_2
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.616 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.616    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.730 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.730    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.064 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.062     8.126    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1[9]
    SLICE_X32Y28         LUT4 (Prop_lut4_I2_O)        0.303     8.429 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.429    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/i__carry__1_i_7_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.962 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.962    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.277 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__2/O[3]
                         net (fo=3, routed)           0.835    10.112    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt00_in[15]
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.307    10.419 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[15]_i_1/O
                         net (fo=1, routed)           0.000    10.419    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt[15]
    SLICE_X35Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.482   161.485    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[15]/C
                         clock pessimism              0.115   161.600    
                         clock uncertainty           -0.130   161.470    
    SLICE_X35Y30         FDCE (Setup_fdce_C_D)        0.029   161.499    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[15]
  -------------------------------------------------------------------
                         required time                        161.499    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                151.080    

Slack (MET) :             151.122ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_pipe32/que_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 0.608ns (7.723%)  route 7.265ns (92.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 161.483 - 160.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.724     1.727    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X84Y94         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           4.343     6.526    design_2_i/RxFIFO/inst/u_rx_pipe32/tx_rstn
    SLICE_X44Y29         LUT3 (Prop_lut3_I1_O)        0.152     6.678 r  design_2_i/RxFIFO/inst/u_rx_pipe32/que[1][31]_i_1/O
                         net (fo=32, routed)          2.922     9.600    design_2_i/RxFIFO/inst/u_rx_pipe32/que[1][31]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  design_2_i/RxFIFO/inst/u_rx_pipe32/que_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.480   161.483    design_2_i/RxFIFO/inst/u_rx_pipe32/txclk
    SLICE_X33Y28         FDRE                                         r  design_2_i/RxFIFO/inst/u_rx_pipe32/que_reg[1][11]/C
                         clock pessimism              0.000   161.483    
                         clock uncertainty           -0.130   161.353    
    SLICE_X33Y28         FDRE (Setup_fdre_C_R)       -0.631   160.722    design_2_i/RxFIFO/inst/u_rx_pipe32/que_reg[1][11]
  -------------------------------------------------------------------
                         required time                        160.722    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                151.122    

Slack (MET) :             151.146ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 3.476ns (39.952%)  route 5.224ns (60.048%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 161.482 - 160.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.648     1.651    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X32Y26         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518     2.169 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/Q
                         net (fo=15, routed)          1.197     3.366    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[15]
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.150     3.516 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[13]_i_1/O
                         net (fo=4, routed)           0.452     3.969    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[13]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.326     4.295 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[9]_i_1/O
                         net (fo=3, routed)           0.941     5.236    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[9]
    SLICE_X31Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.360 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[1]_i_1/O
                         net (fo=3, routed)           0.582     5.942    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[1]
    SLICE_X31Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.066 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.066    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr_n_2
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.616 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.616    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.950 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           1.030     7.980    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1[5]
    SLICE_X32Y27         LUT4 (Prop_lut4_I2_O)        0.303     8.283 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.283    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/i__carry__0_i_7_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.816 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.035 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           1.021    10.056    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt00_in[8]
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.295    10.351 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[8]_i_1/O
                         net (fo=1, routed)           0.000    10.351    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt[8]
    SLICE_X35Y27         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.479   161.482    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y27         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[8]/C
                         clock pessimism              0.115   161.597    
                         clock uncertainty           -0.130   161.467    
    SLICE_X35Y27         FDCE (Setup_fdce_C_D)        0.031   161.498    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[8]
  -------------------------------------------------------------------
                         required time                        161.498    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                151.146    

Slack (MET) :             151.174ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 3.616ns (41.686%)  route 5.058ns (58.314%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 161.484 - 160.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.648     1.651    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X32Y26         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518     2.169 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/Q
                         net (fo=15, routed)          1.197     3.366    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[15]
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.150     3.516 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[13]_i_1/O
                         net (fo=4, routed)           0.452     3.969    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[13]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.326     4.295 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[9]_i_1/O
                         net (fo=3, routed)           0.941     5.236    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[9]
    SLICE_X31Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.360 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[1]_i_1/O
                         net (fo=3, routed)           0.582     5.942    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[1]
    SLICE_X31Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.066 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.066    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr_n_2
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.616 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.616    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.950 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           0.910     7.860    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1[5]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.303     8.163 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[7]_i_5/O
                         net (fo=1, routed)           0.000     8.163    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[7]_i_5_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.713 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.713    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[7]_i_2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.047 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.976    10.022    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0[9]
    SLICE_X35Y28         LUT6 (Prop_lut6_I1_O)        0.303    10.325 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[9]_i_1/O
                         net (fo=1, routed)           0.000    10.325    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt[9]
    SLICE_X35Y28         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.481   161.484    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y28         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[9]/C
                         clock pessimism              0.115   161.599    
                         clock uncertainty           -0.130   161.469    
    SLICE_X35Y28         FDCE (Setup_fdce_C_D)        0.031   161.500    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[9]
  -------------------------------------------------------------------
                         required time                        161.499    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                151.174    

Slack (MET) :             151.323ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 3.502ns (41.087%)  route 5.021ns (58.913%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 161.484 - 160.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.648     1.651    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X32Y26         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.518     2.169 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_2stg_reg[15]/Q
                         net (fo=15, routed)          1.197     3.366    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[15]
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.150     3.516 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[13]_i_1/O
                         net (fo=4, routed)           0.452     3.969    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[13]
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.326     4.295 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[9]_i_1/O
                         net (fo=3, routed)           0.941     5.236    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[9]
    SLICE_X31Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.360 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/last_sampled_rd_ptr[1]_i_1/O
                         net (fo=3, routed)           0.582     5.942    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/D[1]
    SLICE_X31Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.066 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.066    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr_n_2
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.616 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.616    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.950 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           1.030     7.980    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt1[5]
    SLICE_X32Y27         LUT4 (Prop_lut4_I2_O)        0.303     8.283 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.283    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/i__carry__0_i_7_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.816 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__0_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt0_inferred__0/i__carry__1/O[2]
                         net (fo=2, routed)           0.818     9.873    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt00_in[10]
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.301    10.174 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr[10]_i_1/O
                         net (fo=1, routed)           0.000    10.174    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_nxt[10]
    SLICE_X35Y28         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.481   161.484    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y28         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[10]/C
                         clock pessimism              0.115   161.599    
                         clock uncertainty           -0.130   161.469    
    SLICE_X35Y28         FDCE (Setup_fdce_C_D)        0.029   161.498    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[10]
  -------------------------------------------------------------------
                         required time                        161.498    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                151.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.515%)  route 0.148ns (39.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.561     0.563    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y49         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.128     0.691 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[38]/Q
                         net (fo=1, routed)           0.148     0.839    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/in7[39]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.099     0.938 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg[39]_i_1/O
                         net (fo=1, routed)           0.000     0.938    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg[39]
    SLICE_X43Y50         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.827     0.829    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y50         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[39]/C
                         clock pessimism              0.000     0.829    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.092     0.921    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/TxFIFO/inst/m00_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.401%)  route 0.206ns (52.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.561     0.563    design_2_i/TxFIFO/inst/txclk
    SLICE_X40Y48         FDCE                                         r  design_2_i/TxFIFO/inst/m00_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  design_2_i/TxFIFO/inst/m00_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.206     0.910    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/s01_axis_tdata[7]
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.045     0.955 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.955    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg[23]
    SLICE_X43Y50         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.827     0.829    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y50         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[23]/C
                         clock pessimism              0.000     0.829    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.091     0.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_2_i/TxFIFO/inst/m00_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.574%)  route 0.251ns (57.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.561     0.563    design_2_i/TxFIFO/inst/txclk
    SLICE_X40Y48         FDCE                                         r  design_2_i/TxFIFO/inst/m00_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  design_2_i/TxFIFO/inst/m00_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.251     0.954    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/s02_axis_tdata[7]
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.045     0.999 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.999    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg[7]
    SLICE_X43Y50         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.827     0.829    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y50         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[7]/C
                         clock pessimism              0.000     0.829    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.092     0.921    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.100%)  route 0.217ns (62.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.586     0.588    design_2_i/txclk_reset_domain/U0/SEQ/slowest_sync_clk
    SLICE_X84Y97         FDSE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDSE (Prop_fdse_C_Q)         0.128     0.716 r  design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.217     0.933    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X84Y100        FDRE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.941     0.943    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X84Y100        FDRE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X84Y100        FDRE (Hold_fdre_C_CE)       -0.093     0.845    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.100%)  route 0.217ns (62.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.586     0.588    design_2_i/txclk_reset_domain/U0/SEQ/slowest_sync_clk
    SLICE_X84Y97         FDSE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDSE (Prop_fdse_C_Q)         0.128     0.716 r  design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.217     0.933    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X84Y100        FDRE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.941     0.943    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X84Y100        FDRE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X84Y100        FDRE (Hold_fdre_C_CE)       -0.093     0.845    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.100%)  route 0.217ns (62.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.586     0.588    design_2_i/txclk_reset_domain/U0/SEQ/slowest_sync_clk
    SLICE_X84Y97         FDSE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDSE (Prop_fdse_C_Q)         0.128     0.716 r  design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.217     0.933    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X84Y100        FDRE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.941     0.943    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X84Y100        FDRE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X84Y100        FDRE (Hold_fdre_C_CE)       -0.093     0.845    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.100%)  route 0.217ns (62.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.586     0.588    design_2_i/txclk_reset_domain/U0/SEQ/slowest_sync_clk
    SLICE_X84Y97         FDSE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDSE (Prop_fdse_C_Q)         0.128     0.716 r  design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.217     0.933    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X84Y100        FDRE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.941     0.943    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X84Y100        FDRE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X84Y100        FDRE (Hold_fdre_C_CE)       -0.093     0.845    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.100%)  route 0.217ns (62.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.586     0.588    design_2_i/txclk_reset_domain/U0/SEQ/slowest_sync_clk
    SLICE_X84Y97         FDSE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDSE (Prop_fdse_C_Q)         0.128     0.716 r  design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.217     0.933    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X84Y100        FDRE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.941     0.943    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X84Y100        FDRE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X84Y100        FDRE (Hold_fdre_C_CE)       -0.093     0.845    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.100%)  route 0.217ns (62.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.586     0.588    design_2_i/txclk_reset_domain/U0/SEQ/slowest_sync_clk
    SLICE_X84Y97         FDSE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDSE (Prop_fdse_C_Q)         0.128     0.716 r  design_2_i/txclk_reset_domain/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.217     0.933    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X84Y100        FDRE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.941     0.943    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X84Y100        FDRE                                         r  design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X84Y100        FDRE (Hold_fdre_C_CE)       -0.093     0.845    design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[10]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.601%)  route 0.167ns (50.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.556     0.558    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X32Y32         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[10]_rep/Q
                         net (fo=10, routed)          0.167     0.888    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[10]_rep_n_0
    RAMB36_X2Y6          RAMB36E1                                     r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.863     0.865    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    RAMB36_X2Y6          RAMB36E1                                     r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_5/CLKARDCLK
                         clock pessimism             -0.250     0.615    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.798    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_5
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X0Y7      design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X0Y6      design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X3Y2      design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y7      design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y4      design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X3Y4      design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X3Y5      design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X3Y7      design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y5      design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X3Y6      design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_17/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y30     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y30     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y30     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y30     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         80.000      79.020     SLICE_X42Y31     design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][13]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_2_clk_wiz_0_0
  To Clock:  clkfbout_design_2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_2_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_design_2_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.580ns (11.999%)  route 4.254ns (88.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.649     1.652    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y27         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.456     2.108 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg/Q
                         net (fo=56, routed)          4.254     6.362    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000     6.486    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X31Y81         FDRE                                         r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.515    12.694    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/clk
    SLICE_X31Y81         FDRE                                         r  design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.000    12.694    
                         clock uncertainty           -0.313    12.381    
    SLICE_X31Y81         FDRE (Setup_fdre_C_D)        0.031    12.412    design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/rd_ptr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/TxFIFO/inst/txfifo_full_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 0.828ns (17.678%)  route 3.856ns (82.322%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.654     1.657    design_2_i/TxFIFO/inst/txclk
    SLICE_X41Y56         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDCE (Prop_fdce_C_Q)         0.456     2.113 f  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[9]/Q
                         net (fo=130, routed)         1.659     3.772    design_2_i/TxFIFO/inst/rd_ptr_reg_reg[9]
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.124     3.896 r  design_2_i/TxFIFO/inst/m02_axis_tlast_INST_0_i_3/O
                         net (fo=1, routed)           1.002     4.898    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m02_axis_tlast_1
    SLICE_X43Y57         LUT5 (Prop_lut5_I3_O)        0.124     5.022 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m02_axis_tlast_INST_0/O
                         net (fo=16, routed)          1.195     6.217    design_2_i/TxFIFO/inst/u_txfifo_wr_chn/txfifo_full_reg
    SLICE_X53Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.341 r  design_2_i/TxFIFO/inst/u_txfifo_wr_chn/txfifo_full_i_1/O
                         net (fo=1, routed)           0.000     6.341    design_2_i/TxFIFO/inst/u_txfifo_wr_chn_n_39
    SLICE_X53Y58         FDCE                                         r  design_2_i/TxFIFO/inst/txfifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.465    12.644    design_2_i/TxFIFO/inst/clk
    SLICE_X53Y58         FDCE                                         r  design_2_i/TxFIFO/inst/txfifo_full_reg/C
                         clock pessimism              0.000    12.644    
                         clock uncertainty           -0.313    12.331    
    SLICE_X53Y58         FDCE (Setup_fdce_C_D)        0.029    12.360    design_2_i/TxFIFO/inst/txfifo_full_reg
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.518ns (15.071%)  route 2.919ns (84.929%))
  Logic Levels:           0  
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.658     1.661    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X32Y33         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.518     2.179 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[15]/Q
                         net (fo=13, routed)          2.919     5.098    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[15]_0
    SLICE_X35Y33         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.489    12.668    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X35Y33         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[15]/C
                         clock pessimism              0.000    12.668    
                         clock uncertainty           -0.313    12.355    
    SLICE_X35Y33         FDCE (Setup_fdce_C_D)       -0.061    12.294    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.456ns (13.776%)  route 2.854ns (86.224%))
  Logic Levels:           0  
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.657     1.660    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X33Y32         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.456     2.116 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[14]/Q
                         net (fo=12, routed)          2.854     4.970    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]_0[14]
    SLICE_X35Y33         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.489    12.668    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X35Y33         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]/C
                         clock pessimism              0.000    12.668    
                         clock uncertainty           -0.313    12.355    
    SLICE_X35Y33         FDCE (Setup_fdce_C_D)       -0.081    12.274    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.456ns (14.031%)  route 2.794ns (85.969%))
  Logic Levels:           0  
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.657     1.660    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X33Y32         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.456     2.116 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[4]/Q
                         net (fo=5, routed)           2.794     4.910    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]_0[4]
    SLICE_X39Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.484    12.663    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X39Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[4]/C
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.313    12.350    
    SLICE_X39Y30         FDCE (Setup_fdce_C_D)       -0.047    12.303    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.419ns (13.960%)  route 2.582ns (86.040%))
  Logic Levels:           0  
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.653     1.656    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.419     2.075 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[3]/Q
                         net (fo=5, routed)           2.582     4.657    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]_0[3]
    SLICE_X39Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.484    12.663    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X39Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/C
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.313    12.350    
    SLICE_X39Y30         FDCE (Setup_fdce_C_D)       -0.264    12.086    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.456ns (14.492%)  route 2.691ns (85.508%))
  Logic Levels:           0  
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.653     1.656    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.456     2.112 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[0]/Q
                         net (fo=2, routed)           2.691     4.803    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]_0[0]
    SLICE_X39Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.484    12.663    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X39Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/C
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.313    12.350    
    SLICE_X39Y30         FDCE (Setup_fdce_C_D)       -0.095    12.255    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_1stg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.456ns (15.119%)  route 2.560ns (84.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.724     1.727    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X84Y94         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           2.560     4.743    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/tx_rstn
    SLICE_X44Y65         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_1stg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.472    12.651    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X44Y65         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_1stg_reg[0]/C
                         clock pessimism              0.000    12.651    
                         clock uncertainty           -0.313    12.338    
    SLICE_X44Y65         FDCE (Setup_fdce_C_D)       -0.067    12.271    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_1stg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  7.528    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.419ns (14.431%)  route 2.484ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        1.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.657     1.660    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y32         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.419     2.079 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[9]/Q
                         net (fo=9, routed)           2.484     4.563    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]_0[9]
    SLICE_X41Y36         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.490    12.670    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X41Y36         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[9]/C
                         clock pessimism              0.000    12.670    
                         clock uncertainty           -0.313    12.356    
    SLICE_X41Y36         FDCE (Setup_fdce_C_D)       -0.254    12.102    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.102    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.456ns (15.327%)  route 2.519ns (84.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.733     1.736    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X31Y31         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDCE (Prop_fdce_C_Q)         0.456     2.192 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[12]/Q
                         net (fo=12, routed)          2.519     4.711    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]_0[12]
    SLICE_X39Y36         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.490    12.670    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X39Y36         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[12]/C
                         clock pessimism              0.000    12.670    
                         clock uncertainty           -0.313    12.356    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)       -0.095    12.261    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                  7.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_sticky_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.376%)  route 1.024ns (84.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.557     0.559    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X44Y37         FDPE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_sticky_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDPE (Prop_fdpe_C_Q)         0.141     0.700 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_sticky_q_reg/Q
                         net (fo=1, routed)           1.024     1.723    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_sticky_q
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.768 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_i_1/O
                         net (fo=1, routed)           0.000     1.768    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_i_1_n_0
    SLICE_X43Y45         FDPE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.829     1.195    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X43Y45         FDPE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_reg/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.313     1.508    
    SLICE_X43Y45         FDPE (Hold_fdpe_C_D)         0.092     1.600    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.141ns (11.896%)  route 1.044ns (88.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.553     0.555    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[2]/Q
                         net (fo=4, routed)           1.044     1.740    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]_0[2]
    SLICE_X39Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.819     1.185    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X39Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.313     1.498    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.047     1.545    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.128ns (11.278%)  route 1.007ns (88.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.556     0.558    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X33Y32         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.128     0.686 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[5]/Q
                         net (fo=5, routed)           1.007     1.693    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]_0[5]
    SLICE_X41Y32         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.821     1.187    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X41Y32         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[5]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.313     1.500    
    SLICE_X41Y32         FDCE (Hold_fdce_C_D)        -0.007     1.493    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.141ns (11.754%)  route 1.059ns (88.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.553     0.555    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[0]/Q
                         net (fo=2, routed)           1.059     1.754    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]_0[0]
    SLICE_X39Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.819     1.185    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X39Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.313     1.498    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.046     1.544    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.141ns (11.455%)  route 1.090ns (88.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.556     0.558    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X33Y32         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[4]/Q
                         net (fo=5, routed)           1.090     1.788    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]_0[4]
    SLICE_X39Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.819     1.185    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X39Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[4]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.313     1.498    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.075     1.573    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.128ns (10.727%)  route 1.065ns (89.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.556     0.558    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X33Y32         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.128     0.686 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[7]/Q
                         net (fo=5, routed)           1.065     1.751    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]_0[7]
    SLICE_X35Y33         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.823     1.189    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X35Y33         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[7]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.313     1.502    
    SLICE_X35Y33         FDCE (Hold_fdce_C_D)         0.019     1.521    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.128ns (10.812%)  route 1.056ns (89.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.553     0.555    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.128     0.683 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[1]/Q
                         net (fo=3, routed)           1.056     1.738    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]_0[1]
    SLICE_X39Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.819     1.185    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X39Y30         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.313     1.498    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)        -0.007     1.491    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.164ns (13.005%)  route 1.097ns (86.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.557     0.559    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X32Y33         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[15]/Q
                         net (fo=13, routed)          1.097     1.820    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[15]_0
    SLICE_X35Y33         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.823     1.189    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X35Y33         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[15]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.313     1.502    
    SLICE_X35Y33         FDCE (Hold_fdce_C_D)         0.070     1.572    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.141ns (11.173%)  route 1.121ns (88.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.556     0.558    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X33Y32         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[14]/Q
                         net (fo=12, routed)          1.121     1.820    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]_0[14]
    SLICE_X35Y33         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.823     1.189    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X35Y33         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.313     1.502    
    SLICE_X35Y33         FDCE (Hold_fdce_C_D)         0.066     1.568    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.141ns (11.113%)  route 1.128ns (88.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.556     0.558    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X33Y32         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[6]/Q
                         net (fo=5, routed)           1.128     1.826    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[14]_0[6]
    SLICE_X41Y32         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.821     1.187    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X41Y32         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[6]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.313     1.500    
    SLICE_X41Y32         FDCE (Hold_fdce_C_D)         0.070     1.570    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out5_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/rd_ptr_reg_reg[5]_rep__6/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.906ns  (logic 1.726ns (29.223%)  route 4.180ns (70.777%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 161.494 - 160.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 152.939 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.645   152.939    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X48Y85         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456   153.395 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           1.158   154.553    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/Q[0]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124   154.677 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_data_reg[15]_i_1/O
                         net (fo=89, routed)          1.015   155.691    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_axis_tready_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I2_O)        0.124   155.815 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m02_axis_tlast_INST_0/O
                         net (fo=16, routed)          0.655   156.471    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[6]_rep
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124   156.595 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000   156.595    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   157.145 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   157.145    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348   157.493 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[7]_i_1/O[1]
                         net (fo=10, routed)          1.352   158.845    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_15
    SLICE_X44Y45         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[5]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.491   161.494    design_2_i/TxFIFO/inst/txclk
    SLICE_X44Y45         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[5]_rep__6/C
                         clock pessimism              0.000   161.494    
                         clock uncertainty           -0.313   161.181    
    SLICE_X44Y45         FDCE (Setup_fdce_C_D)       -0.284   160.897    design_2_i/TxFIFO/inst/rd_ptr_reg_reg[5]_rep__6
  -------------------------------------------------------------------
                         required time                        160.897    
                         arrival time                        -158.845    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/rd_ptr_reg_reg[5]_rep__8/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.685ns  (logic 1.726ns (30.360%)  route 3.959ns (69.640%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 161.482 - 160.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 152.939 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.645   152.939    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X48Y85         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456   153.395 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           1.158   154.553    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/Q[0]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124   154.677 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_data_reg[15]_i_1/O
                         net (fo=89, routed)          1.015   155.691    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_axis_tready_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I2_O)        0.124   155.815 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m02_axis_tlast_INST_0/O
                         net (fo=16, routed)          0.655   156.471    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[6]_rep
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124   156.595 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000   156.595    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   157.145 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   157.145    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348   157.493 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[7]_i_1/O[1]
                         net (fo=10, routed)          1.131   158.624    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_15
    SLICE_X52Y46         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[5]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.479   161.482    design_2_i/TxFIFO/inst/txclk
    SLICE_X52Y46         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[5]_rep__8/C
                         clock pessimism              0.000   161.482    
                         clock uncertainty           -0.313   161.169    
    SLICE_X52Y46         FDCE (Setup_fdce_C_D)       -0.260   160.909    design_2_i/TxFIFO/inst/rd_ptr_reg_reg[5]_rep__8
  -------------------------------------------------------------------
                         required time                        160.909    
                         arrival time                        -158.624    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.661ns  (logic 1.634ns (28.865%)  route 4.027ns (71.135%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 161.494 - 160.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 152.939 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.645   152.939    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X48Y85         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456   153.395 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           1.158   154.553    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/Q[0]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124   154.677 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_data_reg[15]_i_1/O
                         net (fo=89, routed)          1.015   155.691    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_axis_tready_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I2_O)        0.124   155.815 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m02_axis_tlast_INST_0/O
                         net (fo=16, routed)          0.655   156.471    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[6]_rep
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124   156.595 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000   156.595    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   157.145 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   157.145    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256   157.401 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[7]_i_1/O[2]
                         net (fo=10, routed)          1.199   158.600    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_14
    SLICE_X44Y45         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.491   161.494    design_2_i/TxFIFO/inst/txclk
    SLICE_X44Y45         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__4/C
                         clock pessimism              0.000   161.494    
                         clock uncertainty           -0.313   161.181    
    SLICE_X44Y45         FDCE (Setup_fdce_C_D)       -0.253   160.928    design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__4
  -------------------------------------------------------------------
                         required time                        160.928    
                         arrival time                        -158.600    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/rd_ptr_reg_reg[4]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.567ns  (logic 1.613ns (28.977%)  route 3.954ns (71.023%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 161.482 - 160.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 152.939 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.645   152.939    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X48Y85         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456   153.395 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           1.158   154.553    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/Q[0]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124   154.677 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_data_reg[15]_i_1/O
                         net (fo=89, routed)          1.015   155.691    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_axis_tready_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I2_O)        0.124   155.815 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m02_axis_tlast_INST_0/O
                         net (fo=16, routed)          0.655   156.471    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[6]_rep
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124   156.595 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000   156.595    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   157.145 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   157.145    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235   157.380 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[7]_i_1/O[0]
                         net (fo=10, routed)          1.126   158.506    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_16
    SLICE_X51Y44         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[4]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.479   161.482    design_2_i/TxFIFO/inst/txclk
    SLICE_X51Y44         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[4]_rep__7/C
                         clock pessimism              0.000   161.482    
                         clock uncertainty           -0.313   161.169    
    SLICE_X51Y44         FDCE (Setup_fdce_C_D)       -0.242   160.927    design_2_i/TxFIFO/inst/rd_ptr_reg_reg[4]_rep__7
  -------------------------------------------------------------------
                         required time                        160.927    
                         arrival time                        -158.506    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.556ns  (logic 1.634ns (29.408%)  route 3.922ns (70.592%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 161.482 - 160.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 152.939 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.645   152.939    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X48Y85         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456   153.395 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           1.158   154.553    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/Q[0]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124   154.677 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_data_reg[15]_i_1/O
                         net (fo=89, routed)          1.015   155.691    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_axis_tready_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I2_O)        0.124   155.815 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m02_axis_tlast_INST_0/O
                         net (fo=16, routed)          0.655   156.471    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[6]_rep
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124   156.595 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000   156.595    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   157.145 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   157.145    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256   157.401 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[7]_i_1/O[2]
                         net (fo=10, routed)          1.094   158.495    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_14
    SLICE_X52Y46         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.479   161.482    design_2_i/TxFIFO/inst/txclk
    SLICE_X52Y46         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__7/C
                         clock pessimism              0.000   161.482    
                         clock uncertainty           -0.313   161.169    
    SLICE_X52Y46         FDCE (Setup_fdce_C_D)       -0.239   160.930    design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__7
  -------------------------------------------------------------------
                         required time                        160.930    
                         arrival time                        -158.495    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__5/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.562ns  (logic 1.634ns (29.380%)  route 3.928ns (70.620%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 161.494 - 160.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 152.939 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.645   152.939    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X48Y85         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456   153.395 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           1.158   154.553    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/Q[0]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124   154.677 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_data_reg[15]_i_1/O
                         net (fo=89, routed)          1.015   155.691    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_axis_tready_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I2_O)        0.124   155.815 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m02_axis_tlast_INST_0/O
                         net (fo=16, routed)          0.655   156.471    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[6]_rep
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124   156.595 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000   156.595    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   157.145 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   157.145    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256   157.401 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[7]_i_1/O[2]
                         net (fo=10, routed)          1.100   158.501    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_14
    SLICE_X41Y42         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.491   161.494    design_2_i/TxFIFO/inst/txclk
    SLICE_X41Y42         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__5/C
                         clock pessimism              0.000   161.494    
                         clock uncertainty           -0.313   161.181    
    SLICE_X41Y42         FDCE (Setup_fdce_C_D)       -0.236   160.945    design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__5
  -------------------------------------------------------------------
                         required time                        160.945    
                         arrival time                        -158.501    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/rd_ptr_reg_reg[3]_rep__8/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.539ns  (logic 1.468ns (26.503%)  route 4.071ns (73.497%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 161.482 - 160.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 152.939 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.645   152.939    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X48Y85         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456   153.395 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           1.158   154.553    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/Q[0]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124   154.677 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_data_reg[15]_i_1/O
                         net (fo=89, routed)          1.015   155.691    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_axis_tready_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I2_O)        0.124   155.815 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m02_axis_tlast_INST_0/O
                         net (fo=16, routed)          0.655   156.471    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[6]_rep
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124   156.595 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000   156.595    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   157.235 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1/O[3]
                         net (fo=10, routed)          1.243   158.478    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_9
    SLICE_X53Y46         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[3]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.479   161.482    design_2_i/TxFIFO/inst/txclk
    SLICE_X53Y46         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[3]_rep__8/C
                         clock pessimism              0.000   161.482    
                         clock uncertainty           -0.313   161.169    
    SLICE_X53Y46         FDCE (Setup_fdce_C_D)       -0.240   160.929    design_2_i/TxFIFO/inst/rd_ptr_reg_reg[3]_rep__8
  -------------------------------------------------------------------
                         required time                        160.929    
                         arrival time                        -158.478    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.522ns  (logic 1.634ns (29.588%)  route 3.888ns (70.412%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 161.473 - 160.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 152.939 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.645   152.939    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X48Y85         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456   153.395 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           1.158   154.553    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/Q[0]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124   154.677 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_data_reg[15]_i_1/O
                         net (fo=89, routed)          1.015   155.691    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_axis_tready_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I2_O)        0.124   155.815 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m02_axis_tlast_INST_0/O
                         net (fo=16, routed)          0.655   156.471    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[6]_rep
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124   156.595 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000   156.595    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   157.145 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   157.145    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256   157.401 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[7]_i_1/O[2]
                         net (fo=10, routed)          1.061   158.461    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_14
    SLICE_X51Y50         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.470   161.473    design_2_i/TxFIFO/inst/txclk
    SLICE_X51Y50         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__1/C
                         clock pessimism              0.000   161.473    
                         clock uncertainty           -0.313   161.160    
    SLICE_X51Y50         FDCE (Setup_fdce_C_D)       -0.236   160.924    design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__1
  -------------------------------------------------------------------
                         required time                        160.924    
                         arrival time                        -158.461    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/rd_ptr_reg_reg[4]_rep__8/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.512ns  (logic 1.613ns (29.264%)  route 3.899ns (70.736%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 161.482 - 160.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 152.939 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.645   152.939    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X48Y85         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456   153.395 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           1.158   154.553    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/Q[0]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124   154.677 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_data_reg[15]_i_1/O
                         net (fo=89, routed)          1.015   155.691    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_axis_tready_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I2_O)        0.124   155.815 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m02_axis_tlast_INST_0/O
                         net (fo=16, routed)          0.655   156.471    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[6]_rep
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124   156.595 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000   156.595    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   157.145 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   157.145    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235   157.380 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[7]_i_1/O[0]
                         net (fo=10, routed)          1.071   158.451    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_16
    SLICE_X51Y44         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[4]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.479   161.482    design_2_i/TxFIFO/inst/txclk
    SLICE_X51Y44         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[4]_rep__8/C
                         clock pessimism              0.000   161.482    
                         clock uncertainty           -0.313   161.169    
    SLICE_X51Y44         FDCE (Setup_fdce_C_D)       -0.256   160.913    design_2_i/TxFIFO/inst/rd_ptr_reg_reg[4]_rep__8
  -------------------------------------------------------------------
                         required time                        160.913    
                         arrival time                        -158.451    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__8/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.526ns  (logic 1.634ns (29.567%)  route 3.892ns (70.433%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT5=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 161.482 - 160.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 152.939 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.645   152.939    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clk
    SLICE_X48Y85         FDRE                                         r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456   153.395 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           1.158   154.553    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/Q[0]
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.124   154.677 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_data_reg[15]_i_1/O
                         net (fo=89, routed)          1.015   155.691    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m00_axis_tready_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I2_O)        0.124   155.815 f  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/m02_axis_tlast_INST_0/O
                         net (fo=16, routed)          0.655   156.471    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[6]_rep
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124   156.595 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000   156.595    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg[0]_i_5_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   157.145 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   157.145    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[0]_i_1_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256   157.401 r  design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rd_ptr_reg_reg[7]_i_1/O[2]
                         net (fo=10, routed)          1.065   158.465    design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_14
    SLICE_X52Y46         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.479   161.482    design_2_i/TxFIFO/inst/txclk
    SLICE_X52Y46         FDCE                                         r  design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__8/C
                         clock pessimism              0.000   161.482    
                         clock uncertainty           -0.313   161.169    
    SLICE_X52Y46         FDCE (Setup_fdce_C_D)       -0.236   160.933    design_2_i/TxFIFO/inst/rd_ptr_reg_reg[6]_rep__8
  -------------------------------------------------------------------
                         required time                        160.933    
                         arrival time                        -158.465    
  -------------------------------------------------------------------
                         slack                                  2.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.901%)  route 0.178ns (52.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.580     0.916    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y22         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.164     1.080 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[2]/Q
                         net (fo=4, routed)           0.178     1.258    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[15]_0[2]
    SLICE_X29Y24         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.840     0.842    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X29Y24         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.313     1.155    
    SLICE_X29Y24         FDCE (Hold_fdce_C_D)         0.046     1.201    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.148ns (40.086%)  route 0.221ns (59.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.577     0.913    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y25         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.148     1.061 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[13]/Q
                         net (fo=11, routed)          0.221     1.282    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[15]_0[13]
    SLICE_X31Y26         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.841     0.843    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X31Y26         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[13]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.313     1.156    
    SLICE_X31Y26         FDCE (Hold_fdce_C_D)         0.016     1.172    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.272%)  route 0.276ns (59.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.553     0.889    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=2, routed)           0.276     1.305    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[25]
    SLICE_X43Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.350 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/serial_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.350    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/D[0]
    SLICE_X43Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.820     0.822    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.313     1.135    
    SLICE_X43Y84         FDCE (Hold_fdce_C_D)         0.091     1.226    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.673%)  route 0.323ns (66.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.578     0.914    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y23         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDCE (Prop_fdce_C_Q)         0.164     1.077 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[8]/Q
                         net (fo=7, routed)           0.323     1.401    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[15]_0[8]
    SLICE_X29Y25         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.840     0.842    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X29Y25         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[8]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.313     1.155    
    SLICE_X29Y25         FDCE (Hold_fdce_C_D)         0.070     1.225    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.831%)  route 0.366ns (72.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.577     0.913    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X31Y25         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[15]/Q
                         net (fo=13, routed)          0.366     1.419    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[15]_0[15]
    SLICE_X32Y26         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.813     0.815    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X32Y26         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[15]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.313     1.128    
    SLICE_X32Y26         FDCE (Hold_fdce_C_D)         0.087     1.215    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.344%)  route 0.314ns (65.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.578     0.914    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y23         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDCE (Prop_fdce_C_Q)         0.164     1.077 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[4]/Q
                         net (fo=5, routed)           0.314     1.391    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[15]_0[4]
    SLICE_X32Y25         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.812     0.814    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X32Y25         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[4]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.313     1.127    
    SLICE_X32Y25         FDCE (Hold_fdce_C_D)         0.052     1.179    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.148ns (31.350%)  route 0.324ns (68.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.578     0.914    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y23         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDCE (Prop_fdce_C_Q)         0.148     1.062 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[5]/Q
                         net (fo=5, routed)           0.324     1.386    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[15]_0[5]
    SLICE_X28Y25         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.840     0.842    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X28Y25         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[5]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.313     1.155    
    SLICE_X28Y25         FDCE (Hold_fdce_C_D)         0.016     1.171    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.148ns (31.748%)  route 0.318ns (68.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.580     0.916    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y22         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.148     1.064 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[11]/Q
                         net (fo=13, routed)          0.318     1.382    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[15]_0[11]
    SLICE_X28Y24         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.840     0.842    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X28Y24         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[11]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.313     1.155    
    SLICE_X28Y24         FDCE (Hold_fdce_C_D)         0.012     1.167    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.148ns (32.247%)  route 0.311ns (67.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.578     0.914    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y23         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDCE (Prop_fdce_C_Q)         0.148     1.062 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[9]/Q
                         net (fo=9, routed)           0.311     1.372    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[15]_0[9]
    SLICE_X30Y24         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.840     0.842    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X30Y24         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[9]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.313     1.155    
    SLICE_X30Y24         FDCE (Hold_fdce_C_D)        -0.001     1.154    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out5_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.148ns (33.475%)  route 0.294ns (66.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.577     0.913    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y25         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.148     1.061 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[1]/Q
                         net (fo=3, routed)           0.294     1.355    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[15]_0[1]
    SLICE_X32Y25         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.812     0.814    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/txclk
    SLICE_X32Y25         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.313     1.127    
    SLICE_X32Y25         FDCE (Hold_fdce_C_D)         0.006     1.133    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.642ns (9.411%)  route 6.180ns (90.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          2.523     5.986    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.110 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          3.657     9.767    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X30Y23         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.556    12.736    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y23         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[5]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X30Y23         FDCE (Recov_fdce_C_CLR)     -0.361    12.335    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.642ns (9.411%)  route 6.180ns (90.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          2.523     5.986    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.110 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          3.657     9.767    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X30Y23         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.556    12.736    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y23         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[9]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X30Y23         FDCE (Recov_fdce_C_CLR)     -0.361    12.335    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.642ns (9.411%)  route 6.180ns (90.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          2.523     5.986    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.110 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          3.657     9.767    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X30Y23         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.556    12.736    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y23         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[4]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X30Y23         FDCE (Recov_fdce_C_CLR)     -0.319    12.377    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.642ns (9.411%)  route 6.180ns (90.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          2.523     5.986    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.110 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          3.657     9.767    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X30Y23         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.556    12.736    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y23         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[8]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X30Y23         FDCE (Recov_fdce_C_CLR)     -0.319    12.377    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 0.642ns (9.588%)  route 6.054ns (90.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          2.523     5.986    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.110 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          3.531     9.641    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X31Y25         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.554    12.733    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X31Y25         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[15]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[15]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 0.642ns (9.588%)  route 6.054ns (90.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          2.523     5.986    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.110 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          3.531     9.641    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X30Y25         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.554    12.733    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y25         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[13]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X30Y25         FDCE (Recov_fdce_C_CLR)     -0.361    12.333    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[13]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 0.642ns (9.588%)  route 6.054ns (90.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          2.523     5.986    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.110 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          3.531     9.641    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X30Y25         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.554    12.733    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y25         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[1]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X30Y25         FDCE (Recov_fdce_C_CLR)     -0.361    12.333    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 0.642ns (9.588%)  route 6.054ns (90.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          2.523     5.986    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.110 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          3.531     9.641    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X30Y25         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.554    12.733    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y25         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[7]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X30Y25         FDCE (Recov_fdce_C_CLR)     -0.361    12.333    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.642ns (9.606%)  route 6.041ns (90.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          2.523     5.986    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.110 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          3.518     9.628    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X30Y22         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.557    12.736    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y22         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[11]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X30Y22         FDCE (Recov_fdce_C_CLR)     -0.361    12.336    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.642ns (9.606%)  route 6.041ns (90.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          2.523     5.986    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.110 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          3.518     9.628    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X30Y22         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.557    12.736    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X30Y22         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[3]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X30Y22         FDCE (Recov_fdce_C_CLR)     -0.361    12.336    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  2.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.529%)  route 0.515ns (73.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.552     0.888    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X44Y65         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.202    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.247 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          0.342     1.589    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X44Y48         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.830     1.196    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X44Y48         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[11]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X44Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.703%)  route 0.633ns (77.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.552     0.888    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X44Y65         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.202    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.247 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          0.460     1.707    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X44Y46         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.829     1.195    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X44Y46         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[11]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X44Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.703%)  route 0.633ns (77.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.552     0.888    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X44Y65         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.202    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.247 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          0.460     1.707    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X44Y46         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.829     1.195    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X44Y46         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[5]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X44Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.703%)  route 0.633ns (77.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.552     0.888    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X44Y65         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.202    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.247 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          0.460     1.707    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X44Y46         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.829     1.195    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X44Y46         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[6]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X44Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.703%)  route 0.633ns (77.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.552     0.888    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X44Y65         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.202    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.247 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          0.460     1.707    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X44Y46         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.829     1.195    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X44Y46         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[7]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X44Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.590%)  route 0.637ns (77.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.552     0.888    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X44Y65         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.202    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.247 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          0.464     1.711    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X41Y47         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.830     1.196    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X41Y47         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[12]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.590%)  route 0.637ns (77.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.552     0.888    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X44Y65         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.202    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.247 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          0.464     1.711    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X41Y47         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.830     1.196    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X41Y47         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[13]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.590%)  route 0.637ns (77.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.552     0.888    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X44Y65         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.202    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.247 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          0.464     1.711    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X41Y47         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.830     1.196    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X41Y47         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[12]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/last_sampled_wr_ptr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.186ns (21.435%)  route 0.682ns (78.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.552     0.888    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X44Y65         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.202    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.247 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          0.508     1.755    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X47Y46         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.829     1.195    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X47Y46         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[10]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X47Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.843%)  route 0.706ns (79.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.552     0.888    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X44Y65         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.202    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X44Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.247 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg[15]_i_1/O
                         net (fo=81, routed)          0.533     1.780    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X43Y46         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.829     1.195    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/clk
    SLICE_X43Y46         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[8]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X43Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_rd_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.707    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out5_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.484ns  (logic 0.580ns (10.577%)  route 4.904ns (89.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 161.485 - 160.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 152.938 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.644   152.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456   153.394 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           1.263   154.657    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.124   154.781 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         3.641   158.422    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X43Y31         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.482   161.485    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y31         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[10]/C
                         clock pessimism              0.000   161.485    
                         clock uncertainty           -0.313   161.172    
    SLICE_X43Y31         FDCE (Recov_fdce_C_CLR)     -0.405   160.767    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        160.767    
                         arrival time                        -158.422    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.484ns  (logic 0.580ns (10.577%)  route 4.904ns (89.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 161.485 - 160.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 152.938 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.644   152.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456   153.394 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           1.263   154.657    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.124   154.781 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         3.641   158.422    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X43Y31         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.482   161.485    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y31         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[11]/C
                         clock pessimism              0.000   161.485    
                         clock uncertainty           -0.313   161.172    
    SLICE_X43Y31         FDCE (Recov_fdce_C_CLR)     -0.405   160.767    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        160.767    
                         arrival time                        -158.422    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.484ns  (logic 0.580ns (10.577%)  route 4.904ns (89.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 161.485 - 160.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 152.938 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.644   152.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456   153.394 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           1.263   154.657    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.124   154.781 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         3.641   158.422    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X43Y31         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.482   161.485    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y31         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[12]/C
                         clock pessimism              0.000   161.485    
                         clock uncertainty           -0.313   161.172    
    SLICE_X43Y31         FDCE (Recov_fdce_C_CLR)     -0.405   160.767    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        160.767    
                         arrival time                        -158.422    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.484ns  (logic 0.580ns (10.577%)  route 4.904ns (89.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 161.485 - 160.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 152.938 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.644   152.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456   153.394 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           1.263   154.657    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.124   154.781 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         3.641   158.422    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X43Y31         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.482   161.485    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y31         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[5]/C
                         clock pessimism              0.000   161.485    
                         clock uncertainty           -0.313   161.172    
    SLICE_X43Y31         FDCE (Recov_fdce_C_CLR)     -0.405   160.767    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        160.767    
                         arrival time                        -158.422    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.484ns  (logic 0.580ns (10.577%)  route 4.904ns (89.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 161.485 - 160.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 152.938 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.644   152.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456   153.394 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           1.263   154.657    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.124   154.781 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         3.641   158.422    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X43Y31         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.482   161.485    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y31         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[6]/C
                         clock pessimism              0.000   161.485    
                         clock uncertainty           -0.313   161.172    
    SLICE_X43Y31         FDCE (Recov_fdce_C_CLR)     -0.405   160.767    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        160.767    
                         arrival time                        -158.422    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.484ns  (logic 0.580ns (10.577%)  route 4.904ns (89.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 161.485 - 160.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 152.938 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.644   152.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456   153.394 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           1.263   154.657    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.124   154.781 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         3.641   158.422    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X43Y31         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.482   161.485    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y31         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[7]/C
                         clock pessimism              0.000   161.485    
                         clock uncertainty           -0.313   161.172    
    SLICE_X43Y31         FDCE (Recov_fdce_C_CLR)     -0.405   160.767    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        160.767    
                         arrival time                        -158.422    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.484ns  (logic 0.580ns (10.577%)  route 4.904ns (89.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 161.485 - 160.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 152.938 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.644   152.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456   153.394 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           1.263   154.657    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.124   154.781 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         3.641   158.422    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X43Y31         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.482   161.485    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y31         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[8]/C
                         clock pessimism              0.000   161.485    
                         clock uncertainty           -0.313   161.172    
    SLICE_X43Y31         FDCE (Recov_fdce_C_CLR)     -0.405   160.767    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        160.767    
                         arrival time                        -158.422    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.484ns  (logic 0.580ns (10.577%)  route 4.904ns (89.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 161.485 - 160.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 152.938 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.644   152.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456   153.394 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           1.263   154.657    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.124   154.781 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         3.641   158.422    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X43Y31         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.482   161.485    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y31         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[9]/C
                         clock pessimism              0.000   161.485    
                         clock uncertainty           -0.313   161.172    
    SLICE_X43Y31         FDCE (Recov_fdce_C_CLR)     -0.405   160.767    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        160.767    
                         arrival time                        -158.422    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/pipe_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.345ns  (logic 0.580ns (10.850%)  route 4.765ns (89.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 161.484 - 160.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 152.938 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.644   152.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456   153.394 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           1.263   154.657    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.124   154.781 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         3.502   158.283    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/qempty_reg_0
    SLICE_X43Y30         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/pipe_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.481   161.484    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/txclk
    SLICE_X43Y30         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/pipe_reg[14]/C
                         clock pessimism              0.000   161.484    
                         clock uncertainty           -0.313   161.171    
    SLICE_X43Y30         FDCE (Recov_fdce_C_CLR)     -0.405   160.766    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/pipe_reg[14]
  -------------------------------------------------------------------
                         required time                        160.766    
                         arrival time                        -158.283    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/pipe_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        5.345ns  (logic 0.580ns (10.850%)  route 4.765ns (89.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 161.484 - 160.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 152.938 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.644   152.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456   153.394 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           1.263   154.657    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.124   154.781 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         3.502   158.283    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/qempty_reg_0
    SLICE_X43Y30         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/pipe_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.481   161.484    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/txclk
    SLICE_X43Y30         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/pipe_reg[2]/C
                         clock pessimism              0.000   161.484    
                         clock uncertainty           -0.313   161.171    
    SLICE_X43Y30         FDCE (Recov_fdce_C_CLR)     -0.405   160.766    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/pipe_reg[2]
  -------------------------------------------------------------------
                         required time                        160.766    
                         arrival time                        -158.283    
  -------------------------------------------------------------------
                         slack                                  2.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.936%)  route 0.747ns (80.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.553     0.889    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.472     1.502    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.547 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         0.275     1.822    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X43Y84         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.820     0.822    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.313     1.135    
    SLICE_X43Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.043    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.186ns (17.763%)  route 0.861ns (82.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.553     0.889    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.472     1.502    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.547 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         0.389     1.936    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X49Y75         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.810     0.812    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X49Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[0]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.313     1.125    
    SLICE_X49Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.033    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.186ns (17.763%)  route 0.861ns (82.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.553     0.889    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.472     1.502    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.547 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         0.389     1.936    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X49Y75         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.810     0.812    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X49Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[1]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.313     1.125    
    SLICE_X49Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.033    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.186ns (17.690%)  route 0.865ns (82.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.553     0.889    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.472     1.502    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.547 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         0.393     1.940    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X48Y75         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.810     0.812    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X48Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[2]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.313     1.125    
    SLICE_X48Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.033    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.186ns (17.690%)  route 0.865ns (82.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.553     0.889    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.472     1.502    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.547 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         0.393     1.940    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X48Y75         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.810     0.812    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X48Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[3]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.313     1.125    
    SLICE_X48Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.033    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.994%)  route 0.977ns (84.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.553     0.889    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.472     1.502    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.547 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         0.505     2.052    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X50Y75         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.806     0.808    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X50Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[4]/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.313     1.121    
    SLICE_X50Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.054    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.994%)  route 0.977ns (84.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.553     0.889    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.472     1.502    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.547 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         0.505     2.052    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X50Y75         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.806     0.808    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X50Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[5]/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.313     1.121    
    SLICE_X50Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.054    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.994%)  route 0.977ns (84.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.553     0.889    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.472     1.502    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.547 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         0.505     2.052    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X51Y75         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.806     0.808    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X51Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[0]/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.313     1.121    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.029    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.994%)  route 0.977ns (84.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.553     0.889    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.472     1.502    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.547 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         0.505     2.052    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X51Y75         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.806     0.808    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X51Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[1]/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.313     1.121    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.029    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.994%)  route 0.977ns (84.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.553     0.889    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X35Y83         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=3, routed)           0.472     1.502    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0[31]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.547 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=109, routed)         0.505     2.052    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/qempty_reg
    SLICE_X51Y75         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.806     0.808    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X51Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[2]/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.313     1.121    
    SLICE_X51Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.029    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  1.023    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_design_2_clk_wiz_0_0
  To Clock:  clk_out5_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      151.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             151.889ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/led_driver_0/inst/macro_count_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 0.580ns (7.830%)  route 6.828ns (92.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 161.559 - 160.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.724     1.727    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X84Y94         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           5.104     7.287    design_2_i/led_driver_0/inst/rstn
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.411 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=64, routed)          1.724     9.135    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X77Y40         FDCE                                         f  design_2_i/led_driver_0/inst/macro_count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.556   161.559    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y40         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[28]/C
                         clock pessimism              0.000   161.559    
                         clock uncertainty           -0.130   161.429    
    SLICE_X77Y40         FDCE (Recov_fdce_C_CLR)     -0.405   161.024    design_2_i/led_driver_0/inst/macro_count_reg[28]
  -------------------------------------------------------------------
                         required time                        161.024    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                151.889    

Slack (MET) :             151.889ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/led_driver_0/inst/macro_count_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 0.580ns (7.830%)  route 6.828ns (92.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 161.559 - 160.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.724     1.727    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X84Y94         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           5.104     7.287    design_2_i/led_driver_0/inst/rstn
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.411 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=64, routed)          1.724     9.135    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X77Y40         FDCE                                         f  design_2_i/led_driver_0/inst/macro_count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.556   161.559    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y40         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[29]/C
                         clock pessimism              0.000   161.559    
                         clock uncertainty           -0.130   161.429    
    SLICE_X77Y40         FDCE (Recov_fdce_C_CLR)     -0.405   161.024    design_2_i/led_driver_0/inst/macro_count_reg[29]
  -------------------------------------------------------------------
                         required time                        161.024    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                151.889    

Slack (MET) :             151.889ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/led_driver_0/inst/macro_count_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 0.580ns (7.830%)  route 6.828ns (92.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 161.559 - 160.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.724     1.727    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X84Y94         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           5.104     7.287    design_2_i/led_driver_0/inst/rstn
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.411 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=64, routed)          1.724     9.135    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X77Y40         FDCE                                         f  design_2_i/led_driver_0/inst/macro_count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.556   161.559    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y40         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[30]/C
                         clock pessimism              0.000   161.559    
                         clock uncertainty           -0.130   161.429    
    SLICE_X77Y40         FDCE (Recov_fdce_C_CLR)     -0.405   161.024    design_2_i/led_driver_0/inst/macro_count_reg[30]
  -------------------------------------------------------------------
                         required time                        161.024    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                151.889    

Slack (MET) :             151.889ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/led_driver_0/inst/macro_count_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 0.580ns (7.830%)  route 6.828ns (92.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 161.559 - 160.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.724     1.727    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X84Y94         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           5.104     7.287    design_2_i/led_driver_0/inst/rstn
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.411 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=64, routed)          1.724     9.135    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X77Y40         FDCE                                         f  design_2_i/led_driver_0/inst/macro_count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.556   161.559    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y40         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[31]/C
                         clock pessimism              0.000   161.559    
                         clock uncertainty           -0.130   161.429    
    SLICE_X77Y40         FDCE (Recov_fdce_C_CLR)     -0.405   161.024    design_2_i/led_driver_0/inst/macro_count_reg[31]
  -------------------------------------------------------------------
                         required time                        161.024    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                151.889    

Slack (MET) :             152.000ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 0.580ns (7.934%)  route 6.730ns (92.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 161.572 - 160.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.724     1.727    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X84Y94         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           4.343     6.526    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/tx_rstn
    SLICE_X44Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.650 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/q_afull_i_2/O
                         net (fo=143, routed)         2.387     9.037    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X19Y32         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.569   161.572    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X19Y32         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[1]_rep__2/C
                         clock pessimism              0.000   161.572    
                         clock uncertainty           -0.130   161.442    
    SLICE_X19Y32         FDCE (Recov_fdce_C_CLR)     -0.405   161.037    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                        161.037    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                152.000    

Slack (MET) :             152.031ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/led_driver_0/inst/macro_count_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 0.580ns (7.982%)  route 6.686ns (92.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 161.559 - 160.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.724     1.727    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X84Y94         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           5.104     7.287    design_2_i/led_driver_0/inst/rstn
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.411 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=64, routed)          1.582     8.993    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X77Y39         FDCE                                         f  design_2_i/led_driver_0/inst/macro_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.556   161.559    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y39         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[24]/C
                         clock pessimism              0.000   161.559    
                         clock uncertainty           -0.130   161.429    
    SLICE_X77Y39         FDCE (Recov_fdce_C_CLR)     -0.405   161.024    design_2_i/led_driver_0/inst/macro_count_reg[24]
  -------------------------------------------------------------------
                         required time                        161.024    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                152.031    

Slack (MET) :             152.031ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/led_driver_0/inst/macro_count_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 0.580ns (7.982%)  route 6.686ns (92.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 161.559 - 160.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.724     1.727    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X84Y94         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           5.104     7.287    design_2_i/led_driver_0/inst/rstn
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.411 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=64, routed)          1.582     8.993    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X77Y39         FDCE                                         f  design_2_i/led_driver_0/inst/macro_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.556   161.559    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y39         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[25]/C
                         clock pessimism              0.000   161.559    
                         clock uncertainty           -0.130   161.429    
    SLICE_X77Y39         FDCE (Recov_fdce_C_CLR)     -0.405   161.024    design_2_i/led_driver_0/inst/macro_count_reg[25]
  -------------------------------------------------------------------
                         required time                        161.024    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                152.031    

Slack (MET) :             152.031ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/led_driver_0/inst/macro_count_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 0.580ns (7.982%)  route 6.686ns (92.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 161.559 - 160.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.724     1.727    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X84Y94         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           5.104     7.287    design_2_i/led_driver_0/inst/rstn
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.411 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=64, routed)          1.582     8.993    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X77Y39         FDCE                                         f  design_2_i/led_driver_0/inst/macro_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.556   161.559    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y39         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[26]/C
                         clock pessimism              0.000   161.559    
                         clock uncertainty           -0.130   161.429    
    SLICE_X77Y39         FDCE (Recov_fdce_C_CLR)     -0.405   161.024    design_2_i/led_driver_0/inst/macro_count_reg[26]
  -------------------------------------------------------------------
                         required time                        161.024    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                152.031    

Slack (MET) :             152.031ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/led_driver_0/inst/macro_count_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 0.580ns (7.982%)  route 6.686ns (92.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 161.559 - 160.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.724     1.727    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X84Y94         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           5.104     7.287    design_2_i/led_driver_0/inst/rstn
    SLICE_X81Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.411 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=64, routed)          1.582     8.993    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X77Y39         FDCE                                         f  design_2_i/led_driver_0/inst/macro_count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.556   161.559    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y39         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[27]/C
                         clock pessimism              0.000   161.559    
                         clock uncertainty           -0.130   161.429    
    SLICE_X77Y39         FDCE (Recov_fdce_C_CLR)     -0.405   161.024    design_2_i/led_driver_0/inst/macro_count_reg[27]
  -------------------------------------------------------------------
                         required time                        161.024    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                152.031    

Slack (MET) :             152.038ns  (required time - arrival time)
  Source:                 design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@160.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 0.580ns (7.988%)  route 6.681ns (92.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 161.561 - 160.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.724     1.727    design_2_i/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X84Y94         FDRE                                         r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  design_2_i/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           4.343     6.526    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/tx_rstn
    SLICE_X44Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.650 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/q_afull_i_2/O
                         net (fo=143, routed)         2.338     8.988    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X31Y31         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612   161.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425   158.187 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725   159.912    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   160.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.558   161.561    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X31Y31         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[12]/C
                         clock pessimism              0.000   161.561    
                         clock uncertainty           -0.130   161.431    
    SLICE_X31Y31         FDCE (Recov_fdce_C_CLR)     -0.405   161.026    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[12]
  -------------------------------------------------------------------
                         required time                        161.026    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                152.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[3]_rep__0/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.504%)  route 0.424ns (69.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.551     0.553    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/txclk
    SLICE_X45Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.146     0.840    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.885 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/q_afull_i_2/O
                         net (fo=143, routed)         0.278     1.162    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X35Y29         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.817     0.819    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[3]_rep__0/C
                         clock pessimism             -0.233     0.586    
    SLICE_X35Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[4]_rep__0/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.504%)  route 0.424ns (69.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.551     0.553    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/txclk
    SLICE_X45Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.146     0.840    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.885 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/q_afull_i_2/O
                         net (fo=143, routed)         0.278     1.162    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X35Y29         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.817     0.819    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[4]_rep__0/C
                         clock pessimism             -0.233     0.586    
    SLICE_X35Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.504%)  route 0.424ns (69.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.551     0.553    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/txclk
    SLICE_X45Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.146     0.840    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.885 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/q_afull_i_2/O
                         net (fo=143, routed)         0.278     1.162    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X35Y29         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.817     0.819    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[0]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X35Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.504%)  route 0.424ns (69.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.551     0.553    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/txclk
    SLICE_X45Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.146     0.840    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.885 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/q_afull_i_2/O
                         net (fo=143, routed)         0.278     1.162    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X35Y29         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.817     0.819    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[1]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X35Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.504%)  route 0.424ns (69.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.551     0.553    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/txclk
    SLICE_X45Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.146     0.840    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.885 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/q_afull_i_2/O
                         net (fo=143, routed)         0.278     1.162    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X35Y29         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.817     0.819    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[2]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X35Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[3]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.504%)  route 0.424ns (69.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.551     0.553    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/txclk
    SLICE_X45Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.146     0.840    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.885 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/q_afull_i_2/O
                         net (fo=143, routed)         0.278     1.162    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X35Y29         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.817     0.819    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[3]/C
                         clock pessimism             -0.233     0.586    
    SLICE_X35Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.494    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_sticky_q_reg/PRE
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.437%)  route 0.468ns (71.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.551     0.553    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/txclk
    SLICE_X45Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.146     0.840    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.885 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/q_afull_i_2/O
                         net (fo=143, routed)         0.322     1.207    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X44Y37         FDPE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_sticky_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.823     0.825    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X44Y37         FDPE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_sticky_q_reg/C
                         clock pessimism             -0.251     0.574    
    SLICE_X44Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     0.479    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_sticky_q_reg
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[10]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.592%)  route 0.488ns (72.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.551     0.553    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/txclk
    SLICE_X45Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.146     0.840    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.885 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/q_afull_i_2/O
                         net (fo=143, routed)         0.342     1.227    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X35Y28         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.816     0.818    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y28         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[10]/C
                         clock pessimism             -0.233     0.585    
    SLICE_X35Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.493    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[11]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.592%)  route 0.488ns (72.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.551     0.553    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/txclk
    SLICE_X45Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.146     0.840    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.885 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/q_afull_i_2/O
                         net (fo=143, routed)         0.342     1.227    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X35Y28         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.816     0.818    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y28         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[11]/C
                         clock pessimism             -0.233     0.585    
    SLICE_X35Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.493    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[9]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_2_clk_wiz_0_0 rise@0.000ns - clk_out5_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.592%)  route 0.488ns (72.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.551     0.553    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/txclk
    SLICE_X45Y29         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.146     0.840    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.885 f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/q_afull_i_2/O
                         net (fo=143, routed)         0.342     1.227    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X35Y28         FDCE                                         f  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.816     0.818    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y28         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[9]/C
                         clock pessimism             -0.233     0.585    
    SLICE_X35Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.493    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/fill_wr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.734    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.939ns  (logic 0.124ns (6.395%)  route 1.815ns (93.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.815     1.815    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.124     1.939 r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.939    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.478     2.657    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.045ns (5.904%)  route 0.717ns (94.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.717     0.717    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X46Y94         LUT1 (Prop_lut1_I0_O)        0.045     0.762 r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.762    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.824     1.190    design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.789ns  (logic 0.610ns (12.737%)  route 4.179ns (87.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.734     3.028    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y45         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y45         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.647     7.131    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y35         LUT1 (Prop_lut1_I0_O)        0.154     7.285 f  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.817    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y35         FDCE                                         f  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.477     2.656    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y35         FDCE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.789ns  (logic 0.610ns (12.737%)  route 4.179ns (87.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.734     3.028    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y45         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y45         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.647     7.131    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y35         LUT1 (Prop_lut1_I0_O)        0.154     7.285 f  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.817    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y35         FDCE                                         f  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.477     2.656    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y35         FDCE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.789ns  (logic 0.610ns (12.737%)  route 4.179ns (87.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.734     3.028    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y45         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y45         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.647     7.131    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y35         LUT1 (Prop_lut1_I0_O)        0.154     7.285 f  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.817    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y35         FDCE                                         f  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.477     2.656    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y35         FDCE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.749ns  (logic 0.580ns (12.213%)  route 4.169ns (87.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.734     3.028    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y45         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y45         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.647     7.131    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.255 f  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.522     7.777    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X53Y35         FDCE                                         f  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.477     2.656    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X53Y35         FDCE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.749ns  (logic 0.580ns (12.213%)  route 4.169ns (87.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.734     3.028    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y45         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y45         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.647     7.131    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.255 f  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.522     7.777    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X53Y35         FDCE                                         f  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.477     2.656    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X53Y35         FDCE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.749ns  (logic 0.580ns (12.213%)  route 4.169ns (87.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.734     3.028    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y45         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y45         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.647     7.131    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.255 f  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.522     7.777    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X53Y35         FDCE                                         f  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.477     2.656    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X53Y35         FDCE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.739ns  (logic 0.580ns (12.240%)  route 4.159ns (87.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.734     3.028    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y45         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y45         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.771     7.255    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.379 f  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     7.767    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X31Y75         FDCE                                         f  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.508     2.687    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X31Y75         FDCE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.739ns  (logic 0.580ns (12.240%)  route 4.159ns (87.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.734     3.028    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y45         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y45         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.771     7.255    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.379 f  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     7.767    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X31Y75         FDCE                                         f  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.508     2.687    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X31Y75         FDCE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.739ns  (logic 0.580ns (12.240%)  route 4.159ns (87.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.734     3.028    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y45         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y45         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.771     7.255    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.124     7.379 f  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     7.767    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X31Y75         FDCE                                         f  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.508     2.687    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X31Y75         FDCE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.468ns  (logic 0.609ns (13.630%)  route 3.859ns (86.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.734     3.028    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y45         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y45         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.327     6.811    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.153     6.964 f  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.496    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y75         FDCE                                         f  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.462     2.641    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y75         FDCE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.579     0.915    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X63Y93         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.087     1.143    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X62Y93         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.848     1.214    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X62Y93         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.492%)  route 0.116ns (41.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.575     0.911    design_2_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/s_axi_ctrl_aclk
    SLICE_X58Y88         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_2_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/Q
                         net (fo=1, routed)           0.116     1.191    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/src_in
    SLICE_X58Y88         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.845     1.211    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/dest_clk
    SLICE_X58Y88         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.869%)  route 0.204ns (59.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.542     0.878    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X53Y77         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.204     1.223    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X53Y84         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.814     1.180    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X53Y84         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.008%)  route 0.200ns (54.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.578     0.914    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X62Y92         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.164     1.078 r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.200     1.278    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X62Y92         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.847     1.213    design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X62Y92         FDRE                                         r  design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.325%)  route 0.502ns (79.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.572     0.908    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X55Y84         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.502     1.537    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X53Y77         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.807     1.173    design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X53Y77         FDRE                                         r  design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.164ns (25.291%)  route 0.484ns (74.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.556     0.892    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          0.484     1.540    design_2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X56Y83         FDRE                                         r  design_2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.840     1.206    design_2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X56Y83         FDRE                                         r  design_2_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.401%)  route 0.447ns (70.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.588     0.924    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y45         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y45         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.268     1.332    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X69Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.377 f  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.556    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X69Y46         FDCE                                         f  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.854     1.220    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X69Y46         FDCE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.401%)  route 0.447ns (70.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.588     0.924    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y45         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y45         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.268     1.332    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X69Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.377 f  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.556    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X69Y46         FDCE                                         f  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.854     1.220    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X69Y46         FDCE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.401%)  route 0.447ns (70.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.588     0.924    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y45         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y45         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.268     1.332    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X69Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.377 f  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.556    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X69Y46         FDCE                                         f  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.854     1.220    design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X69Y46         FDCE                                         r  design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.734%)  route 0.461ns (71.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.588     0.924    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y45         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y45         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.268     1.332    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X69Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.377 f  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.194     1.571    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X69Y48         FDCE                                         f  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.855     1.221    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X69Y48         FDCE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out5_design_2_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_2_i/clk_wiz_0/inst/seq_reg5_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 0.000ns (0.000%)  route 4.095ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.095     4.095    design_2_i/clk_wiz_0/inst/locked
    SLICE_X49Y44         FDCE                                         r  design_2_i/clk_wiz_0/inst/seq_reg5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612     1.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425    -1.813 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.296    -0.517    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -0.436 r  design_2_i/clk_wiz_0/inst/clkout5_buf_en/O
                         net (fo=8, routed)           0.770     0.334    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0_en_clk
    SLICE_X49Y44         FDCE                                         r  design_2_i/clk_wiz_0/inst/seq_reg5_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.026ns  (logic 0.124ns (4.098%)  route 2.902ns (95.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           2.902     2.902    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X84Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.026 r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.026    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X84Y90         FDRE                                         r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612     1.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425    -1.813 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725    -0.088    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.547     1.550    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X84Y90         FDRE                                         r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.045ns (3.524%)  route 1.232ns (96.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.232     1.232    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X84Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.277 r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.277    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X84Y90         FDRE                                         r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.853     0.855    design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X84Y90         FDRE                                         r  design_2_i/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_2_i/clk_wiz_0/inst/seq_reg5_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.000ns (0.000%)  route 1.870ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.870     1.870    design_2_i/clk_wiz_0/inst/locked
    SLICE_X49Y44         FDCE                                         r  design_2_i/clk_wiz_0/inst/seq_reg5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.454    -0.149    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -0.106 r  design_2_i/clk_wiz_0/inst/clkout5_buf_en/O
                         net (fo=8, routed)           0.494     0.388    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0_en_clk
    SLICE_X49Y44         FDCE                                         r  design_2_i/clk_wiz_0/inst/seq_reg5_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out5_design_2_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clk_wiz_0/inst/seq_reg5_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.107ns  (logic 0.642ns (15.633%)  route 3.465ns (84.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.334ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          2.937     6.400    design_2_i/clk_wiz_0/inst/resetn
    SLICE_X48Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.524 f  design_2_i/clk_wiz_0/inst/mmcm_adv_inst_i_1/O
                         net (fo=8, routed)           0.528     7.052    design_2_i/clk_wiz_0/inst/reset_high
    SLICE_X49Y44         FDCE                                         f  design_2_i/clk_wiz_0/inst/seq_reg5_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612     1.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425    -1.813 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.296    -0.517    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -0.436 r  design_2_i/clk_wiz_0/inst/clkout5_buf_en/O
                         net (fo=8, routed)           0.770     0.334    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0_en_clk
    SLICE_X49Y44         FDCE                                         r  design_2_i/clk_wiz_0/inst/seq_reg5_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clk_wiz_0/inst/seq_reg5_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.209ns (13.008%)  route 1.398ns (86.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.556     0.892    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          1.225     2.281    design_2_i/clk_wiz_0/inst/resetn
    SLICE_X48Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.326 f  design_2_i/clk_wiz_0/inst/mmcm_adv_inst_i_1/O
                         net (fo=8, routed)           0.173     2.498    design_2_i/clk_wiz_0/inst/reset_high
    SLICE_X49Y44         FDCE                                         f  design_2_i/clk_wiz_0/inst/seq_reg5_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.454    -0.149    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -0.106 r  design_2_i/clk_wiz_0/inst/clkout5_buf_en/O
                         net (fo=8, routed)           0.494     0.388    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0_en_clk
    SLICE_X49Y44         FDCE                                         r  design_2_i/clk_wiz_0/inst/seq_reg5_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           107 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.127ns  (logic 3.343ns (33.005%)  route 6.785ns (66.995%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.752     1.208    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div8
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.124     1.332 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1/O
                         net (fo=1, routed)           1.591     2.924    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1_n_0
    SLICE_X50Y92         LUT2 (Prop_lut2_I0_O)        0.124     3.048 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           4.441     7.489    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         2.639    10.127 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    10.127    SPI_SCK
    A16                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/shift_reg_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPI_D
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.505ns  (logic 3.406ns (40.047%)  route 5.099ns (59.953%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/shift_reg_reg[23]/C
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_2_i/SPI_ip_0/inst/shift_reg_reg[23]/Q
                         net (fo=1, routed)           0.732     1.210    design_2_i/SPI_ip_0/inst/a
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.301     1.511 r  design_2_i/SPI_ip_0/inst/SPI_D_INST_0/O
                         net (fo=2, routed)           4.368     5.878    SPI_D_OBUF
    A19                  OBUF (Prop_obuf_I_O)         2.627     8.505 r  SPI_D_OBUF_inst/O
                         net (fo=0)                   0.000     8.505    SPI_D
    A19                                                               r  SPI_D (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPI_CSN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 3.445ns (41.735%)  route 4.810ns (58.265%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=11, routed)          0.545     1.001    design_2_i/SPI_ip_0/inst/cur_state[1]
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.150     1.151 r  design_2_i/SPI_ip_0/inst/SPI_CS_INST_0/O
                         net (fo=1, routed)           4.265     5.416    SPI_CSN_OBUF
    A17                  OBUF (Prop_obuf_I_O)         2.839     8.255 r  SPI_CSN_OBUF_inst/O
                         net (fo=0)                   0.000     8.255    SPI_CSN
    A17                                                               r  SPI_CSN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.652ns  (logic 0.796ns (21.797%)  route 2.856ns (78.203%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/Q
                         net (fo=6, routed)           0.892     1.410    design_2_i/SPI_ip_0/inst/shift_count[0]
    SLICE_X50Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state[1]_i_3/O
                         net (fo=3, routed)           0.827     2.361    design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state[1]_i_3_n_0
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.154     2.515 r  design_2_i/SPI_ip_0/inst/shift_count[4]_i_1/O
                         net (fo=29, routed)          1.137     3.652    design_2_i/SPI_ip_0/inst/shift_count[4]_i_1_n_0
    SLICE_X48Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.652ns  (logic 0.796ns (21.797%)  route 2.856ns (78.203%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/Q
                         net (fo=6, routed)           0.892     1.410    design_2_i/SPI_ip_0/inst/shift_count[0]
    SLICE_X50Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state[1]_i_3/O
                         net (fo=3, routed)           0.827     2.361    design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state[1]_i_3_n_0
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.154     2.515 r  design_2_i/SPI_ip_0/inst/shift_count[4]_i_1/O
                         net (fo=29, routed)          1.137     3.652    design_2_i/SPI_ip_0/inst/shift_count[4]_i_1_n_0
    SLICE_X48Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.652ns  (logic 0.796ns (21.797%)  route 2.856ns (78.203%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/Q
                         net (fo=6, routed)           0.892     1.410    design_2_i/SPI_ip_0/inst/shift_count[0]
    SLICE_X50Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state[1]_i_3/O
                         net (fo=3, routed)           0.827     2.361    design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state[1]_i_3_n_0
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.154     2.515 r  design_2_i/SPI_ip_0/inst/shift_count[4]_i_1/O
                         net (fo=29, routed)          1.137     3.652    design_2_i/SPI_ip_0/inst/shift_count[4]_i_1_n_0
    SLICE_X48Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.652ns  (logic 0.796ns (21.797%)  route 2.856ns (78.203%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/Q
                         net (fo=6, routed)           0.892     1.410    design_2_i/SPI_ip_0/inst/shift_count[0]
    SLICE_X50Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state[1]_i_3/O
                         net (fo=3, routed)           0.827     2.361    design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state[1]_i_3_n_0
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.154     2.515 r  design_2_i/SPI_ip_0/inst/shift_count[4]_i_1/O
                         net (fo=29, routed)          1.137     3.652    design_2_i/SPI_ip_0/inst/shift_count[4]_i_1_n_0
    SLICE_X48Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.652ns  (logic 0.796ns (21.797%)  route 2.856ns (78.203%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/Q
                         net (fo=6, routed)           0.892     1.410    design_2_i/SPI_ip_0/inst/shift_count[0]
    SLICE_X50Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state[1]_i_3/O
                         net (fo=3, routed)           0.827     2.361    design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state[1]_i_3_n_0
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.154     2.515 r  design_2_i/SPI_ip_0/inst/shift_count[4]_i_1/O
                         net (fo=29, routed)          1.137     3.652    design_2_i/SPI_ip_0/inst/shift_count[4]_i_1_n_0
    SLICE_X48Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.652ns  (logic 0.796ns (21.797%)  route 2.856ns (78.203%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/Q
                         net (fo=6, routed)           0.892     1.410    design_2_i/SPI_ip_0/inst/shift_count[0]
    SLICE_X50Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state[1]_i_3/O
                         net (fo=3, routed)           0.827     2.361    design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state[1]_i_3_n_0
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.154     2.515 r  design_2_i/SPI_ip_0/inst/shift_count[4]_i_1/O
                         net (fo=29, routed)          1.137     3.652    design_2_i/SPI_ip_0/inst/shift_count[4]_i_1_n_0
    SLICE_X48Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.652ns  (logic 0.796ns (21.797%)  route 2.856ns (78.203%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/C
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_2_i/SPI_ip_0/inst/shift_count_reg[0]/Q
                         net (fo=6, routed)           0.892     1.410    design_2_i/SPI_ip_0/inst/shift_count[0]
    SLICE_X50Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.534 r  design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state[1]_i_3/O
                         net (fo=3, routed)           0.827     2.361    design_2_i/SPI_ip_0/inst/FSM_sequential_cur_state[1]_i_3_n_0
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.154     2.515 r  design_2_i/SPI_ip_0/inst/shift_count[4]_i_1/O
                         net (fo=29, routed)          1.137     3.652    design_2_i/SPI_ip_0/inst/shift_count[4]_i_1_n_0
    SLICE_X48Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/Q
                         net (fo=2, routed)           0.115     0.256    design_2_i/SPI_ip_0/inst/spi_rdata[10]
    SLICE_X45Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[2]/C
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    design_2_i/SPI_ip_0/inst/spi_rdata[2]
    SLICE_X49Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[14]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[14]/Q
                         net (fo=2, routed)           0.135     0.263    design_2_i/SPI_ip_0/inst/spi_rdata[14]
    SLICE_X45Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[6]/C
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[6]/Q
                         net (fo=2, routed)           0.135     0.263    design_2_i/SPI_ip_0/inst/spi_rdata[6]
    SLICE_X49Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.104%)  route 0.125ns (46.896%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[12]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[12]/Q
                         net (fo=2, routed)           0.125     0.266    design_2_i/SPI_ip_0/inst/spi_rdata[12]
    SLICE_X45Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.251%)  route 0.164ns (53.749%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/Q
                         net (fo=2, routed)           0.164     0.305    design_2_i/SPI_ip_0/inst/spi_rdata[0]
    SLICE_X49Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.128ns (40.973%)  route 0.184ns (59.027%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[9]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[9]/Q
                         net (fo=2, routed)           0.184     0.312    design_2_i/SPI_ip_0/inst/spi_rdata[9]
    SLICE_X45Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/shift_reg_reg[8]/C
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_2_i/SPI_ip_0/inst/shift_reg_reg[8]/Q
                         net (fo=1, routed)           0.085     0.213    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][8]
    SLICE_X49Y92         LUT3 (Prop_lut3_I2_O)        0.101     0.314 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.314    design_2_i/SPI_ip_0/inst/shift_reg[9]
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.773%)  route 0.174ns (55.227%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/C
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/Q
                         net (fo=2, routed)           0.174     0.315    design_2_i/SPI_ip_0/inst/spi_rdata[1]
    SLICE_X49Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/spi_rdata_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[4]/C
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[4]/Q
                         net (fo=2, routed)           0.182     0.323    design_2_i/SPI_ip_0/inst/spi_rdata[4]
    SLICE_X49Y91         FDCE                                         r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.377ns  (logic 3.343ns (29.380%)  route 8.034ns (70.620%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.648     2.942    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X49Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           2.002     5.400    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/DATA_WORD_0[3]
    SLICE_X51Y70         LUT6 (Prop_lut6_I4_O)        0.124     5.524 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1/O
                         net (fo=1, routed)           1.591     7.115    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1_n_0
    SLICE_X50Y92         LUT2 (Prop_lut2_I0_O)        0.124     7.239 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           4.441    11.680    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         2.639    14.319 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    14.319    SPI_SCK
    A16                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.182ns  (logic 3.206ns (31.486%)  route 6.976ns (68.514%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X41Y89         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=10, routed)          1.792     5.191    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DTX_0[0]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.315 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0/O
                         net (fo=1, routed)           5.184    10.499    DSYNC_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626    13.125 r  DSYNC_OBUF_inst/O
                         net (fo=0)                   0.000    13.125    DSYNC
    A18                                                               r  DSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.246ns  (logic 3.402ns (36.790%)  route 5.844ns (63.210%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X41Y89         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=10, routed)          0.860     4.259    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0[0]
    SLICE_X49Y87         LUT4 (Prop_lut4_I1_O)        0.118     4.377 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_P_INST_0/O
                         net (fo=1, routed)           4.985     9.361    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         2.828    12.189 r  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000    12.189    MCK_P
    C15                                                               r  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DTX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.930ns  (logic 3.230ns (36.174%)  route 5.700ns (63.826%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X41Y89         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=10, routed)          1.281     4.680    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DTX_0[0]
    SLICE_X46Y84         LUT3 (Prop_lut3_I1_O)        0.124     4.804 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DTX_INST_0/O
                         net (fo=1, routed)           4.419     9.223    DTX_OBUF
    E20                  OBUF (Prop_obuf_I_O)         2.650    11.873 r  DTX_OBUF_inst/O
                         net (fo=0)                   0.000    11.873    DTX
    E20                                                               r  DTX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.888ns  (logic 3.209ns (36.109%)  route 5.678ns (63.891%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.649     2.943    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X41Y89         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=10, routed)          0.860     4.259    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0[0]
    SLICE_X49Y87         LUT4 (Prop_lut4_I2_O)        0.124     4.383 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_N_INST_0/O
                         net (fo=1, routed)           4.819     9.201    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         2.629    11.831 r  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000    11.831    MCK_N
    B15                                                               r  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/TxFIFO/inst/txfifo_full_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.692ns  (logic 3.978ns (51.722%)  route 3.713ns (48.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.638     2.932    design_2_i/TxFIFO/inst/clk
    SLICE_X53Y58         FDCE                                         r  design_2_i/TxFIFO/inst/txfifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDCE (Prop_fdce_C_Q)         0.456     3.388 r  design_2_i/TxFIFO/inst/txfifo_full_reg/Q
                         net (fo=2, routed)           3.713     7.101    LED0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522    10.624 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000    10.624    LED0
    T22                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC_CK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 3.160ns (47.972%)  route 3.427ns (52.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.721     3.015    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X82Y94         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDCE (Prop_fdce_C_Q)         0.518     3.533 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/Q
                         net (fo=2, routed)           3.427     6.960    SYNC_CK_OBUF
    A21                  OBUF (Prop_obuf_I_O)         2.642     9.601 r  SYNC_CK_OBUF_inst/O
                         net (fo=0)                   0.000     9.601    SYNC_CK
    A21                                                               r  SYNC_CK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.621ns  (logic 0.642ns (13.893%)  route 3.979ns (86.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          1.087     4.550    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X44Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.674 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=195, routed)         2.892     7.566    design_2_i/SPI_ip_0/inst/u_clkdiv8/SR[0]
    SLICE_X51Y69         FDCE                                         f  design_2_i/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.480ns  (logic 0.642ns (14.330%)  route 3.838ns (85.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          1.087     4.550    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X44Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.674 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=195, routed)         2.751     7.425    design_2_i/SPI_ip_0/inst/u_clkdiv16/SR[0]
    SLICE_X51Y70         FDCE                                         f  design_2_i/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.337ns  (logic 0.642ns (14.804%)  route 3.695ns (85.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.651     2.945    design_2_i/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X46Y94         FDRE                                         r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_2_i/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=23, routed)          1.087     4.550    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X44Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.674 f  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=195, routed)         2.608     7.282    design_2_i/SPI_ip_0/inst/u_clkdiv4/SR[0]
    SLICE_X51Y71         FDCE                                         f  design_2_i/SPI_ip_0/inst/u_clkdiv4/Q_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.213ns (58.153%)  route 0.153ns (41.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.555     0.891    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=2, routed)           0.153     1.208    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[12]
    SLICE_X49Y92         LUT3 (Prop_lut3_I0_O)        0.049     1.257 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.257    design_2_i/SPI_ip_0/inst/shift_reg[12]
    SLICE_X49Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.602%)  route 0.213ns (53.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.556     0.892    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y93         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q
                         net (fo=2, routed)           0.213     1.246    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[3]
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.291 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.291    design_2_i/SPI_ip_0/inst/shift_reg[3]
    SLICE_X48Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.669%)  route 0.221ns (54.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.556     0.892    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y93         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.221     1.254    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X48Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.299 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.299    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_29
    SLICE_X48Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.184ns (44.466%)  route 0.230ns (55.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.555     0.891    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=2, routed)           0.230     1.261    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[0]
    SLICE_X48Y92         LUT3 (Prop_lut3_I0_O)        0.043     1.304 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.304    design_2_i/SPI_ip_0/inst/shift_reg[16]
    SLICE_X48Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.209ns (48.053%)  route 0.226ns (51.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.555     0.891    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q
                         net (fo=2, routed)           0.226     1.281    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[13]
    SLICE_X48Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.326 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.326    design_2_i/SPI_ip_0/inst/shift_reg[13]
    SLICE_X48Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.226ns (51.430%)  route 0.213ns (48.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.555     0.891    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=2, routed)           0.213     1.232    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[4]
    SLICE_X48Y92         LUT3 (Prop_lut3_I0_O)        0.098     1.330 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.330    design_2_i/SPI_ip_0/inst/shift_reg[20]
    SLICE_X48Y92         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.264%)  route 0.254ns (57.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.556     0.892    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y93         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=2, routed)           0.254     1.287    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[1]
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.332 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.332    design_2_i/SPI_ip_0/inst/shift_reg[1]
    SLICE_X48Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/read_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.186ns (40.821%)  route 0.270ns (59.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.554     0.890    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X49Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           0.270     1.300    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/DATA_WORD_0[1]
    SLICE_X50Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.345 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.345    design_2_i/SPI_ip_0/inst/p_0_in__0[3]
    SLICE_X50Y95         FDCE                                         r  design_2_i/SPI_ip_0/inst/read_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.230ns (50.663%)  route 0.224ns (49.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.556     0.892    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y93         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           0.224     1.244    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[6]
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.102     1.346 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.346    design_2_i/SPI_ip_0/inst/shift_reg[6]
    SLICE_X48Y93         FDCE                                         r  design_2_i/SPI_ip_0/inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI_ip_0/inst/read_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.186ns (40.465%)  route 0.274ns (59.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.554     0.890    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X49Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           0.274     1.304    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/DATA_WORD_0[1]
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.349 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_2_i/SPI_ip_0/inst/p_0_in__0[2]
    SLICE_X50Y95         FDCE                                         r  design_2_i/SPI_ip_0/inst/read_count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out5_design_2_clk_wiz_0_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                            (clock source 'clk_out5_design_2_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.256ns  (logic 3.081ns (25.135%)  route 9.175ns (74.865%))
  Logic Levels:           3  (BUFGCTRL=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806    81.806    design_2_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    78.013 f  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    79.902    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    80.003 f  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         2.302    82.305    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/txclk
    SLICE_X49Y87         LUT4 (Prop_lut4_I3_O)        0.152    82.457 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_P_INST_0/O
                         net (fo=1, routed)           4.985    87.441    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         2.828    90.269 f  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000    90.269    MCK_P
    C15                                                               f  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                            (clock source 'clk_out5_design_2_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.864ns  (logic 2.854ns (24.059%)  route 9.010ns (75.942%))
  Logic Levels:           3  (BUFGCTRL=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806    81.806    design_2_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    78.013 f  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    79.902    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    80.003 f  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         2.302    82.305    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/txclk
    SLICE_X49Y87         LUT4 (Prop_lut4_I0_O)        0.124    82.429 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_N_INST_0/O
                         net (fo=1, routed)           4.819    87.248    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         2.629    89.877 r  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000    89.877    MCK_N
    B15                                                               r  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LED7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.177ns  (logic 4.330ns (38.741%)  route 6.847ns (61.259%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.730     1.733    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y39         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y39         FDCE (Prop_fdce_C_Q)         0.456     2.189 r  design_2_i/led_driver_0/inst/macro_count_reg[24]/Q
                         net (fo=2, routed)           0.683     2.872    design_2_i/led_driver_0/inst/macro_count_reg[24]
    SLICE_X76Y39         LUT4 (Prop_lut4_I3_O)        0.124     2.996 r  design_2_i/led_driver_0/inst/led0_INST_0_i_8/O
                         net (fo=1, routed)           1.082     4.078    design_2_i/led_driver_0/inst/led0_INST_0_i_8_n_0
    SLICE_X76Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.202 r  design_2_i/led_driver_0/inst/led0_INST_0_i_4/O
                         net (fo=6, routed)           1.032     5.234    design_2_i/led_driver_0/inst/led0_INST_0_i_4_n_0
    SLICE_X76Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.358 r  design_2_i/led_driver_0/inst/led5_INST_0/O
                         net (fo=1, routed)           4.050     9.408    LED7_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.502    12.910 r  LED7_OBUF_inst/O
                         net (fo=0)                   0.000    12.910    LED7
    U14                                                               r  LED7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            DSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.141ns  (logic 3.330ns (29.889%)  route 7.811ns (70.111%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.666     1.669    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X47Y47         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[0]/Q
                         net (fo=8, routed)           1.367     3.492    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg_n_0_[0]
    SLICE_X48Y62         LUT6 (Prop_lut6_I3_O)        0.124     3.616 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_1/O
                         net (fo=8, routed)           1.260     4.876    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_last0__4
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.124     5.000 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0/O
                         net (fo=1, routed)           5.184    10.184    DSYNC_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626    12.810 r  DSYNC_OBUF_inst/O
                         net (fo=0)                   0.000    12.810    DSYNC
    A18                                                               r  DSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.294ns  (logic 4.359ns (42.348%)  route 5.934ns (57.652%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.727     1.730    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y36         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y36         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  design_2_i/led_driver_0/inst/macro_count_reg[12]/Q
                         net (fo=2, routed)           0.683     2.869    design_2_i/led_driver_0/inst/macro_count_reg[12]
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.124     2.993 r  design_2_i/led_driver_0/inst/led0_INST_0_i_6/O
                         net (fo=1, routed)           0.815     3.808    design_2_i/led_driver_0/inst/led0_INST_0_i_6_n_0
    SLICE_X76Y35         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  design_2_i/led_driver_0/inst/led0_INST_0_i_3/O
                         net (fo=6, routed)           1.349     5.282    design_2_i/led_driver_0/inst/led0_INST_0_i_3_n_0
    SLICE_X76Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.406 r  design_2_i/led_driver_0/inst/led0_INST_0/O
                         net (fo=1, routed)           3.087     8.492    LED2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531    12.024 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    12.024    LED2
    U22                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LED5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.197ns  (logic 4.359ns (42.747%)  route 5.838ns (57.253%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.730     1.733    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y39         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y39         FDCE (Prop_fdce_C_Q)         0.456     2.189 r  design_2_i/led_driver_0/inst/macro_count_reg[24]/Q
                         net (fo=2, routed)           0.683     2.872    design_2_i/led_driver_0/inst/macro_count_reg[24]
    SLICE_X76Y39         LUT4 (Prop_lut4_I3_O)        0.124     2.996 r  design_2_i/led_driver_0/inst/led0_INST_0_i_8/O
                         net (fo=1, routed)           1.082     4.078    design_2_i/led_driver_0/inst/led0_INST_0_i_8_n_0
    SLICE_X76Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.202 r  design_2_i/led_driver_0/inst/led0_INST_0_i_4/O
                         net (fo=6, routed)           0.990     5.193    design_2_i/led_driver_0/inst/led0_INST_0_i_4_n_0
    SLICE_X76Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.317 r  design_2_i/led_driver_0/inst/led3_INST_0/O
                         net (fo=1, routed)           3.083     8.399    LED5_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.531    11.930 r  LED5_OBUF_inst/O
                         net (fo=0)                   0.000    11.930    LED5
    W22                                                               r  LED5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.166ns  (logic 4.358ns (42.865%)  route 5.809ns (57.135%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.727     1.730    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y36         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y36         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  design_2_i/led_driver_0/inst/macro_count_reg[12]/Q
                         net (fo=2, routed)           0.683     2.869    design_2_i/led_driver_0/inst/macro_count_reg[12]
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.124     2.993 r  design_2_i/led_driver_0/inst/led0_INST_0_i_6/O
                         net (fo=1, routed)           0.815     3.808    design_2_i/led_driver_0/inst/led0_INST_0_i_6_n_0
    SLICE_X76Y35         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  design_2_i/led_driver_0/inst/led0_INST_0_i_3/O
                         net (fo=6, routed)           1.342     5.275    design_2_i/led_driver_0/inst/led0_INST_0_i_3_n_0
    SLICE_X76Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.399 r  design_2_i/led_driver_0/inst/led1_INST_0/O
                         net (fo=1, routed)           2.968     8.367    LED3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.530    11.896 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000    11.896    LED3
    U21                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.985ns  (logic 4.365ns (43.714%)  route 5.620ns (56.286%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.727     1.730    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y36         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y36         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  design_2_i/led_driver_0/inst/macro_count_reg[12]/Q
                         net (fo=2, routed)           0.683     2.869    design_2_i/led_driver_0/inst/macro_count_reg[12]
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.124     2.993 r  design_2_i/led_driver_0/inst/led0_INST_0_i_6/O
                         net (fo=1, routed)           0.815     3.808    design_2_i/led_driver_0/inst/led0_INST_0_i_6_n_0
    SLICE_X76Y35         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  design_2_i/led_driver_0/inst/led0_INST_0_i_3/O
                         net (fo=6, routed)           1.177     5.109    design_2_i/led_driver_0/inst/led0_INST_0_i_3_n_0
    SLICE_X76Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.233 r  design_2_i/led_driver_0/inst/led2_INST_0/O
                         net (fo=1, routed)           2.945     8.178    LED4_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.537    11.715 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000    11.715    LED4
    V22                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LED6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.872ns  (logic 4.340ns (43.967%)  route 5.531ns (56.033%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.727     1.730    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y36         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y36         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  design_2_i/led_driver_0/inst/macro_count_reg[12]/Q
                         net (fo=2, routed)           0.683     2.869    design_2_i/led_driver_0/inst/macro_count_reg[12]
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.124     2.993 r  design_2_i/led_driver_0/inst/led0_INST_0_i_6/O
                         net (fo=1, routed)           0.815     3.808    design_2_i/led_driver_0/inst/led0_INST_0_i_6_n_0
    SLICE_X76Y35         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  design_2_i/led_driver_0/inst/led0_INST_0_i_3/O
                         net (fo=6, routed)           1.170     5.103    design_2_i/led_driver_0/inst/led0_INST_0_i_3_n_0
    SLICE_X76Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.227 r  design_2_i/led_driver_0/inst/led4_INST_0/O
                         net (fo=1, routed)           2.863     8.089    LED6_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.512    11.602 r  LED6_OBUF_inst/O
                         net (fo=0)                   0.000    11.602    LED6
    U19                                                               r  LED6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            DTX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.501ns  (logic 3.230ns (34.001%)  route 6.270ns (65.999%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     1.806    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.793    -1.987 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.889    -0.098    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.654     1.657    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X44Y55         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDCE (Prop_fdce_C_Q)         0.456     2.113 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[47]/Q
                         net (fo=2, routed)           1.852     3.965    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/Q[0]
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.089 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DTX_INST_0/O
                         net (fo=1, routed)           4.419     8.507    DTX_OBUF
    E20                  OBUF (Prop_obuf_I_O)         2.650    11.158 r  DTX_OBUF_inst/O
                         net (fo=0)                   0.000    11.158    DTX
    E20                                                               r  DTX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LED6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.399ns (58.251%)  route 1.003ns (41.749%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.585     0.587    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y40         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y40         FDCE (Prop_fdce_C_Q)         0.141     0.728 f  design_2_i/led_driver_0/inst/macro_count_reg[31]/Q
                         net (fo=5, routed)           0.107     0.835    design_2_i/led_driver_0/inst/macro_count_reg[31]
    SLICE_X76Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.880 r  design_2_i/led_driver_0/inst/led4_INST_0/O
                         net (fo=1, routed)           0.896     1.776    LED6_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.213     2.989 r  LED6_OBUF_inst/O
                         net (fo=0)                   0.000     2.989    LED6
    U19                                                               r  LED6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.417ns (56.395%)  route 1.095ns (43.605%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.585     0.587    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y40         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y40         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  design_2_i/led_driver_0/inst/macro_count_reg[28]/Q
                         net (fo=7, routed)           0.145     0.873    design_2_i/led_driver_0/inst/macro_count_reg[28]
    SLICE_X76Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.918 r  design_2_i/led_driver_0/inst/led1_INST_0/O
                         net (fo=1, routed)           0.950     1.868    LED3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.099 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000     3.099    LED3
    U21                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.424ns (55.497%)  route 1.142ns (44.503%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.585     0.587    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y40         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y40         FDCE (Prop_fdce_C_Q)         0.141     0.728 f  design_2_i/led_driver_0/inst/macro_count_reg[30]/Q
                         net (fo=6, routed)           0.179     0.907    design_2_i/led_driver_0/inst/macro_count_reg[30]
    SLICE_X76Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.952 r  design_2_i/led_driver_0/inst/led2_INST_0/O
                         net (fo=1, routed)           0.963     1.914    LED4_OBUF
    V22                  OBUF (Prop_obuf_I_O)         1.238     3.152 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000     3.152    LED4
    V22                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.418ns (55.047%)  route 1.158ns (44.953%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.585     0.587    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y40         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y40         FDCE (Prop_fdce_C_Q)         0.141     0.728 f  design_2_i/led_driver_0/inst/macro_count_reg[28]/Q
                         net (fo=7, routed)           0.144     0.872    design_2_i/led_driver_0/inst/macro_count_reg[28]
    SLICE_X76Y40         LUT6 (Prop_lut6_I1_O)        0.045     0.917 r  design_2_i/led_driver_0/inst/led0_INST_0/O
                         net (fo=1, routed)           1.014     1.931    LED2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         1.232     3.163 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     3.163    LED2
    U22                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LED5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.418ns (54.815%)  route 1.169ns (45.185%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.585     0.587    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y40         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y40         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  design_2_i/led_driver_0/inst/macro_count_reg[28]/Q
                         net (fo=7, routed)           0.160     0.888    design_2_i/led_driver_0/inst/macro_count_reg[28]
    SLICE_X76Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.933 r  design_2_i/led_driver_0/inst/led3_INST_0/O
                         net (fo=1, routed)           1.009     1.941    LED5_OBUF
    W22                  OBUF (Prop_obuf_I_O)         1.232     3.173 r  LED5_OBUF_inst/O
                         net (fo=0)                   0.000     3.173    LED5
    W22                                                               r  LED5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/led_driver_0/inst/macro_count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LED7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.990ns  (logic 1.389ns (46.458%)  route 1.601ns (53.542%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.585     0.587    design_2_i/led_driver_0/inst/clk
    SLICE_X77Y40         FDCE                                         r  design_2_i/led_driver_0/inst/macro_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y40         FDCE (Prop_fdce_C_Q)         0.141     0.728 f  design_2_i/led_driver_0/inst/macro_count_reg[29]/Q
                         net (fo=5, routed)           0.154     0.881    design_2_i/led_driver_0/inst/macro_count_reg[29]
    SLICE_X76Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.926 r  design_2_i/led_driver_0/inst/led5_INST_0/O
                         net (fo=1, routed)           1.447     2.374    LED7_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.203     3.577 r  LED7_OBUF_inst/O
                         net (fo=0)                   0.000     3.577    LED7
    U14                                                               r  LED7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.123ns  (logic 1.356ns (43.405%)  route 1.768ns (56.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.552     0.554    design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/txclk
    SLICE_X35Y27         FDCE                                         r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/q_afull_reg/Q
                         net (fo=56, routed)          1.768     2.462    LED1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.677 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     3.677    LED1
    T21                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                            (clock source 'clk_out5_design_2_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.411ns  (logic 1.217ns (27.591%)  route 3.194ns (72.409%))
  Logic Levels:           3  (BUFGCTRL=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.775     0.777    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/txclk
    SLICE_X49Y87         LUT4 (Prop_lut4_I0_O)        0.045     0.822 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_N_INST_0/O
                         net (fo=1, routed)           1.890     2.712    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.146     3.858 f  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000     3.858    MCK_N
    B15                                                               f  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                            (clock source 'clk_out5_design_2_clk_wiz_0_0'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.532ns  (logic 1.274ns (28.117%)  route 3.258ns (71.883%))
  Logic Levels:           3  (BUFGCTRL=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.775     0.777    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/txclk
    SLICE_X49Y87         LUT4 (Prop_lut4_I3_O)        0.044     0.821 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_P_INST_0/O
                         net (fo=1, routed)           1.954     2.775    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.204     3.979 r  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000     3.979    MCK_P
    C15                                                               r  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            DTX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.661ns  (logic 1.353ns (36.959%)  route 2.308ns (63.041%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.553     0.555    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X48Y63         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=8, routed)           0.612     1.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.353 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DTX_INST_0/O
                         net (fo=1, routed)           1.696     3.048    DTX_OBUF
    E20                  OBUF (Prop_obuf_I_O)         1.167     4.215 r  DTX_OBUF_inst/O
                         net (fo=0)                   0.000     4.215    DTX
    E20                                                               r  DTX (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_2_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_2_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_2_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.806     6.806    design_2_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793     3.013 f  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889     4.902    design_2_i/clk_wiz_0/inst/clkfbout_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.003 f  design_2_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.803     6.806    design_2_i/clk_wiz_0/inst/clkfbout_buf_design_2_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_2_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.597     0.597    design_2_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.553 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.024    design_2_i/clk_wiz_0/inst/clkfbout_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_2_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.597    design_2_i/clk_wiz_0/inst/clkfbout_buf_design_2_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.662ns  (logic 0.715ns (43.026%)  route 0.947ns (56.974%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[7]/C
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[7]/Q
                         net (fo=2, routed)           0.947     1.366    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[7]
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.296     1.662 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.662    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X46Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.477     2.656    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.613ns  (logic 0.580ns (35.960%)  route 1.033ns (64.040%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[12]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[12]/Q
                         net (fo=2, routed)           1.033     1.489    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[12]
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.613 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.613    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X47Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.477     2.656    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.584ns  (logic 0.580ns (36.613%)  route 1.004ns (63.387%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[4]/C
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[4]/Q
                         net (fo=2, routed)           1.004     1.460    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[4]
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.584    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.476     2.655    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.577ns  (logic 0.580ns (36.776%)  route 0.997ns (63.224%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[5]/C
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[5]/Q
                         net (fo=2, routed)           0.997     1.453    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[5]
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124     1.577 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.577    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.476     2.655    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.548ns  (logic 0.580ns (37.456%)  route 0.968ns (62.544%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/C
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[1]/Q
                         net (fo=2, routed)           0.968     1.424    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[1]
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.548 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.548    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X47Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.477     2.656    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.534ns  (logic 0.716ns (46.690%)  route 0.818ns (53.310%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[8]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[8]/Q
                         net (fo=2, routed)           0.818     1.237    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[8]
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.297     1.534 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     1.534    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X45Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.477     2.656    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X45Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.526ns  (logic 0.580ns (37.997%)  route 0.946ns (62.003%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/Q
                         net (fo=2, routed)           0.946     1.402    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[0]
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.526 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.526    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X47Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.477     2.656    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.447ns  (logic 0.580ns (40.096%)  route 0.867ns (59.904%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/Q
                         net (fo=2, routed)           0.867     1.323    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[10]
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.447 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.447    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X45Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.477     2.656    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X45Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.408ns  (logic 0.580ns (41.205%)  route 0.828ns (58.795%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/Q
                         net (fo=2, routed)           0.828     1.284    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[13]
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.408 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     1.408    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X47Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.477     2.656    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.360ns  (logic 0.715ns (52.576%)  route 0.645ns (47.424%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.645     1.064    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[15]
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.360 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.360    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X45Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.477     2.656    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X45Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[2]/C
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[2]/Q
                         net (fo=2, routed)           0.109     0.250    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[2]
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.295 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.295    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.498%)  route 0.149ns (44.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[3]/C
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[3]/Q
                         net (fo=2, routed)           0.149     0.290    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[3]
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.335 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.335    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.227ns (65.057%)  route 0.122ns (34.943%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[14]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[14]/Q
                         net (fo=2, routed)           0.122     0.250    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[14]
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.099     0.349 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     0.349    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X45Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X45Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.324%)  route 0.169ns (47.676%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[11]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[11]/Q
                         net (fo=2, routed)           0.169     0.310    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[11]
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     0.355    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X46Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.227ns (63.531%)  route 0.130ns (36.469%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[6]/C
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[6]/Q
                         net (fo=2, routed)           0.130     0.258    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[6]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.099     0.357 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.357    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X48Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X48Y90         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.226ns (57.043%)  route 0.170ns (42.957%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[9]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[9]/Q
                         net (fo=2, routed)           0.170     0.298    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[9]
    SLICE_X46Y91         LUT6 (Prop_lut6_I0_O)        0.098     0.396 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.396    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X46Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y91         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.226ns (51.025%)  route 0.217ns (48.975%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.217     0.345    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[15]
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.098     0.443 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     0.443    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X45Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X45Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.206%)  route 0.277ns (59.794%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[13]/Q
                         net (fo=2, routed)           0.277     0.418    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[13]
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.045     0.463 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.463    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X47Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.789%)  route 0.294ns (61.211%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/C
    SLICE_X45Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[10]/Q
                         net (fo=2, routed)           0.294     0.435    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[10]
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.045     0.480 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.480    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X45Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X45Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C

Slack:                    inf
  Source:                 design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.297%)  route 0.326ns (63.703%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE                         0.000     0.000 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/C
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/SPI_ip_0/inst/spi_rdata_reg[0]/Q
                         net (fo=2, routed)           0.326     0.467    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[0]
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.045     0.512 r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.512    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X47Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.823     1.189    design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y92         FDRE                                         r  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out5_design_2_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DRX
                            (input port)
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 1.116ns (23.650%)  route 3.602ns (76.350%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  DRX (IN)
                         net (fo=0)                   0.000     0.000    DRX
    E19                  IBUF (Prop_ibuf_I_O)         0.992     0.992 r  DRX_IBUF_inst/O
                         net (fo=1, routed)           3.602     4.594    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/DRX
    SLICE_X43Y84         LUT6 (Prop_lut6_I5_O)        0.124     4.718 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/serial_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.718    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/D[0]
    SLICE_X43Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        1.612     1.612    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.425    -1.813 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.725    -0.088    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.003 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         1.476     1.479    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DRX
                            (input port)
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_2_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.265ns (13.571%)  route 1.690ns (86.429%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  DRX (IN)
                         net (fo=0)                   0.000     0.000    DRX
    E19                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  DRX_IBUF_inst/O
                         net (fo=1, routed)           1.690     1.911    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/DRX
    SLICE_X43Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.956 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/serial_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.956    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/D[0]
    SLICE_X43Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9897, routed)        0.864     0.864    design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    -0.603 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.576    -0.027    design_2_i/clk_wiz_0/inst/clk_out5_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.002 r  design_2_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=594, routed)         0.820     0.822    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X43Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[0]/C





