

================================================================
== Synthesis Summary Report of 'pl_vecadd'
================================================================
+ General Information: 
    * Date:           Sun Nov  3 17:13:12 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        Lab1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |       Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |       & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ pl_vecadd         |     -|  0.00|     1045|  1.045e+04|         -|     1046|     -|        no|  12 (4%)|  2 (~0%)|  3684 (1%)|  3004 (2%)|    -|
    | o VITIS_LOOP_14_1  |     -|  7.30|     1042|  1.042e+04|        20|        1|  1024|       yes|        -|        -|          -|          -|    -|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_data0 | 32 -> 32   | 64            | 0       | slave  | 1        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_data1 | 32 -> 32   | 64            | 0       | slave  | 1        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_data2 | 32 -> 32   | 64            | 0       | slave  | 1        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_ctrl | 32         | 6             | 16     | 1        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_ctrl | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_ctrl | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_ctrl | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_ctrl | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_ctrl | a_1      | 0x10   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_ctrl | a_2      | 0x14   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_ctrl | b_1      | 0x1c   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_ctrl | b_2      | 0x20   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_ctrl | c_1      | 0x28   | 32    | W      | Data signal of c                 |                                                                      |
| s_axi_ctrl | c_2      | 0x2c   | 32    | W      | Data signal of c                 |                                                                      |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | float*   |
| b        | in        | float*   |
| c        | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+----------+-------------------------------+
| Argument | HW Interface | HW Type   | HW Usage | HW Info                       |
+----------+--------------+-----------+----------+-------------------------------+
| a        | m_axi_data0  | interface |          |                               |
| a        | s_axi_ctrl   | register  | offset   | name=a_1 offset=0x10 range=32 |
| a        | s_axi_ctrl   | register  | offset   | name=a_2 offset=0x14 range=32 |
| b        | m_axi_data1  | interface |          |                               |
| b        | s_axi_ctrl   | register  | offset   | name=b_1 offset=0x1c range=32 |
| b        | s_axi_ctrl   | register  | offset   | name=b_2 offset=0x20 range=32 |
| c        | m_axi_data2  | interface |          |                               |
| c        | s_axi_ctrl   | register  | offset   | name=c_1 offset=0x28 range=32 |
| c        | s_axi_ctrl   | register  | offset   | name=c_2 offset=0x2c range=32 |
+----------+--------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+---------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location       |
+--------------+-----------+--------+-------+-----------------+---------------------+
| m_axi_data0  | read      | 1024   | 32    | VITIS_LOOP_14_1 | pl_vecadd.cpp:14:19 |
| m_axi_data1  | read      | 1024   | 32    | VITIS_LOOP_14_1 | pl_vecadd.cpp:14:19 |
| m_axi_data2  | write     | 1024   | 32    | VITIS_LOOP_14_1 | pl_vecadd.cpp:14:19 |
+--------------+-----------+--------+-------+-----------------+---------------------+

* All M_AXI Variable Accesses
+--------------+----------+---------------------+-----------+--------------+--------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location     | Direction | Burst Status | Length | Loop            | Loop Location       | Resolution | Problem                                                                                                 |
+--------------+----------+---------------------+-----------+--------------+--------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_data0  | a        | pl_vecadd.cpp:17:9  | read      | Widen Fail   |        | VITIS_LOOP_14_1 | pl_vecadd.cpp:14:19 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_data0  | a        | pl_vecadd.cpp:17:9  | read      | Inferred     | 1024   | VITIS_LOOP_14_1 | pl_vecadd.cpp:14:19 |            |                                                                                                         |
| m_axi_data1  | b        | pl_vecadd.cpp:17:16 | read      | Widen Fail   |        | VITIS_LOOP_14_1 | pl_vecadd.cpp:14:19 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_data1  | b        | pl_vecadd.cpp:17:16 | read      | Inferred     | 1024   | VITIS_LOOP_14_1 | pl_vecadd.cpp:14:19 |            |                                                                                                         |
| m_axi_data2  | c        | pl_vecadd.cpp:17:7  | write     | Widen Fail   |        | VITIS_LOOP_14_1 | pl_vecadd.cpp:14:19 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_data2  | c        | pl_vecadd.cpp:17:7  | write     | Inferred     | 1024   | VITIS_LOOP_14_1 | pl_vecadd.cpp:14:19 |            |                                                                                                         |
+--------------+----------+---------------------+-----------+--------------+--------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                | DSP | Pragma | Variable | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+----------+------+---------+---------+
| + pl_vecadd                         | 2   |        |          |      |         |         |
|   add_ln14_fu_191_p2                | -   |        | add_ln14 | add  | fabric  | 0       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U1 | 2   |        | add      | fadd | fulldsp | 3       |
+-------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------+---------------------------------------+
| Type      | Options                                    | Location                              |
+-----------+--------------------------------------------+---------------------------------------+
| interface | m_axi port=a offset=slave bundle=data0     | pl_vecadd.cpp:7 in pl_vecadd, a       |
| interface | s_axilite register port=a bundle=ctrl      | pl_vecadd.cpp:8 in pl_vecadd, a       |
| interface | m_axi port=b offset=slave bundle=data1     | pl_vecadd.cpp:9 in pl_vecadd, b       |
| interface | s_axilite register port=b bundle=ctrl      | pl_vecadd.cpp:10 in pl_vecadd, b      |
| interface | m_axi port=c offset=slave bundle=data2     | pl_vecadd.cpp:11 in pl_vecadd, c      |
| interface | s_axilite register port=c bundle=ctrl      | pl_vecadd.cpp:12 in pl_vecadd, c      |
| interface | s_axilite register port=return bundle=ctrl | pl_vecadd.cpp:13 in pl_vecadd, return |
| pipeline  |                                            | pl_vecadd.cpp:16 in pl_vecadd         |
+-----------+--------------------------------------------+---------------------------------------+


