INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.srcs/sources_1/new/add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-311] analyzing module sel_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2458] undeclared symbol w_sum, assumed default net type wire [D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.srcs/sources_1/new/adder.v:105]
INFO: [VRFC 10-2458] undeclared symbol w_carry1, assumed default net type wire [D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.srcs/sources_1/new/adder.v:106]
INFO: [VRFC 10-2458] undeclared symbol w_carry2, assumed default net type wire [D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.srcs/sources_1/new/adder.v:113]
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.srcs/sim_1/new/tb_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_add_sub
