Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jan  7 01:42:59 2024
| Host         : DESKTOP-H9C91L2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_layer_timing_summary_routed.rpt -pb top_layer_timing_summary_routed.pb -rpx top_layer_timing_summary_routed.rpx -warn_on_violation
| Design       : top_layer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                45          
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.121        0.000                      0               113829        0.014        0.000                      0               113829        4.020        0.000                       0                 68381  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.121        0.000                      0               113829        0.014        0.000                      0               113829        4.020        0.000                       0                 68381  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 rm/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_3/tc/res_reg[rayd_x][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.593ns  (logic 0.456ns (4.753%)  route 9.137ns (95.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.808     5.411    rm/ss/msdi_3/tc/tc/sc2/clk_IBUF_BUFG
    SLICE_X35Y197        FDRE                                         r  rm/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y197        FDRE (Prop_fdre_C_Q)         0.456     5.867 r  rm/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[23]/Q
                         net (fo=1198, routed)        9.137    15.004    rm/ss/msdi_3/tc/valid1
    SLICE_X74Y2          FDRE                                         r  rm/ss/msdi_3/tc/res_reg[rayd_x][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.727    15.149    rm/ss/msdi_3/tc/clk_IBUF_BUFG
    SLICE_X74Y2          FDRE                                         r  rm/ss/msdi_3/tc/res_reg[rayd_x][15]/C
                         clock pessimism              0.180    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X74Y2          FDRE (Setup_fdre_C_CE)      -0.169    15.125    rm/ss/msdi_3/tc/res_reg[rayd_x][15]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -15.004    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 rm/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_3/tc/res_reg[rayd_x][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.593ns  (logic 0.456ns (4.753%)  route 9.137ns (95.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.808     5.411    rm/ss/msdi_3/tc/tc/sc2/clk_IBUF_BUFG
    SLICE_X35Y197        FDRE                                         r  rm/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y197        FDRE (Prop_fdre_C_Q)         0.456     5.867 r  rm/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[23]/Q
                         net (fo=1198, routed)        9.137    15.004    rm/ss/msdi_3/tc/valid1
    SLICE_X74Y2          FDRE                                         r  rm/ss/msdi_3/tc/res_reg[rayd_x][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.727    15.149    rm/ss/msdi_3/tc/clk_IBUF_BUFG
    SLICE_X74Y2          FDRE                                         r  rm/ss/msdi_3/tc/res_reg[rayd_x][8]/C
                         clock pessimism              0.180    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X74Y2          FDRE (Setup_fdre_C_CE)      -0.169    15.125    rm/ss/msdi_3/tc/res_reg[rayd_x][8]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -15.004    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 rm/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_3/tc/res_reg[rayd_x][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 0.456ns (4.754%)  route 9.136ns (95.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.808     5.411    rm/ss/msdi_3/tc/tc/sc2/clk_IBUF_BUFG
    SLICE_X35Y197        FDRE                                         r  rm/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y197        FDRE (Prop_fdre_C_Q)         0.456     5.867 r  rm/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[23]/Q
                         net (fo=1198, routed)        9.136    15.003    rm/ss/msdi_3/tc/valid1
    SLICE_X74Y0          FDRE                                         r  rm/ss/msdi_3/tc/res_reg[rayd_x][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.727    15.149    rm/ss/msdi_3/tc/clk_IBUF_BUFG
    SLICE_X74Y0          FDRE                                         r  rm/ss/msdi_3/tc/res_reg[rayd_x][4]/C
                         clock pessimism              0.180    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X74Y0          FDRE (Setup_fdre_C_CE)      -0.169    15.125    rm/ss/msdi_3/tc/res_reg[rayd_x][4]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -15.003    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 rm/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_3/tc/res_reg[rayd_y][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 0.456ns (4.754%)  route 9.136ns (95.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.808     5.411    rm/ss/msdi_3/tc/tc/sc2/clk_IBUF_BUFG
    SLICE_X35Y197        FDRE                                         r  rm/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y197        FDRE (Prop_fdre_C_Q)         0.456     5.867 r  rm/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[23]/Q
                         net (fo=1198, routed)        9.136    15.003    rm/ss/msdi_3/tc/valid1
    SLICE_X74Y0          FDRE                                         r  rm/ss/msdi_3/tc/res_reg[rayd_y][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.727    15.149    rm/ss/msdi_3/tc/clk_IBUF_BUFG
    SLICE_X74Y0          FDRE                                         r  rm/ss/msdi_3/tc/res_reg[rayd_y][10]/C
                         clock pessimism              0.180    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X74Y0          FDRE (Setup_fdre_C_CE)      -0.169    15.125    rm/ss/msdi_3/tc/res_reg[rayd_y][10]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -15.003    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 rm/ss/msdi_1/tc/tc/sc2/out_valid_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_1/tc/res_reg[rayd_x][20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 0.419ns (4.436%)  route 9.026ns (95.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.711     5.313    rm/ss/msdi_1/tc/tc/sc2/clk_IBUF_BUFG
    SLICE_X89Y113        FDRE                                         r  rm/ss/msdi_1/tc/tc/sc2/out_valid_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDRE (Prop_fdre_C_Q)         0.419     5.732 r  rm/ss/msdi_1/tc/tc/sc2/out_valid_reg_reg[23]/Q
                         net (fo=1195, routed)        9.026    14.758    rm/ss/msdi_1/tc/valid1
    SLICE_X54Y17         FDRE                                         r  rm/ss/msdi_1/tc/res_reg[rayd_x][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.661    15.083    rm/ss/msdi_1/tc/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  rm/ss/msdi_1/tc/res_reg[rayd_x][20]/C
                         clock pessimism              0.180    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X54Y17         FDRE (Setup_fdre_C_CE)      -0.344    14.884    rm/ss/msdi_1/tc/res_reg[rayd_x][20]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -14.758    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 rm/ss/msdi_1/tc/tc/sc2/out_valid_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_1/tc/res_reg[rayd_y][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 0.419ns (4.436%)  route 9.026ns (95.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.711     5.313    rm/ss/msdi_1/tc/tc/sc2/clk_IBUF_BUFG
    SLICE_X89Y113        FDRE                                         r  rm/ss/msdi_1/tc/tc/sc2/out_valid_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDRE (Prop_fdre_C_Q)         0.419     5.732 r  rm/ss/msdi_1/tc/tc/sc2/out_valid_reg_reg[23]/Q
                         net (fo=1195, routed)        9.026    14.758    rm/ss/msdi_1/tc/valid1
    SLICE_X54Y17         FDRE                                         r  rm/ss/msdi_1/tc/res_reg[rayd_y][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.661    15.083    rm/ss/msdi_1/tc/clk_IBUF_BUFG
    SLICE_X54Y17         FDRE                                         r  rm/ss/msdi_1/tc/res_reg[rayd_y][0]/C
                         clock pessimism              0.180    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X54Y17         FDRE (Setup_fdre_C_CE)      -0.344    14.884    rm/ss/msdi_1/tc/res_reg[rayd_y][0]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -14.758    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 rm/ss/ld/m3/out_valid_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/res_reg[27][rayd_y][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 0.456ns (4.787%)  route 9.069ns (95.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.794     5.397    rm/ss/ld/m3/clk_IBUF_BUFG
    SLICE_X51Y164        FDRE                                         r  rm/ss/ld/m3/out_valid_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y164        FDRE (Prop_fdre_C_Q)         0.456     5.853 r  rm/ss/ld/m3/out_valid_reg_reg[9]/Q
                         net (fo=447, routed)         9.069    14.922    rm/ss/valid[0]
    SLICE_X9Y15          FDRE                                         r  rm/ss/res_reg[27][rayd_y][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.686    15.108    rm/ss/clk_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  rm/ss/res_reg[27][rayd_y][13]/C
                         clock pessimism              0.180    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X9Y15          FDRE (Setup_fdre_C_CE)      -0.205    15.048    rm/ss/res_reg[27][rayd_y][13]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -14.922    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 rm/ss/ld/m1/out_valid_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/ld/m3/prod_reg_reg[0][30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.502ns  (logic 0.456ns (4.799%)  route 9.046ns (95.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.805     5.408    rm/ss/ld/m1/clk_IBUF_BUFG
    SLICE_X33Y162        FDRE                                         r  rm/ss/ld/m1/out_valid_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDRE (Prop_fdre_C_Q)         0.456     5.864 r  rm/ss/ld/m1/out_valid_reg_reg[9]/Q
                         net (fo=811, routed)         9.046    14.910    rm/ss/ld/m3/valid3
    SLICE_X35Y16         FDRE                                         r  rm/ss/ld/m3/prod_reg_reg[0][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.678    15.100    rm/ss/ld/m3/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  rm/ss/ld/m3/prod_reg_reg[0][30]/C
                         clock pessimism              0.180    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X35Y16         FDRE (Setup_fdre_C_CE)      -0.205    15.040    rm/ss/ld/m3/prod_reg_reg[0][30]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.910    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 rm/ss/ld/m1/out_valid_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/ld/m3/prod_reg_reg[0][46]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.502ns  (logic 0.456ns (4.799%)  route 9.046ns (95.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.805     5.408    rm/ss/ld/m1/clk_IBUF_BUFG
    SLICE_X33Y162        FDRE                                         r  rm/ss/ld/m1/out_valid_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDRE (Prop_fdre_C_Q)         0.456     5.864 r  rm/ss/ld/m1/out_valid_reg_reg[9]/Q
                         net (fo=811, routed)         9.046    14.910    rm/ss/ld/m3/valid3
    SLICE_X35Y16         FDRE                                         r  rm/ss/ld/m3/prod_reg_reg[0][46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.678    15.100    rm/ss/ld/m3/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  rm/ss/ld/m3/prod_reg_reg[0][46]/C
                         clock pessimism              0.180    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X35Y16         FDRE (Setup_fdre_C_CE)      -0.205    15.040    rm/ss/ld/m3/prod_reg_reg[0][46]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.910    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 rm/ss/msdi_4/tc/tc/sc2/out_valid_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_4/tc/res_reg[rayd_x][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 0.419ns (4.518%)  route 8.855ns (95.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.890     5.493    rm/ss/msdi_4/tc/tc/sc2/clk_IBUF_BUFG
    SLICE_X5Y190         FDRE                                         r  rm/ss/msdi_4/tc/tc/sc2/out_valid_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y190         FDRE (Prop_fdre_C_Q)         0.419     5.912 r  rm/ss/msdi_4/tc/tc/sc2/out_valid_reg_reg[23]/Q
                         net (fo=1004, routed)        8.855    14.766    rm/ss/msdi_4/tc/valid1
    SLICE_X66Y11         FDRE                                         r  rm/ss/msdi_4/tc/res_reg[rayd_x][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.674    15.096    rm/ss/msdi_4/tc/clk_IBUF_BUFG
    SLICE_X66Y11         FDRE                                         r  rm/ss/msdi_4/tc/res_reg[rayd_x][15]/C
                         clock pessimism              0.180    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X66Y11         FDRE (Setup_fdre_C_CE)      -0.344    14.897    rm/ss/msdi_4/tc/res_reg[rayd_x][15]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  0.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 rm/ss/msdi_4/tc/tc/sc1/res_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_4/tc/tc/sc1/res_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.929%)  route 0.212ns (60.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.565     1.484    rm/ss/msdi_4/tc/tc/sc1/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  rm/ss/msdi_4/tc/tc/sc1/res_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  rm/ss/msdi_4/tc/tc/sc1/res_reg[0][23]/Q
                         net (fo=1, routed)           0.212     1.837    rm/ss/msdi_4/tc/tc/sc1/res_reg[0]_435[23]
    SLICE_X52Y92         FDRE                                         r  rm/ss/msdi_4/tc/tc/sc1/res_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.833     1.998    rm/ss/msdi_4/tc/tc/sc1/clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  rm/ss/msdi_4/tc/tc/sc1/res_reg[1][23]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.076     1.823    rm/ss/msdi_4/tc/tc/sc1/res_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rm/ss/msdi_5/tc/res_reg[rayd_y][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/res_reg[26][rayd_y][5]_srl27/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.148ns (35.800%)  route 0.265ns (64.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.631     1.551    rm/ss/msdi_5/tc/clk_IBUF_BUFG
    SLICE_X54Y0          FDRE                                         r  rm/ss/msdi_5/tc/res_reg[rayd_y][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDRE (Prop_fdre_C_Q)         0.148     1.699 r  rm/ss/msdi_5/tc/res_reg[rayd_y][5]/Q
                         net (fo=1, routed)           0.265     1.964    rm/ss/msg_out2[rayd_y]_55[5]
    SLICE_X46Y5          SRLC32E                                      r  rm/ss/res_reg[26][rayd_y][5]_srl27/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.907     2.072    rm/ss/clk_IBUF_BUFG
    SLICE_X46Y5          SRLC32E                                      r  rm/ss/res_reg[26][rayd_y][5]_srl27/CLK
                         clock pessimism             -0.254     1.818    
    SLICE_X46Y5          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.948    rm/ss/res_reg[26][rayd_y][5]_srl27
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rm/ss/msdi_3/tp/tp/act2/x_scaled_reg[2][57]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_3/tp/tp/act2/x_scaled_reg[3][57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.251ns (64.739%)  route 0.137ns (35.261%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.571     1.490    rm/ss/msdi_3/tp/tp/act2/clk_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  rm/ss/msdi_3/tp/tp/act2/x_scaled_reg[2][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  rm/ss/msdi_3/tp/tp/act2/x_scaled_reg[2][57]/Q
                         net (fo=2, routed)           0.137     1.768    rm/ss/msdi_3/tp/tp/act2/x_scaled_reg[2]_225[57]
    SLICE_X35Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.813 r  rm/ss/msdi_3/tp/tp/act2/x_scaled[3][59]_i_4/O
                         net (fo=1, routed)           0.000     1.813    rm/ss/msdi_3/tp/tp/act2/x_scaled[3][59]_i_4_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.878 r  rm/ss/msdi_3/tp/tp/act2/x_scaled_reg[3][59]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.878    rm/ss/msdi_3/tp/tp/act2/x_scaled_reg[3][59]_i_1_n_6
    SLICE_X35Y100        FDRE                                         r  rm/ss/msdi_3/tp/tp/act2/x_scaled_reg[3][57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.836     2.001    rm/ss/msdi_3/tp/tp/act2/clk_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  rm/ss/msdi_3/tp/tp/act2/x_scaled_reg[3][57]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    rm/ss/msdi_3/tp/tp/act2/x_scaled_reg[3][57]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rm/ss/msdi_4/tc/tc/sc1/res_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_4/tc/tc/sc1/res_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.035%)  route 0.211ns (59.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.565     1.484    rm/ss/msdi_4/tc/tc/sc1/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  rm/ss/msdi_4/tc/tc/sc1/res_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  rm/ss/msdi_4/tc/tc/sc1/res_reg[0][21]/Q
                         net (fo=1, routed)           0.211     1.837    rm/ss/msdi_4/tc/tc/sc1/res_reg[0]_435[21]
    SLICE_X52Y91         FDRE                                         r  rm/ss/msdi_4/tc/tc/sc1/res_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.833     1.998    rm/ss/msdi_4/tc/tc/sc1/clk_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  rm/ss/msdi_4/tc/tc/sc1/res_reg[1][21]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.071     1.818    rm/ss/msdi_4/tc/tc/sc1/res_reg[1][21]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rm/ss/msdi_5/dr_zr/res_reg[r][61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_5/tc/msg_reg_reg[31][r][61]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.744%)  route 0.239ns (59.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.556     1.475    rm/ss/msdi_5/dr_zr/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  rm/ss/msdi_5/dr_zr/res_reg[r][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  rm/ss/msdi_5/dr_zr/res_reg[r][61]/Q
                         net (fo=1, routed)           0.239     1.878    rm/ss/msdi_5/tc/msg_reg_reg[47][r][64]_srl16_last_0[61]
    SLICE_X50Y105        SRLC32E                                      r  rm/ss/msdi_5/tc/msg_reg_reg[31][r][61]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.829     1.994    rm/ss/msdi_5/tc/clk_IBUF_BUFG
    SLICE_X50Y105        SRLC32E                                      r  rm/ss/msdi_5/tc/msg_reg_reg[31][r][61]_srl32/CLK
                         clock pessimism             -0.250     1.743    
    SLICE_X50Y105        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.858    rm/ss/msdi_5/tc/msg_reg_reg[31][r][61]_srl32
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rm/ss/msdi_2/tc/res_reg[rayd_y][54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_3/tp/msg_reg_reg[27][rayd_y][54]_srl28/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.363%)  route 0.201ns (57.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.627     1.547    rm/ss/msdi_2/tc/clk_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  rm/ss/msdi_2/tc/res_reg[rayd_y][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.148     1.695 r  rm/ss/msdi_2/tc/res_reg[rayd_y][54]/Q
                         net (fo=1, routed)           0.201     1.896    rm/ss/msdi_3/tp/res_reg[rayd_y][64]_1[54]
    SLICE_X54Y12         SRLC32E                                      r  rm/ss/msdi_3/tp/msg_reg_reg[27][rayd_y][54]_srl28/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.900     2.065    rm/ss/msdi_3/tp/clk_IBUF_BUFG
    SLICE_X54Y12         SRLC32E                                      r  rm/ss/msdi_3/tp/msg_reg_reg[27][rayd_y][54]_srl28/CLK
                         clock pessimism             -0.254     1.811    
    SLICE_X54Y12         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.873    rm/ss/msdi_3/tp/msg_reg_reg[27][rayd_y][54]_srl28
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rm/ss/msdi_1/tp/res_reg[pos_x][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_1/dr_zr/msg_reg_reg[28][pos_x][19]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.309%)  route 0.253ns (60.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.561     1.480    rm/ss/msdi_1/tp/clk_IBUF_BUFG
    SLICE_X58Y100        FDRE                                         r  rm/ss/msdi_1/tp/res_reg[pos_x][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  rm/ss/msdi_1/tp/res_reg[pos_x][19]/Q
                         net (fo=1, routed)           0.253     1.898    rm/ss/msdi_1/dr_zr/data_out[pos_x][19]
    SLICE_X58Y96         SRLC32E                                      r  rm/ss/msdi_1/dr_zr/msg_reg_reg[28][pos_x][19]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.837     2.002    rm/ss/msdi_1/dr_zr/clk_IBUF_BUFG
    SLICE_X58Y96         SRLC32E                                      r  rm/ss/msdi_1/dr_zr/msg_reg_reg[28][pos_x][19]_srl29/CLK
                         clock pessimism             -0.245     1.756    
    SLICE_X58Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.873    rm/ss/msdi_1/dr_zr/msg_reg_reg[28][pos_x][19]_srl29
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rm/ss/msdi_2/tc/res_reg[pos_y][41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_3/tp/msg_reg_reg[27][pos_y][41]_srl28/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.769%)  route 0.238ns (59.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.636     1.556    rm/ss/msdi_2/tc/clk_IBUF_BUFG
    SLICE_X54Y186        FDRE                                         r  rm/ss/msdi_2/tc/res_reg[pos_y][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y186        FDRE (Prop_fdre_C_Q)         0.164     1.720 r  rm/ss/msdi_2/tc/res_reg[pos_y][41]/Q
                         net (fo=1, routed)           0.238     1.958    rm/ss/msdi_3/tp/res_reg[pos_y][64]_1[41]
    SLICE_X42Y186        SRLC32E                                      r  rm/ss/msdi_3/tp/msg_reg_reg[27][pos_y][41]_srl28/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.914     2.079    rm/ss/msdi_3/tp/clk_IBUF_BUFG
    SLICE_X42Y186        SRLC32E                                      r  rm/ss/msdi_3/tp/msg_reg_reg[27][pos_y][41]_srl28/CLK
                         clock pessimism             -0.255     1.825    
    SLICE_X42Y186        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.934    rm/ss/msdi_3/tp/msg_reg_reg[27][pos_y][41]_srl28
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rm/ss/msdi_2/dr_zr/res_reg[pos_y][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_2/tc/msg_reg_reg[31][pos_y][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.552%)  route 0.240ns (59.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.561     1.480    rm/ss/msdi_2/dr_zr/clk_IBUF_BUFG
    SLICE_X58Y149        FDRE                                         r  rm/ss/msdi_2/dr_zr/res_reg[pos_y][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  rm/ss/msdi_2/dr_zr/res_reg[pos_y][4]/Q
                         net (fo=1, routed)           0.240     1.885    rm/ss/msdi_2/tc/msg_reg_reg[47][pos_y][64]_0[4]
    SLICE_X50Y148        SRLC32E                                      r  rm/ss/msdi_2/tc/msg_reg_reg[31][pos_y][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.830     1.995    rm/ss/msdi_2/tc/clk_IBUF_BUFG
    SLICE_X50Y148        SRLC32E                                      r  rm/ss/msdi_2/tc/msg_reg_reg[31][pos_y][4]_srl32/CLK
                         clock pessimism             -0.250     1.744    
    SLICE_X50Y148        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.859    rm/ss/msdi_2/tc/msg_reg_reg[31][pos_y][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rm/ss/msdi_4/dr_zr/res_reg[r][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rm/ss/msdi_4/tc/msg_reg_reg[31][r][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.913%)  route 0.247ns (60.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.548     1.467    rm/ss/msdi_4/dr_zr/clk_IBUF_BUFG
    SLICE_X54Y128        FDRE                                         r  rm/ss/msdi_4/dr_zr/res_reg[r][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.164     1.631 r  rm/ss/msdi_4/dr_zr/res_reg[r][12]/Q
                         net (fo=1, routed)           0.247     1.878    rm/ss/msdi_4/tc/res_reg[r][64]_1[12]
    SLICE_X38Y128        SRLC32E                                      r  rm/ss/msdi_4/tc/msg_reg_reg[31][r][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.822     1.987    rm/ss/msdi_4/tc/clk_IBUF_BUFG
    SLICE_X38Y128        SRLC32E                                      r  rm/ss/msdi_4/tc/msg_reg_reg[31][r][12]_srl32/CLK
                         clock pessimism             -0.250     1.736    
    SLICE_X38Y128        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.851    rm/ss/msdi_4/tc/msg_reg_reg[31][r][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y21   rm/fm1/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y21   rm/fm1/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y14   rm/fm2/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y6    rm/fm2/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y29   rm/fm3/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y8    rm/fm3/M_reg[0]__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y22  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y22  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y23  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y23  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y56  rm/is_epsilon_reg[7]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y56  rm/is_epsilon_reg[7]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y56  rm/is_max_dist_reg[7]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y56  rm/is_max_dist_reg[7]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y64  rm/is_max_iter_reg[7]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y64  rm/is_max_iter_reg[7]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y31  rm/msg_out_reg[8][logdist][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y31  rm/msg_out_reg[8][logdist][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y32  rm/msg_out_reg[8][logdist][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y32  rm/msg_out_reg[8][logdist][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y56  rm/is_epsilon_reg[7]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y56  rm/is_epsilon_reg[7]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y56  rm/is_max_dist_reg[7]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y56  rm/is_max_dist_reg[7]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y64  rm/is_max_iter_reg[7]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y64  rm/is_max_iter_reg[7]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y31  rm/msg_out_reg[8][logdist][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y31  rm/msg_out_reg[8][logdist][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y32  rm/msg_out_reg[8][logdist][10]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y32  rm/msg_out_reg[8][logdist][10]_srl8/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.662ns  (logic 5.297ns (15.281%)  route 29.365ns (84.719%))
  Logic Levels:           5  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.848     5.451    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y15         FDRE                                         r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.456     5.907 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=66, routed)         13.687    19.594    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X61Y159        MUXF8 (Prop_muxf8_S_O)       0.273    19.867 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           6.778    26.646    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I1_O)        0.316    26.962 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    26.962    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X28Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    27.174 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           3.076    30.250    doutb[5]
    SLICE_X75Y52         LUT2 (Prop_lut2_I1_O)        0.293    30.543 r  rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.823    36.366    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         3.747    40.113 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    40.113    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.573ns  (logic 5.429ns (15.704%)  route 29.144ns (84.296%))
  Logic Levels:           6  (LUT2=1 LUT6=1 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.850     5.453    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y197        FDRE                                         r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y197        FDRE (Prop_fdre_C_Q)         0.456     5.909 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=120, routed)        17.965    23.874    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X5Y8           MUXF7 (Prop_muxf7_S_O)       0.276    24.150 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.150    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_13_n_0
    SLICE_X5Y8           MUXF8 (Prop_muxf8_I1_O)      0.094    24.244 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.271    25.515    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X17Y10         LUT6 (Prop_lut6_I1_O)        0.316    25.831 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    25.831    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X17Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    26.043 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           2.437    28.480    doutb[7]
    SLICE_X64Y13         LUT2 (Prop_lut2_I1_O)        0.327    28.807 r  rgb_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           7.471    36.278    rgb_OBUF[7]
    A6                   OBUF (Prop_obuf_I_O)         3.748    40.026 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    40.026    rgb[7]
    A6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.073ns  (logic 5.102ns (14.975%)  route 28.971ns (85.025%))
  Logic Levels:           5  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.848     5.451    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y15         FDRE                                         r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.456     5.907 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=66, routed)         14.659    20.566    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X51Y168        MUXF8 (Prop_muxf8_S_O)       0.273    20.839 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           6.501    27.340    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I1_O)        0.316    27.656 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.656    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X45Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    27.868 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           2.422    30.290    doutb[6]
    SLICE_X64Y13         LUT2 (Prop_lut2_I1_O)        0.299    30.589 r  rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.388    35.977    rgb_OBUF[6]
    B6                   OBUF (Prop_obuf_I_O)         3.546    39.524 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.524    rgb[6]
    B6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.000ns  (logic 5.458ns (16.051%)  route 28.543ns (83.949%))
  Logic Levels:           6  (LUT2=1 LUT6=1 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.850     5.453    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y197        FDRE                                         r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y197        FDRE (Prop_fdre_C_Q)         0.456     5.909 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=120, routed)        17.781    23.690    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X4Y8           MUXF7 (Prop_muxf7_S_O)       0.276    23.966 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    23.966    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_13_n_0
    SLICE_X4Y8           MUXF8 (Prop_muxf8_I1_O)      0.094    24.060 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4/O
                         net (fo=1, routed)           1.691    25.751    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.316    26.067 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    26.067    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I0_O)      0.238    26.305 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           1.467    27.772    doutb[11]
    SLICE_X68Y15         LUT2 (Prop_lut2_I1_O)        0.324    28.096 r  rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           7.603    35.700    rgb_OBUF[11]
    D8                   OBUF (Prop_obuf_I_O)         3.754    39.453 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    39.453    rgb[11]
    D8                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.907ns  (logic 5.457ns (16.095%)  route 28.450ns (83.905%))
  Logic Levels:           6  (LUT2=1 LUT6=1 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.850     5.453    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y197        FDRE                                         r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y197        FDRE (Prop_fdre_C_Q)         0.456     5.909 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=120, routed)        14.488    20.397    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X43Y7          MUXF7 (Prop_muxf7_S_O)       0.276    20.673 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    20.673    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_15_n_0
    SLICE_X43Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    20.767 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           3.120    23.887    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I3_O)        0.316    24.203 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    24.203    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X55Y62         MUXF7 (Prop_muxf7_I0_O)      0.238    24.441 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           3.305    27.746    doutb[9]
    SLICE_X64Y9          LUT2 (Prop_lut2_I1_O)        0.324    28.070 r  rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           7.536    35.606    rgb_OBUF[9]
    C7                   OBUF (Prop_obuf_I_O)         3.753    39.360 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.360    rgb[9]
    C7                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.499ns  (logic 5.458ns (16.291%)  route 28.042ns (83.709%))
  Logic Levels:           6  (LUT2=1 LUT6=1 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.850     5.453    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y197        FDRE                                         r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y197        FDRE (Prop_fdre_C_Q)         0.456     5.909 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=120, routed)        18.355    24.263    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X5Y7           MUXF7 (Prop_muxf7_S_O)       0.276    24.539 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    24.539    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_17_n_0
    SLICE_X5Y7           MUXF8 (Prop_muxf8_I1_O)      0.094    24.633 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_6/O
                         net (fo=1, routed)           2.977    27.611    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_6_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.316    27.927 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.927    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X35Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    28.165 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.772    29.937    doutb[3]
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.324    30.261 r  rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.938    35.198    rgb_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.754    38.952 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.952    rgb[3]
    A4                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.629ns  (logic 5.128ns (15.716%)  route 27.501ns (84.284%))
  Logic Levels:           5  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.848     5.451    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y15         FDRE                                         r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.456     5.907 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=66, routed)         14.143    20.050    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X59Y164        MUXF8 (Prop_muxf8_S_O)       0.273    20.323 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4/O
                         net (fo=1, routed)           5.468    25.791    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.316    26.107 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    26.107    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X36Y22         MUXF7 (Prop_muxf7_I0_O)      0.238    26.345 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           2.029    28.374    doutb[8]
    SLICE_X64Y9          LUT2 (Prop_lut2_I1_O)        0.298    28.672 r  rgb_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           5.861    34.532    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         3.547    38.079 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    38.079    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.804ns  (logic 5.196ns (16.338%)  route 26.608ns (83.662%))
  Logic Levels:           6  (LUT2=1 LUT5=1 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.850     5.453    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y197        FDRE                                         r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y197        FDRE (Prop_fdre_C_Q)         0.456     5.909 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=120, routed)        17.163    23.071    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X5Y9           MUXF7 (Prop_muxf7_S_O)       0.276    23.347 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    23.347    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_19_n_0
    SLICE_X5Y9           MUXF8 (Prop_muxf8_I1_O)      0.094    23.441 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_8/O
                         net (fo=1, routed)           1.154    24.596    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_8_n_0
    SLICE_X18Y12         LUT5 (Prop_lut5_I2_O)        0.316    24.912 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.912    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X18Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    25.129 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           3.576    28.704    doutb[4]
    SLICE_X75Y52         LUT2 (Prop_lut2_I1_O)        0.299    29.003 r  rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.715    33.718    rgb_OBUF[4]
    C6                   OBUF (Prop_obuf_I_O)         3.538    37.257 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.257    rgb[4]
    C6                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.336ns  (logic 5.176ns (16.519%)  route 26.160ns (83.481%))
  Logic Levels:           6  (LUT2=1 LUT6=1 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.850     5.453    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y197        FDRE                                         r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y197        FDRE (Prop_fdre_C_Q)         0.456     5.909 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=120, routed)        16.578    22.487    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X4Y10          MUXF7 (Prop_muxf7_S_O)       0.276    22.763 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    22.763    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_13_n_0
    SLICE_X4Y10          MUXF8 (Prop_muxf8_I1_O)      0.094    22.857 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           1.403    24.259    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I1_O)        0.316    24.575 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    24.575    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X44Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    24.787 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           1.375    26.162    doutb[10]
    SLICE_X68Y15         LUT2 (Prop_lut2_I1_O)        0.299    26.461 r  rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           6.805    33.266    rgb_OBUF[10]
    D7                   OBUF (Prop_obuf_I_O)         3.523    36.789 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    36.789    rgb[10]
    D7                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.700ns  (logic 5.004ns (16.848%)  route 24.696ns (83.152%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.850     5.453    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X77Y197        FDRE                                         r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y197        FDRE (Prop_fdre_C_Q)         0.456     5.909 f  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=120, routed)        16.454    22.363    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X67Y13         LUT4 (Prop_lut4_I2_O)        0.124    22.487 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.844    24.331    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X72Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.455 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.455    video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X72Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    24.672 r  video_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.531    26.203    doutb[0]
    SLICE_X79Y49         LUT2 (Prop_lut2_I1_O)        0.327    26.530 r  rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.867    31.397    rgb_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.756    35.153 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.153    rgb[0]
    A3                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.407ns (56.067%)  route 1.102ns (43.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.548     1.467    clk_IBUF_BUFG
    SLICE_X55Y128        FDRE                                         r  vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE (Prop_fdre_C_Q)         0.141     1.608 r  vsync_reg_reg/Q
                         net (fo=1, routed)           1.102     2.711    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.977 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.977    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.939ns  (logic 1.406ns (47.844%)  route 1.533ns (52.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.569     1.488    clk_IBUF_BUFG
    SLICE_X68Y99         FDRE                                         r  hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  hsync_reg_reg/Q
                         net (fo=1, routed)           1.533     3.162    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     4.427 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.427    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_screen_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.974ns  (logic 1.435ns (36.110%)  route 2.539ns (63.890%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.606     1.525    clk_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  is_screen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  is_screen_reg/Q
                         net (fo=12, routed)          1.126     2.792    is_screen
    SLICE_X79Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.837 r  rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.413     4.250    rgb_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     5.499 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.499    rgb[1]
    B4                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_screen_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.123ns  (logic 1.425ns (34.563%)  route 2.698ns (65.437%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.606     1.525    clk_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  is_screen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  is_screen_reg/Q
                         net (fo=12, routed)          1.080     2.746    is_screen
    SLICE_X75Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.791 r  rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.618     4.409    rgb_OBUF[4]
    C6                   OBUF (Prop_obuf_I_O)         1.239     5.648 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.648    rgb[4]
    C6                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_screen_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.409ns  (logic 1.499ns (34.006%)  route 2.910ns (65.994%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.606     1.525    clk_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  is_screen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  is_screen_reg/Q
                         net (fo=12, routed)          1.126     2.792    is_screen
    SLICE_X79Y49         LUT2 (Prop_lut2_I0_O)        0.042     2.834 r  rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.784     4.618    rgb_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.316     5.935 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.935    rgb[0]
    A3                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_screen_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.411ns  (logic 1.422ns (32.234%)  route 2.989ns (67.766%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.606     1.525    clk_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  is_screen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  is_screen_reg/Q
                         net (fo=12, routed)          1.299     2.966    is_screen
    SLICE_X68Y54         LUT2 (Prop_lut2_I0_O)        0.045     3.011 r  rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.690     4.701    rgb_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     5.937 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.937    rgb[2]
    C5                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_screen_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.661ns  (logic 1.501ns (32.211%)  route 3.159ns (67.789%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.606     1.525    clk_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  is_screen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  is_screen_reg/Q
                         net (fo=12, routed)          1.299     2.966    is_screen
    SLICE_X68Y54         LUT2 (Prop_lut2_I0_O)        0.046     3.012 r  rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.860     4.872    rgb_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.314     6.186 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.186    rgb[3]
    A4                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_screen_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.757ns  (logic 1.494ns (31.412%)  route 3.263ns (68.588%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.606     1.525    clk_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  is_screen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  is_screen_reg/Q
                         net (fo=12, routed)          1.080     2.746    is_screen
    SLICE_X75Y52         LUT2 (Prop_lut2_I0_O)        0.046     2.792 r  rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.183     4.975    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         1.307     6.283 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.283    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_screen_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.291ns  (logic 1.433ns (27.085%)  route 3.858ns (72.915%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.606     1.525    clk_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  is_screen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  is_screen_reg/Q
                         net (fo=12, routed)          1.969     3.635    is_screen
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.045     3.680 r  rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.889     5.569    rgb_OBUF[6]
    B6                   OBUF (Prop_obuf_I_O)         1.247     6.816 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.816    rgb[6]
    B6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_screen_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.595ns  (logic 1.434ns (25.626%)  route 4.161ns (74.374%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       0.606     1.525    clk_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  is_screen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  is_screen_reg/Q
                         net (fo=12, routed)          2.040     3.707    is_screen
    SLICE_X64Y9          LUT2 (Prop_lut2_I0_O)        0.045     3.752 r  rgb_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.121     5.872    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         1.248     7.120 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.120    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1819 Endpoints
Min Delay          1819 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            rm/lock_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.853ns  (logic 1.728ns (15.921%)  route 9.125ns (84.079%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=74, routed)          5.327     6.807    rm/BTND_IBUF
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  rm/one_s[0]_i_1/O
                         net (fo=28, routed)          3.322    10.253    rm/one_s[0]_i_1_n_0
    SLICE_X77Y19         LUT5 (Prop_lut5_I0_O)        0.124    10.377 r  rm/lock_inv_i_1/O
                         net (fo=1, routed)           0.476    10.853    rm/lock_inv_i_1_n_0
    SLICE_X75Y19         FDRE                                         r  rm/lock_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.715     5.137    rm/clk_IBUF_BUFG
    SLICE_X75Y19         FDRE                                         r  rm/lock_reg_inv/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            rm/one_s_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.958ns  (logic 1.604ns (16.107%)  route 8.354ns (83.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=74, routed)          5.327     6.807    rm/BTND_IBUF
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  rm/one_s[0]_i_1/O
                         net (fo=28, routed)          3.027     9.958    rm/one_s[0]_i_1_n_0
    SLICE_X79Y22         FDRE                                         r  rm/one_s_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.713     5.135    rm/clk_IBUF_BUFG
    SLICE_X79Y22         FDRE                                         r  rm/one_s_reg[20]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            rm/one_s_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.958ns  (logic 1.604ns (16.107%)  route 8.354ns (83.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=74, routed)          5.327     6.807    rm/BTND_IBUF
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  rm/one_s[0]_i_1/O
                         net (fo=28, routed)          3.027     9.958    rm/one_s[0]_i_1_n_0
    SLICE_X79Y22         FDRE                                         r  rm/one_s_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.713     5.135    rm/clk_IBUF_BUFG
    SLICE_X79Y22         FDRE                                         r  rm/one_s_reg[21]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            rm/one_s_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.958ns  (logic 1.604ns (16.107%)  route 8.354ns (83.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=74, routed)          5.327     6.807    rm/BTND_IBUF
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  rm/one_s[0]_i_1/O
                         net (fo=28, routed)          3.027     9.958    rm/one_s[0]_i_1_n_0
    SLICE_X79Y22         FDRE                                         r  rm/one_s_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.713     5.135    rm/clk_IBUF_BUFG
    SLICE_X79Y22         FDRE                                         r  rm/one_s_reg[22]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            rm/one_s_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.958ns  (logic 1.604ns (16.107%)  route 8.354ns (83.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=74, routed)          5.327     6.807    rm/BTND_IBUF
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  rm/one_s[0]_i_1/O
                         net (fo=28, routed)          3.027     9.958    rm/one_s[0]_i_1_n_0
    SLICE_X79Y22         FDRE                                         r  rm/one_s_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.713     5.135    rm/clk_IBUF_BUFG
    SLICE_X79Y22         FDRE                                         r  rm/one_s_reg[23]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            rm/one_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.709ns  (logic 1.604ns (16.521%)  route 8.105ns (83.479%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=74, routed)          5.327     6.807    rm/BTND_IBUF
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  rm/one_s[0]_i_1/O
                         net (fo=28, routed)          2.778     9.709    rm/one_s[0]_i_1_n_0
    SLICE_X79Y17         FDRE                                         r  rm/one_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.719     5.141    rm/clk_IBUF_BUFG
    SLICE_X79Y17         FDRE                                         r  rm/one_s_reg[0]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            rm/one_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.709ns  (logic 1.604ns (16.521%)  route 8.105ns (83.479%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=74, routed)          5.327     6.807    rm/BTND_IBUF
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  rm/one_s[0]_i_1/O
                         net (fo=28, routed)          2.778     9.709    rm/one_s[0]_i_1_n_0
    SLICE_X79Y17         FDRE                                         r  rm/one_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.719     5.141    rm/clk_IBUF_BUFG
    SLICE_X79Y17         FDRE                                         r  rm/one_s_reg[1]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            rm/one_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.709ns  (logic 1.604ns (16.521%)  route 8.105ns (83.479%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=74, routed)          5.327     6.807    rm/BTND_IBUF
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  rm/one_s[0]_i_1/O
                         net (fo=28, routed)          2.778     9.709    rm/one_s[0]_i_1_n_0
    SLICE_X79Y17         FDRE                                         r  rm/one_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.719     5.141    rm/clk_IBUF_BUFG
    SLICE_X79Y17         FDRE                                         r  rm/one_s_reg[2]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            rm/one_s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.709ns  (logic 1.604ns (16.521%)  route 8.105ns (83.479%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=74, routed)          5.327     6.807    rm/BTND_IBUF
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  rm/one_s[0]_i_1/O
                         net (fo=28, routed)          2.778     9.709    rm/one_s[0]_i_1_n_0
    SLICE_X79Y17         FDRE                                         r  rm/one_s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.719     5.141    rm/clk_IBUF_BUFG
    SLICE_X79Y17         FDRE                                         r  rm/one_s_reg[3]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            rm/one_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.670ns  (logic 1.604ns (16.588%)  route 8.066ns (83.412%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=74, routed)          5.327     6.807    rm/BTND_IBUF
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  rm/one_s[0]_i_1/O
                         net (fo=28, routed)          2.739     9.670    rm/one_s[0]_i_1_n_0
    SLICE_X79Y18         FDRE                                         r  rm/one_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.717     5.139    rm/clk_IBUF_BUFG
    SLICE_X79Y18         FDRE                                         r  rm/one_s_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][0]
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.889     5.491    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][10]
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.889     5.491    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][11]
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.889     5.491    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][12]
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.889     5.491    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][13]
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.889     5.491    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][14]
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.889     5.491    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][15]
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.889     5.491    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][16]
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.889     5.491    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][17]
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.889     5.491    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1                      0.000     0.000 r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/acout[0,0][18]
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68380, routed)       1.889     5.491    rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  rm/ss/msdi_1/dr_zr/drzr/p8/pw2_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





