// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2023-2023 XRing Technologies Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#include <linux/module.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/pinctrl/pinctrl.h>
#include <linux/debugfs.h>

#include "pinctrl-xr.h"
#include "dt-bindings/xring/platform-specific/ioc_reg.h"

static struct dentry *doze_root;

#define FUNCTION(fname)						\
	[XR_MUX_##fname] = {					\
		.name = #fname,					\
		.groups = fname##_GROUPS,			\
		.ngroups = ARRAY_SIZE(fname##_GROUPS),		\
	}

#define DECLARE_XR_GPIO_PINS(pin, val) \
	static const unsigned int GPIO##pin##_PINS[] = { val }

#define XRSTR(x) #x

#define GPIO_PINGROUP(id, p_t, t_c, t_m, a_c, a_m,		\
				f1, f2, f3, f4, f5, f6, f7)	\
	{							\
		.name = XRSTR(PAD_GPIO_##id),			\
		.pad_type = p_t,				\
		.pins = GPIO##id##_PINS,			\
		.npins = (unsigned int)ARRAY_SIZE(GPIO##id##_PINS),\
		.funcs = (int[]) {				\
			XR_MUX_GPIO,	/* GPIO MODE */		\
			XR_MUX_##f1,				\
			XR_MUX_##f2,				\
			XR_MUX_##f3,				\
			XR_MUX_##f4,				\
			XR_MUX_##f5,				\
			XR_MUX_##f6,				\
			XR_MUX_##f7,				\
		},						\
		.nfuncs = 8,					\
		.cfg_tile = t_c,				\
		.mux_tile = t_m,				\
		.cfg_reg = a_c,				\
		.mux_reg = a_m,				\
		.drv_bit = CFG_PAD_DS_SHIFT,		\
		.pull_bit = CFG_PAD_PULL_SHIFT,		\
		.st_bit = CFG_PAD_ST_SHIFT,		\
		.sl_bit = CFG_PAD_SL_SHIFT,		\
		.mux_bit = MUX_PAD_SEL_SHIFT,		\
	}

#define UART5_PINGROUP(pgroup, p_t, t_c, t_m, a_c, a_m,		\
				f0, f1, f2, f3, f4, f5, f6, f7)	\
	{							\
		.name = #pgroup,				\
		.pad_type = p_t,				\
		.pins = pgroup##_PINS,			\
		.npins = (unsigned int)ARRAY_SIZE(pgroup##_PINS),\
		.funcs = (int[]) {				\
			XR_MUX_##f0,	/* GPIO MODE */		\
			XR_MUX_##f1,				\
			XR_MUX_##f2,				\
			XR_MUX_##f3,				\
			XR_MUX_##f4,				\
			XR_MUX_##f5,				\
			XR_MUX_##f6,				\
			XR_MUX_##f7,				\
		},						\
		.nfuncs = 8,					\
		.cfg_tile = t_c,				\
		.mux_tile = t_m,				\
		.cfg_reg = a_c,				\
		.mux_reg = a_m,				\
		.drv_bit = CFG_PAD_DS_SHIFT,		\
		.pull_bit = CFG_PAD_PULL_SHIFT,		\
		.st_bit = CFG_PAD_ST_SHIFT,		\
		.sl_bit = CFG_PAD_SL_SHIFT,		\
		.mux_bit = MUX_PAD_SEL_SHIFT,		\
	}

#define DEDICATED_PINGROUP(pgroup, p_t, t_c, t_m, a_c, a_m)	\
	{							\
		.name = #pgroup,				\
		.pad_type = p_t,				\
		.pins = pgroup##_PINS,				\
		.npins = (unsigned int)ARRAY_SIZE(pgroup##_PINS),\
		.cfg_tile = t_c,				\
		.mux_tile = t_m,				\
		.cfg_reg = a_c,				\
		.mux_reg = a_m,				\
		.drv_bit = CFG_PAD_DS_SHIFT,		\
		.pull_bit = CFG_PAD_PULL_SHIFT,		\
		.st_bit = CFG_PAD_ST_SHIFT,		\
		.sl_bit = CFG_PAD_SL_SHIFT,		\
		.mux_bit = MUX_PAD_SEL_SHIFT,		\
	}


static const struct pinctrl_pin_desc o1_pins[] = {
	PINCTRL_PIN(0, "PAD_GPIO_000"),
	PINCTRL_PIN(1, "PAD_GPIO_001"),
	PINCTRL_PIN(2, "PAD_GPIO_002"),
	PINCTRL_PIN(3, "PAD_GPIO_003"),
	PINCTRL_PIN(4, "PAD_GPIO_004"),
	PINCTRL_PIN(5, "PAD_GPIO_005"),
	PINCTRL_PIN(6, "PAD_GPIO_006"),
	PINCTRL_PIN(7, "PAD_GPIO_007"),
	PINCTRL_PIN(8, "PAD_GPIO_008"),
	PINCTRL_PIN(9, "PAD_GPIO_009"),
	PINCTRL_PIN(10, "PAD_GPIO_010"),
	PINCTRL_PIN(11, "PAD_GPIO_011"),
	PINCTRL_PIN(12, "PAD_GPIO_012"),
	PINCTRL_PIN(13, "PAD_GPIO_013"),
	PINCTRL_PIN(14, "PAD_GPIO_014"),
	PINCTRL_PIN(15, "PAD_GPIO_015"),
	PINCTRL_PIN(16, "PAD_GPIO_016"),
	PINCTRL_PIN(17, "PAD_GPIO_017"),
	PINCTRL_PIN(18, "PAD_GPIO_018"),
	PINCTRL_PIN(19, "PAD_GPIO_019"),
	PINCTRL_PIN(20, "PAD_GPIO_020"),
	PINCTRL_PIN(21, "PAD_GPIO_021"),
	PINCTRL_PIN(22, "PAD_GPIO_022"),
	PINCTRL_PIN(23, "PAD_GPIO_023"),
	PINCTRL_PIN(24, "PAD_GPIO_024"),
	PINCTRL_PIN(25, "PAD_GPIO_025"),
	PINCTRL_PIN(26, "PAD_GPIO_026"),
	PINCTRL_PIN(27, "PAD_GPIO_027"),
	PINCTRL_PIN(28, "PAD_GPIO_028"),
	PINCTRL_PIN(29, "PAD_GPIO_029"),
	PINCTRL_PIN(30, "PAD_GPIO_030"),
	PINCTRL_PIN(31, "PAD_GPIO_031"),
	PINCTRL_PIN(32, "PAD_GPIO_032"),
	PINCTRL_PIN(33, "PAD_GPIO_033"),
	PINCTRL_PIN(34, "PAD_GPIO_034"),
	PINCTRL_PIN(35, "PAD_GPIO_035"),
	PINCTRL_PIN(36, "PAD_GPIO_036"),
	PINCTRL_PIN(37, "PAD_GPIO_037"),
	PINCTRL_PIN(38, "PAD_GPIO_038"),
	PINCTRL_PIN(39, "PAD_GPIO_039"),
	PINCTRL_PIN(40, "PAD_GPIO_040"),
	PINCTRL_PIN(41, "PAD_GPIO_041"),
	PINCTRL_PIN(42, "PAD_GPIO_042"),
	PINCTRL_PIN(43, "PAD_GPIO_043"),
	PINCTRL_PIN(44, "PAD_GPIO_044"),
	PINCTRL_PIN(45, "PAD_GPIO_045"),
	PINCTRL_PIN(46, "PAD_GPIO_046"),
	PINCTRL_PIN(47, "PAD_GPIO_047"),
	PINCTRL_PIN(48, "PAD_GPIO_048"),
	PINCTRL_PIN(49, "PAD_GPIO_049"),
	PINCTRL_PIN(50, "PAD_GPIO_050"),
	PINCTRL_PIN(51, "PAD_GPIO_051"),
	PINCTRL_PIN(52, "PAD_GPIO_052"),
	PINCTRL_PIN(53, "PAD_GPIO_053"),
	PINCTRL_PIN(54, "PAD_GPIO_054"),
	PINCTRL_PIN(55, "PAD_GPIO_055"),
	PINCTRL_PIN(56, "PAD_GPIO_056"),
	PINCTRL_PIN(57, "PAD_GPIO_057"),
	PINCTRL_PIN(58, "PAD_GPIO_058"),
	PINCTRL_PIN(59, "PAD_GPIO_059"),
	PINCTRL_PIN(60, "PAD_GPIO_060"),
	PINCTRL_PIN(61, "PAD_GPIO_061"),
	PINCTRL_PIN(62, "PAD_GPIO_062"),
	PINCTRL_PIN(63, "PAD_GPIO_063"),
	PINCTRL_PIN(64, "PAD_GPIO_064"),
	PINCTRL_PIN(65, "PAD_GPIO_065"),
	PINCTRL_PIN(66, "PAD_GPIO_066"),
	PINCTRL_PIN(67, "PAD_GPIO_067"),
	PINCTRL_PIN(68, "PAD_GPIO_068"),
	PINCTRL_PIN(69, "PAD_GPIO_069"),
	PINCTRL_PIN(70, "PAD_GPIO_070"),
	PINCTRL_PIN(71, "PAD_GPIO_071"),
	PINCTRL_PIN(72, "PAD_GPIO_072"),
	PINCTRL_PIN(73, "PAD_GPIO_073"),
	PINCTRL_PIN(74, "PAD_GPIO_074"),
	PINCTRL_PIN(75, "PAD_GPIO_075"),
	PINCTRL_PIN(76, "PAD_GPIO_076"),
	PINCTRL_PIN(77, "PAD_GPIO_077"),
	PINCTRL_PIN(78, "PAD_GPIO_078"),
	PINCTRL_PIN(79, "PAD_GPIO_079"),
	PINCTRL_PIN(80, "PAD_GPIO_080"),
	PINCTRL_PIN(81, "PAD_GPIO_081"),
	PINCTRL_PIN(82, "PAD_GPIO_082"),
	PINCTRL_PIN(83, "PAD_GPIO_083"),
	PINCTRL_PIN(84, "PAD_GPIO_084"),
	PINCTRL_PIN(85, "PAD_GPIO_085"),
	PINCTRL_PIN(86, "PAD_GPIO_086"),
	PINCTRL_PIN(87, "PAD_GPIO_087"),
	PINCTRL_PIN(88, "PAD_GPIO_088"),
	PINCTRL_PIN(89, "PAD_GPIO_089"),
	PINCTRL_PIN(90, "PAD_GPIO_090"),
	PINCTRL_PIN(91, "PAD_GPIO_091"),
	PINCTRL_PIN(92, "PAD_GPIO_092"),
	PINCTRL_PIN(93, "PAD_GPIO_093"),
	PINCTRL_PIN(94, "PAD_GPIO_094"),
	PINCTRL_PIN(95, "PAD_GPIO_095"),
	PINCTRL_PIN(96, "PAD_GPIO_096"),
	PINCTRL_PIN(97, "PAD_GPIO_097"),
	PINCTRL_PIN(98, "PAD_GPIO_098"),
	PINCTRL_PIN(99, "PAD_GPIO_099"),
	PINCTRL_PIN(100, "PAD_GPIO_100"),
	PINCTRL_PIN(101, "PAD_GPIO_101"),
	PINCTRL_PIN(102, "PAD_GPIO_102"),
	PINCTRL_PIN(103, "PAD_GPIO_103"),
	PINCTRL_PIN(104, "PAD_GPIO_104"),
	PINCTRL_PIN(105, "PAD_GPIO_105"),
	PINCTRL_PIN(106, "PAD_GPIO_106"),
	PINCTRL_PIN(107, "PAD_GPIO_107"),
	PINCTRL_PIN(108, "PAD_GPIO_108"),
	PINCTRL_PIN(109, "PAD_GPIO_109"),
	PINCTRL_PIN(110, "PAD_GPIO_110"),
	PINCTRL_PIN(111, "PAD_GPIO_111"),
	PINCTRL_PIN(112, "PAD_GPIO_112"),
	PINCTRL_PIN(113, "PAD_GPIO_113"),
	PINCTRL_PIN(114, "PAD_GPIO_114"),
	PINCTRL_PIN(115, "PAD_GPIO_115"),
	PINCTRL_PIN(116, "PAD_GPIO_116"),
	PINCTRL_PIN(117, "PAD_GPIO_117"),
	PINCTRL_PIN(118, "PAD_GPIO_118"),
	PINCTRL_PIN(119, "PAD_GPIO_119"),
	PINCTRL_PIN(120, "PAD_GPIO_120"),
	PINCTRL_PIN(121, "PAD_GPIO_121"),
	PINCTRL_PIN(122, "PAD_GPIO_122"),
	PINCTRL_PIN(123, "PAD_GPIO_123"),
	PINCTRL_PIN(124, "PAD_GPIO_124"),
	PINCTRL_PIN(125, "PAD_GPIO_125"),
	PINCTRL_PIN(126, "PAD_GPIO_126"),
	PINCTRL_PIN(127, "PAD_GPIO_127"),
	PINCTRL_PIN(128, "PAD_GPIO_128"),
	PINCTRL_PIN(129, "PAD_GPIO_129"),
	PINCTRL_PIN(130, "PAD_GPIO_130"),
	PINCTRL_PIN(131, "PAD_GPIO_131"),
	PINCTRL_PIN(132, "PAD_GPIO_132"),
	PINCTRL_PIN(133, "PAD_GPIO_133"),
	PINCTRL_PIN(134, "PAD_GPIO_134"),
	PINCTRL_PIN(135, "PAD_GPIO_135"),
	PINCTRL_PIN(136, "PAD_GPIO_136"),
	PINCTRL_PIN(137, "PAD_GPIO_137"),
	PINCTRL_PIN(138, "PAD_GPIO_138"),
	PINCTRL_PIN(139, "PAD_GPIO_139"),
	PINCTRL_PIN(140, "PAD_GPIO_140"),
	PINCTRL_PIN(141, "PAD_GPIO_141"),
	PINCTRL_PIN(142, "PAD_GPIO_142"),
	PINCTRL_PIN(143, "PAD_GPIO_143"),
	PINCTRL_PIN(144, "PAD_GPIO_144"),
	PINCTRL_PIN(145, "PAD_GPIO_145"),
	PINCTRL_PIN(146, "PAD_GPIO_146"),
	PINCTRL_PIN(147, "PAD_GPIO_147"),
	PINCTRL_PIN(148, "PAD_GPIO_148"),
	PINCTRL_PIN(149, "PAD_GPIO_149"),
	PINCTRL_PIN(150, "PAD_GPIO_150"),
	PINCTRL_PIN(151, "PAD_GPIO_151"),
	PINCTRL_PIN(152, "PAD_GPIO_152"),
	PINCTRL_PIN(153, "PAD_GPIO_153"),
	PINCTRL_PIN(154, "PAD_GPIO_154"),
	PINCTRL_PIN(155, "PAD_GPIO_155"),
	PINCTRL_PIN(156, "PAD_GPIO_156"),
	PINCTRL_PIN(157, "PAD_GPIO_157"),
	PINCTRL_PIN(158, "PAD_GPIO_158"),
	PINCTRL_PIN(159, "PAD_GPIO_159"),
	PINCTRL_PIN(160, "PAD_GPIO_160"),
	PINCTRL_PIN(161, "PAD_GPIO_161"),
	PINCTRL_PIN(162, "PAD_GPIO_162"),
	PINCTRL_PIN(163, "PAD_GPIO_163"),
	PINCTRL_PIN(164, "PAD_GPIO_164"),
	PINCTRL_PIN(165, "PAD_GPIO_165"),
	PINCTRL_PIN(166, "PAD_GPIO_166"),
	PINCTRL_PIN(167, "PAD_GPIO_167"),
	PINCTRL_PIN(168, "PAD_GPIO_168"),
	PINCTRL_PIN(169, "PAD_GPIO_169"),
	PINCTRL_PIN(170, "PAD_GPIO_170"),
	PINCTRL_PIN(171, "PAD_GPIO_171"),
	PINCTRL_PIN(172, "PAD_GPIO_172"),
	PINCTRL_PIN(173, "PAD_GPIO_173"),
	PINCTRL_PIN(174, "PAD_GPIO_174"),
	PINCTRL_PIN(175, "PAD_GPIO_175"),
	PINCTRL_PIN(176, "PAD_GPIO_176"),
	PINCTRL_PIN(177, "PAD_GPIO_177"),
	PINCTRL_PIN(178, "PAD_GPIO_178"),
	PINCTRL_PIN(179, "PAD_GPIO_179"),
	PINCTRL_PIN(180, "PAD_GPIO_180"),
	PINCTRL_PIN(181, "PAD_GPIO_181"),
	PINCTRL_PIN(182, "PAD_GPIO_182"),
	PINCTRL_PIN(183, "PAD_GPIO_183"),
	PINCTRL_PIN(184, "PAD_GPIO_184"),
	PINCTRL_PIN(185, "PAD_GPIO_185"),
	PINCTRL_PIN(186, "PAD_GPIO_186"),
	PINCTRL_PIN(187, "PAD_GPIO_187"),
	PINCTRL_PIN(188, "PAD_GPIO_188"),
	PINCTRL_PIN(189, "PAD_GPIO_189"),
	PINCTRL_PIN(190, "PAD_GPIO_190"),
	PINCTRL_PIN(191, "PAD_GPIO_191"),
	PINCTRL_PIN(192, "PAD_GPIO_192"),
	PINCTRL_PIN(193, "PAD_GPIO_193"),
	PINCTRL_PIN(194, "PAD_GPIO_194"),
	PINCTRL_PIN(195, "PAD_GPIO_195"),
	PINCTRL_PIN(196, "PAD_GPIO_196"),
	PINCTRL_PIN(197, "PAD_GPIO_197"),
	PINCTRL_PIN(198, "PAD_GPIO_198"),
	PINCTRL_PIN(199, "PAD_GPIO_199"),
	PINCTRL_PIN(200, "PAD_GPIO_200"),
	PINCTRL_PIN(201, "PAD_GPIO_201"),
	PINCTRL_PIN(202, "PAD_GPIO_202"),
	PINCTRL_PIN(203, "PAD_GPIO_203"),
	PINCTRL_PIN(204, "PAD_GPIO_204"),
	PINCTRL_PIN(205, "PAD_GPIO_205"),
	PINCTRL_PIN(206, "PAD_GPIO_206"),
	PINCTRL_PIN(207, "PAD_GPIO_207"),
	PINCTRL_PIN(208, "PAD_GPIO_208"),
	PINCTRL_PIN(209, "PAD_GPIO_209"),
	PINCTRL_PIN(210, "PAD_GPIO_210"),
	PINCTRL_PIN(211, "PAD_GPIO_211"),
	PINCTRL_PIN(212, "PAD_GPIO_212"),
	PINCTRL_PIN(213, "PAD_GPIO_213"),
	PINCTRL_PIN(214, "PAD_GPIO_214"),
	PINCTRL_PIN(215, "PAD_GPIO_215"),
	PINCTRL_PIN(216, "PAD_GPIO_216"),
	PINCTRL_PIN(217, "PAD_GPIO_217"),
	PINCTRL_PIN(218, "PAD_GPIO_218"),
	PINCTRL_PIN(219, "PAD_GPIO_219"),
	PINCTRL_PIN(220, "PAD_GPIO_220"),
	PINCTRL_PIN(221, "PAD_GPIO_221"),
	PINCTRL_PIN(222, "PAD_GPIO_222"),
	PINCTRL_PIN(223, "PAD_GPIO_223"),
	PINCTRL_PIN(224, "PAD_GPIO_224"),
	PINCTRL_PIN(225, "PAD_GPIO_225"),
	PINCTRL_PIN(226, "PAD_GPIO_226"),
	PINCTRL_PIN(227, "PAD_GPIO_227"),
	PINCTRL_PIN(228, "PAD_GPIO_228"),
	PINCTRL_PIN(229, "PAD_GPIO_229"),
	PINCTRL_PIN(230, "PAD_GPIO_230"),
	PINCTRL_PIN(231, "PAD_GPIO_231"),
	PINCTRL_PIN(232, "PAD_GPIO_232"),
	PINCTRL_PIN(233, "PAD_GPIO_233"),
	PINCTRL_PIN(234, "PAD_GPIO_234"),
	PINCTRL_PIN(235, "PAD_SPMI0_CLK"),
	PINCTRL_PIN(236, "PAD_SPMI0_DATA"),
	PINCTRL_PIN(237, "PAD_CLK_SYSTEM1"),
	PINCTRL_PIN(238, "PAD_CLK_SYSTEM2"),
	PINCTRL_PIN(239, "PAD_CLK_SLEEP"),
	PINCTRL_PIN(240, "PAD_RESET_IN_N"),
	PINCTRL_PIN(241, "PAD_RESET_OUT_N"),
	PINCTRL_PIN(242, "PAD_PW_HOLD"),
	PINCTRL_PIN(243, "PAD_PMU0_INT_N"),
	PINCTRL_PIN(244, "PAD_UFS_RESET_N"),
	PINCTRL_PIN(245, "PAD_UART5_RXD"),
	PINCTRL_PIN(246, "PAD_UART5_TXD"),
	PINCTRL_PIN(247, "PAD_DDR_RETENTION"),
	PINCTRL_PIN(248, "PAD_DDR5_5X_SEL"),
	PINCTRL_PIN(249, "PAD_DDR_RANK"),
	PINCTRL_PIN(250, "PAD_BOOT_FLASH"),
	PINCTRL_PIN(251, "PAD_BOOT_MODE0"),
	PINCTRL_PIN(252, "PAD_BOOT_MODE1"),
	PINCTRL_PIN(253, "PAD_IPTEST_MODE"),
	PINCTRL_PIN(254, "PAD_PTEST_MODE"),
	PINCTRL_PIN(255, "PAD_JTAG0_TCK_SWCLK"),
	PINCTRL_PIN(256, "PAD_JTAG0_TDI"),
	PINCTRL_PIN(257, "PAD_JTAG0_TDO"),
	PINCTRL_PIN(258, "PAD_JTAG0_TMS_SWDIO"),
	PINCTRL_PIN(259, "PAD_JTAG0_TRST_N"),
};

DECLARE_XR_GPIO_PINS(000, 0);
DECLARE_XR_GPIO_PINS(001, 1);
DECLARE_XR_GPIO_PINS(002, 2);
DECLARE_XR_GPIO_PINS(003, 3);
DECLARE_XR_GPIO_PINS(004, 4);
DECLARE_XR_GPIO_PINS(005, 5);
DECLARE_XR_GPIO_PINS(006, 6);
DECLARE_XR_GPIO_PINS(007, 7);
DECLARE_XR_GPIO_PINS(008, 8);
DECLARE_XR_GPIO_PINS(009, 9);
DECLARE_XR_GPIO_PINS(010, 10);
DECLARE_XR_GPIO_PINS(011, 11);
DECLARE_XR_GPIO_PINS(012, 12);
DECLARE_XR_GPIO_PINS(013, 13);
DECLARE_XR_GPIO_PINS(014, 14);
DECLARE_XR_GPIO_PINS(015, 15);
DECLARE_XR_GPIO_PINS(016, 16);
DECLARE_XR_GPIO_PINS(017, 17);
DECLARE_XR_GPIO_PINS(018, 18);
DECLARE_XR_GPIO_PINS(019, 19);
DECLARE_XR_GPIO_PINS(020, 20);
DECLARE_XR_GPIO_PINS(021, 21);
DECLARE_XR_GPIO_PINS(022, 22);
DECLARE_XR_GPIO_PINS(023, 23);
DECLARE_XR_GPIO_PINS(024, 24);
DECLARE_XR_GPIO_PINS(025, 25);
DECLARE_XR_GPIO_PINS(026, 26);
DECLARE_XR_GPIO_PINS(027, 27);
DECLARE_XR_GPIO_PINS(028, 28);
DECLARE_XR_GPIO_PINS(029, 29);
DECLARE_XR_GPIO_PINS(030, 30);
DECLARE_XR_GPIO_PINS(031, 31);
DECLARE_XR_GPIO_PINS(032, 32);
DECLARE_XR_GPIO_PINS(033, 33);
DECLARE_XR_GPIO_PINS(034, 34);
DECLARE_XR_GPIO_PINS(035, 35);
DECLARE_XR_GPIO_PINS(036, 36);
DECLARE_XR_GPIO_PINS(037, 37);
DECLARE_XR_GPIO_PINS(038, 38);
DECLARE_XR_GPIO_PINS(039, 39);
DECLARE_XR_GPIO_PINS(040, 40);
DECLARE_XR_GPIO_PINS(041, 41);
DECLARE_XR_GPIO_PINS(042, 42);
DECLARE_XR_GPIO_PINS(043, 43);
DECLARE_XR_GPIO_PINS(044, 44);
DECLARE_XR_GPIO_PINS(045, 45);
DECLARE_XR_GPIO_PINS(046, 46);
DECLARE_XR_GPIO_PINS(047, 47);
DECLARE_XR_GPIO_PINS(048, 48);
DECLARE_XR_GPIO_PINS(049, 49);
DECLARE_XR_GPIO_PINS(050, 50);
DECLARE_XR_GPIO_PINS(051, 51);
DECLARE_XR_GPIO_PINS(052, 52);
DECLARE_XR_GPIO_PINS(053, 53);
DECLARE_XR_GPIO_PINS(054, 54);
DECLARE_XR_GPIO_PINS(055, 55);
DECLARE_XR_GPIO_PINS(056, 56);
DECLARE_XR_GPIO_PINS(057, 57);
DECLARE_XR_GPIO_PINS(058, 58);
DECLARE_XR_GPIO_PINS(059, 59);
DECLARE_XR_GPIO_PINS(060, 60);
DECLARE_XR_GPIO_PINS(061, 61);
DECLARE_XR_GPIO_PINS(062, 62);
DECLARE_XR_GPIO_PINS(063, 63);
DECLARE_XR_GPIO_PINS(064, 64);
DECLARE_XR_GPIO_PINS(065, 65);
DECLARE_XR_GPIO_PINS(066, 66);
DECLARE_XR_GPIO_PINS(067, 67);
DECLARE_XR_GPIO_PINS(068, 68);
DECLARE_XR_GPIO_PINS(069, 69);
DECLARE_XR_GPIO_PINS(070, 70);
DECLARE_XR_GPIO_PINS(071, 71);
DECLARE_XR_GPIO_PINS(072, 72);
DECLARE_XR_GPIO_PINS(073, 73);
DECLARE_XR_GPIO_PINS(074, 74);
DECLARE_XR_GPIO_PINS(075, 75);
DECLARE_XR_GPIO_PINS(076, 76);
DECLARE_XR_GPIO_PINS(077, 77);
DECLARE_XR_GPIO_PINS(078, 78);
DECLARE_XR_GPIO_PINS(079, 79);
DECLARE_XR_GPIO_PINS(080, 80);
DECLARE_XR_GPIO_PINS(081, 81);
DECLARE_XR_GPIO_PINS(082, 82);
DECLARE_XR_GPIO_PINS(083, 83);
DECLARE_XR_GPIO_PINS(084, 84);
DECLARE_XR_GPIO_PINS(085, 85);
DECLARE_XR_GPIO_PINS(086, 86);
DECLARE_XR_GPIO_PINS(087, 87);
DECLARE_XR_GPIO_PINS(088, 88);
DECLARE_XR_GPIO_PINS(089, 89);
DECLARE_XR_GPIO_PINS(090, 90);
DECLARE_XR_GPIO_PINS(091, 91);
DECLARE_XR_GPIO_PINS(092, 92);
DECLARE_XR_GPIO_PINS(093, 93);
DECLARE_XR_GPIO_PINS(094, 94);
DECLARE_XR_GPIO_PINS(095, 95);
DECLARE_XR_GPIO_PINS(096, 96);
DECLARE_XR_GPIO_PINS(097, 97);
DECLARE_XR_GPIO_PINS(098, 98);
DECLARE_XR_GPIO_PINS(099, 99);
DECLARE_XR_GPIO_PINS(100, 100);
DECLARE_XR_GPIO_PINS(101, 101);
DECLARE_XR_GPIO_PINS(102, 102);
DECLARE_XR_GPIO_PINS(103, 103);
DECLARE_XR_GPIO_PINS(104, 104);
DECLARE_XR_GPIO_PINS(105, 105);
DECLARE_XR_GPIO_PINS(106, 106);
DECLARE_XR_GPIO_PINS(107, 107);
DECLARE_XR_GPIO_PINS(108, 108);
DECLARE_XR_GPIO_PINS(109, 109);
DECLARE_XR_GPIO_PINS(110, 110);
DECLARE_XR_GPIO_PINS(111, 111);
DECLARE_XR_GPIO_PINS(112, 112);
DECLARE_XR_GPIO_PINS(113, 113);
DECLARE_XR_GPIO_PINS(114, 114);
DECLARE_XR_GPIO_PINS(115, 115);
DECLARE_XR_GPIO_PINS(116, 116);
DECLARE_XR_GPIO_PINS(117, 117);
DECLARE_XR_GPIO_PINS(118, 118);
DECLARE_XR_GPIO_PINS(119, 119);
DECLARE_XR_GPIO_PINS(120, 120);
DECLARE_XR_GPIO_PINS(121, 121);
DECLARE_XR_GPIO_PINS(122, 122);
DECLARE_XR_GPIO_PINS(123, 123);
DECLARE_XR_GPIO_PINS(124, 124);
DECLARE_XR_GPIO_PINS(125, 125);
DECLARE_XR_GPIO_PINS(126, 126);
DECLARE_XR_GPIO_PINS(127, 127);
DECLARE_XR_GPIO_PINS(128, 128);
DECLARE_XR_GPIO_PINS(129, 129);
DECLARE_XR_GPIO_PINS(130, 130);
DECLARE_XR_GPIO_PINS(131, 131);
DECLARE_XR_GPIO_PINS(132, 132);
DECLARE_XR_GPIO_PINS(133, 133);
DECLARE_XR_GPIO_PINS(134, 134);
DECLARE_XR_GPIO_PINS(135, 135);
DECLARE_XR_GPIO_PINS(136, 136);
DECLARE_XR_GPIO_PINS(137, 137);
DECLARE_XR_GPIO_PINS(138, 138);
DECLARE_XR_GPIO_PINS(139, 139);
DECLARE_XR_GPIO_PINS(140, 140);
DECLARE_XR_GPIO_PINS(141, 141);
DECLARE_XR_GPIO_PINS(142, 142);
DECLARE_XR_GPIO_PINS(143, 143);
DECLARE_XR_GPIO_PINS(144, 144);
DECLARE_XR_GPIO_PINS(145, 145);
DECLARE_XR_GPIO_PINS(146, 146);
DECLARE_XR_GPIO_PINS(147, 147);
DECLARE_XR_GPIO_PINS(148, 148);
DECLARE_XR_GPIO_PINS(149, 149);
DECLARE_XR_GPIO_PINS(150, 150);
DECLARE_XR_GPIO_PINS(151, 151);
DECLARE_XR_GPIO_PINS(152, 152);
DECLARE_XR_GPIO_PINS(153, 153);
DECLARE_XR_GPIO_PINS(154, 154);
DECLARE_XR_GPIO_PINS(155, 155);
DECLARE_XR_GPIO_PINS(156, 156);
DECLARE_XR_GPIO_PINS(157, 157);
DECLARE_XR_GPIO_PINS(158, 158);
DECLARE_XR_GPIO_PINS(159, 159);
DECLARE_XR_GPIO_PINS(160, 160);
DECLARE_XR_GPIO_PINS(161, 161);
DECLARE_XR_GPIO_PINS(162, 162);
DECLARE_XR_GPIO_PINS(163, 163);
DECLARE_XR_GPIO_PINS(164, 164);
DECLARE_XR_GPIO_PINS(165, 165);
DECLARE_XR_GPIO_PINS(166, 166);
DECLARE_XR_GPIO_PINS(167, 167);
DECLARE_XR_GPIO_PINS(168, 168);
DECLARE_XR_GPIO_PINS(169, 169);
DECLARE_XR_GPIO_PINS(170, 170);
DECLARE_XR_GPIO_PINS(171, 171);
DECLARE_XR_GPIO_PINS(172, 172);
DECLARE_XR_GPIO_PINS(173, 173);
DECLARE_XR_GPIO_PINS(174, 174);
DECLARE_XR_GPIO_PINS(175, 175);
DECLARE_XR_GPIO_PINS(176, 176);
DECLARE_XR_GPIO_PINS(177, 177);
DECLARE_XR_GPIO_PINS(178, 178);
DECLARE_XR_GPIO_PINS(179, 179);
DECLARE_XR_GPIO_PINS(180, 180);
DECLARE_XR_GPIO_PINS(181, 181);
DECLARE_XR_GPIO_PINS(182, 182);
DECLARE_XR_GPIO_PINS(183, 183);
DECLARE_XR_GPIO_PINS(184, 184);
DECLARE_XR_GPIO_PINS(185, 185);
DECLARE_XR_GPIO_PINS(186, 186);
DECLARE_XR_GPIO_PINS(187, 187);
DECLARE_XR_GPIO_PINS(188, 188);
DECLARE_XR_GPIO_PINS(189, 189);
DECLARE_XR_GPIO_PINS(190, 190);
DECLARE_XR_GPIO_PINS(191, 191);
DECLARE_XR_GPIO_PINS(192, 192);
DECLARE_XR_GPIO_PINS(193, 193);
DECLARE_XR_GPIO_PINS(194, 194);
DECLARE_XR_GPIO_PINS(195, 195);
DECLARE_XR_GPIO_PINS(196, 196);
DECLARE_XR_GPIO_PINS(197, 197);
DECLARE_XR_GPIO_PINS(198, 198);
DECLARE_XR_GPIO_PINS(199, 199);
DECLARE_XR_GPIO_PINS(200, 200);
DECLARE_XR_GPIO_PINS(201, 201);
DECLARE_XR_GPIO_PINS(202, 202);
DECLARE_XR_GPIO_PINS(203, 203);
DECLARE_XR_GPIO_PINS(204, 204);
DECLARE_XR_GPIO_PINS(205, 205);
DECLARE_XR_GPIO_PINS(206, 206);
DECLARE_XR_GPIO_PINS(207, 207);
DECLARE_XR_GPIO_PINS(208, 208);
DECLARE_XR_GPIO_PINS(209, 209);
DECLARE_XR_GPIO_PINS(210, 210);
DECLARE_XR_GPIO_PINS(211, 211);
DECLARE_XR_GPIO_PINS(212, 212);
DECLARE_XR_GPIO_PINS(213, 213);
DECLARE_XR_GPIO_PINS(214, 214);
DECLARE_XR_GPIO_PINS(215, 215);
DECLARE_XR_GPIO_PINS(216, 216);
DECLARE_XR_GPIO_PINS(217, 217);
DECLARE_XR_GPIO_PINS(218, 218);
DECLARE_XR_GPIO_PINS(219, 219);
DECLARE_XR_GPIO_PINS(220, 220);
DECLARE_XR_GPIO_PINS(221, 221);
DECLARE_XR_GPIO_PINS(222, 222);
DECLARE_XR_GPIO_PINS(223, 223);
DECLARE_XR_GPIO_PINS(224, 224);
DECLARE_XR_GPIO_PINS(225, 225);
DECLARE_XR_GPIO_PINS(226, 226);
DECLARE_XR_GPIO_PINS(227, 227);
DECLARE_XR_GPIO_PINS(228, 228);
DECLARE_XR_GPIO_PINS(229, 229);
DECLARE_XR_GPIO_PINS(230, 230);
DECLARE_XR_GPIO_PINS(231, 231);
DECLARE_XR_GPIO_PINS(232, 232);
DECLARE_XR_GPIO_PINS(233, 233);
DECLARE_XR_GPIO_PINS(234, 234);
static const unsigned int PAD_SPMI0_CLK_PINS[] = { 235 };
static const unsigned int PAD_SPMI0_DATA_PINS[] = { 236 };
static const unsigned int PAD_CLK_SYSTEM1_PINS[] = { 237 };
static const unsigned int PAD_CLK_SYSTEM2_PINS[] = { 238 };
static const unsigned int PAD_CLK_SLEEP_PINS[] = { 239 };
static const unsigned int PAD_RESET_IN_N_PINS[] = { 240 };
static const unsigned int PAD_RESET_OUT_N_PINS[] = { 241 };
static const unsigned int PAD_PW_HOLD_PINS[] = { 242 };
static const unsigned int PAD_PMU0_INT_N_PINS[] = { 243 };
static const unsigned int PAD_UFS_RESET_N_PINS[] = { 244 };
static const unsigned int PAD_UART5_RXD_PINS[] = { 245 };
static const unsigned int PAD_UART5_TXD_PINS[] = { 246 };
static const unsigned int PAD_DDR_RETENTION_PINS[] = { 247 };
static const unsigned int PAD_DDR5_5X_SEL_PINS[] = { 248 };
static const unsigned int PAD_DDR_RANK_PINS[] = { 249 };
static const unsigned int PAD_BOOT_FLASH_PINS[] = { 250 };
static const unsigned int PAD_BOOT_MODE0_PINS[] = { 251 };
static const unsigned int PAD_BOOT_MODE1_PINS[] = { 252 };
static const unsigned int PAD_IPTEST_MODE_PINS[] = { 253 };
static const unsigned int PAD_PTEST_MODE_PINS[] = { 254 };
static const unsigned int PAD_JTAG0_TCK_SWCLK_PINS[] = { 255 };
static const unsigned int PAD_JTAG0_TDI_PINS[] = { 256 };
static const unsigned int PAD_JTAG0_TDO_PINS[] = { 257 };
static const unsigned int PAD_JTAG0_TMS_SWDIO_PINS[] = { 258 };
static const unsigned int PAD_JTAG0_TRST_N_PINS[] = { 259 };

enum o1_function {
	XR_MUX_GPIO,
	XR_MUX_CAMFU_CLK,
	XR_MUX_CAMF_CLK,
	XR_MUX_CAMT_CLK,
	XR_MUX_CAMUT_CLK,
	XR_MUX_CAMU_CLK,
	XR_MUX_CAMW_MCLK,
	XR_MUX_CDC_CLK,
	XR_MUX_CIS_VSYNC_TELE,
	XR_MUX_CIS_VSYNC_ULTRA,
	XR_MUX_CIS_VSYNC_UT,
	XR_MUX_CIS_VSYNC_WIDE,
	XR_MUX_CLK_OUT,
	XR_MUX_DDIC0,
	XR_MUX_DDIC1,
	XR_MUX_DDR_DVFS_VDD_CHG_REQ,
	XR_MUX_EMMC,
	XR_MUX_I2C0,
	XR_MUX_I2C1,
	XR_MUX_I2C10,
	XR_MUX_I2C11,
	XR_MUX_I2C12,
	XR_MUX_I2C13,
	XR_MUX_I2C14,
	XR_MUX_I2C15,
	XR_MUX_I2C16,
	XR_MUX_I2C17,
	XR_MUX_I2C18,
	XR_MUX_I2C19,
	XR_MUX_I2C2,
	XR_MUX_I2C20,
	XR_MUX_I2C21,
	XR_MUX_I2C22,
	XR_MUX_I2C3,
	XR_MUX_I2C4,
	XR_MUX_I2C5,
	XR_MUX_I2C6,
	XR_MUX_I2C7,
	XR_MUX_I2C8,
	XR_MUX_I2C9,
	XR_MUX_I2S0,
	XR_MUX_I2S1,
	XR_MUX_I2S10,
	XR_MUX_I2S2,
	XR_MUX_I2S3,
	XR_MUX_I2S4,
	XR_MUX_I2S5,
	XR_MUX_I2S6,
	XR_MUX_I2S7,
	XR_MUX_I2S8,
	XR_MUX_I2S9,
	XR_MUX_I3C0,
	XR_MUX_I3C1,
	XR_MUX_I3C2,
	XR_MUX_I3C3,
	XR_MUX_I3C4,
	XR_MUX_I3C5,
	XR_MUX_I3C6,
	XR_MUX_I3C7,
	XR_MUX_ISP_STROBE,
	XR_MUX_JTAG1,
	XR_MUX_LPIS_WAKEUP,
	XR_MUX_LP_BOOT_MEM,
	XR_MUX_ONEWIRE0,
	XR_MUX_ONEWIRE1,
	XR_MUX_ONEWIRE2,
	XR_MUX_PCIE0,
	XR_MUX_PCIE1,
	XR_MUX_PDM0,
	XR_MUX_PDM1,
	XR_MUX_PDM2,
	XR_MUX_PWM0,
	XR_MUX_PWM1,
	XR_MUX_SPI0,
	XR_MUX_SPI1,
	XR_MUX_SPI10,
	XR_MUX_SPI11,
	XR_MUX_SPI12,
	XR_MUX_SPI2,
	XR_MUX_SPI4,
	XR_MUX_SPI5,
	XR_MUX_SPI6,
	XR_MUX_SPI8,
	XR_MUX_SPI9,
	XR_MUX_SYS_STATUS,
	XR_MUX_TRACE,
	XR_MUX_UART0_4,
	XR_MUX_UART10,
	XR_MUX_UART11,
	XR_MUX_UART12,
	XR_MUX_UART13,
	XR_MUX_UART14,
	XR_MUX_UART15,
	XR_MUX_UART16,
	XR_MUX_UART17,
	XR_MUX_UART1_4,
	XR_MUX_UART2_4,
	XR_MUX_UART3_4,
	XR_MUX_UART5,
	XR_MUX_UART6,
	XR_MUX_UART7,
	XR_MUX_UART8,
	XR_MUX_UART9,
	XR_MUX_USB_VBUS_VALID,
	XR_MUX_XRSE_BOOT_MEM,
	XR_MUX_DFX_DEBUG_SYS_TESTPIN_SEL_0,
	XR_MUX_DFX_DEBUG_SYS_TESTPIN_SEL_1,
	XR_MUX_DFX_DEBUG_SYS_TESTPIN_SEL_2,
	XR_MUX_DFX_DEBUG_SYS_TESTPIN_SEL_3,
	XR_MUX_DFX_DEBUG_SYS_TESTPIN_SRC_SEL,
	XR_MUX_TESTPIN_DFX_MISC_AO_0,
	XR_MUX_TESTPIN_DFX_MISC_AO_1,
	XR_MUX_TESTPIN_DFX_MISC_AO_10,
	XR_MUX_TESTPIN_DFX_MISC_AO_11,
	XR_MUX_TESTPIN_DFX_MISC_AO_12,
	XR_MUX_TESTPIN_DFX_MISC_AO_13,
	XR_MUX_TESTPIN_DFX_MISC_AO_14,
	XR_MUX_TESTPIN_DFX_MISC_AO_15,
	XR_MUX_TESTPIN_DFX_MISC_AO_16,
	XR_MUX_TESTPIN_DFX_MISC_AO_17,
	XR_MUX_TESTPIN_DFX_MISC_AO_18,
	XR_MUX_TESTPIN_DFX_MISC_AO_19,
	XR_MUX_TESTPIN_DFX_MISC_AO_2,
	XR_MUX_TESTPIN_DFX_MISC_AO_20,
	XR_MUX_TESTPIN_DFX_MISC_AO_21,
	XR_MUX_TESTPIN_DFX_MISC_AO_22,
	XR_MUX_TESTPIN_DFX_MISC_AO_23,
	XR_MUX_TESTPIN_DFX_MISC_AO_24,
	XR_MUX_TESTPIN_DFX_MISC_AO_25,
	XR_MUX_TESTPIN_DFX_MISC_AO_26,
	XR_MUX_TESTPIN_DFX_MISC_AO_27,
	XR_MUX_TESTPIN_DFX_MISC_AO_28,
	XR_MUX_TESTPIN_DFX_MISC_AO_29,
	XR_MUX_TESTPIN_DFX_MISC_AO_3,
	XR_MUX_TESTPIN_DFX_MISC_AO_30,
	XR_MUX_TESTPIN_DFX_MISC_AO_31,
	XR_MUX_TESTPIN_DFX_MISC_AO_4,
	XR_MUX_TESTPIN_DFX_MISC_AO_5,
	XR_MUX_TESTPIN_DFX_MISC_AO_6,
	XR_MUX_TESTPIN_DFX_MISC_AO_7,
	XR_MUX_TESTPIN_DFX_MISC_AO_8,
	XR_MUX_TESTPIN_DFX_MISC_AO_9,
	XR_MUX_TESTPIN_PERI_0,
	XR_MUX_TESTPIN_PERI_1,
	XR_MUX_TESTPIN_PERI_10,
	XR_MUX_TESTPIN_PERI_11,
	XR_MUX_TESTPIN_PERI_12,
	XR_MUX_TESTPIN_PERI_13,
	XR_MUX_TESTPIN_PERI_14,
	XR_MUX_TESTPIN_PERI_15,
	XR_MUX_TESTPIN_PERI_16,
	XR_MUX_TESTPIN_PERI_17,
	XR_MUX_TESTPIN_PERI_18,
	XR_MUX_TESTPIN_PERI_19,
	XR_MUX_TESTPIN_PERI_2,
	XR_MUX_TESTPIN_PERI_20,
	XR_MUX_TESTPIN_PERI_21,
	XR_MUX_TESTPIN_PERI_22,
	XR_MUX_TESTPIN_PERI_23,
	XR_MUX_TESTPIN_PERI_24,
	XR_MUX_TESTPIN_PERI_25,
	XR_MUX_TESTPIN_PERI_26,
	XR_MUX_TESTPIN_PERI_27,
	XR_MUX_TESTPIN_PERI_28,
	XR_MUX_TESTPIN_PERI_29,
	XR_MUX_TESTPIN_PERI_3,
	XR_MUX_TESTPIN_PERI_30,
	XR_MUX_TESTPIN_PERI_31,
	XR_MUX_TESTPIN_PERI_4,
	XR_MUX_TESTPIN_PERI_5,
	XR_MUX_TESTPIN_PERI_6,
	XR_MUX_TESTPIN_PERI_7,
	XR_MUX_TESTPIN_PERI_8,
	XR_MUX_TESTPIN_PERI_9,
	XR_MUX_TESTPIN_SEL_0,
	XR_MUX_TESTPIN_SEL_1,
	XR_MUX_TESTPIN_SEL_2,
	XR_MUX_TESTPIN_SEL_3,
	XR_MUX_TESTPIN_SEL_4,
	XR_MUX_TESTPIN_SEL_5,
	XR_MUX_TESTPIN_SEL_6,
	XR_MUX_TESTPIN_SEL_HW_0,
	XR_MUX_TESTPIN_SEL_HW_1,
	XR_MUX_TESTPIN_SEL_HW_2,
	XR_MUX_TESTPIN_SEL_HW_3,
	XR_MUX_TESTPIN_SEL_HW_4,
	XR_MUX_TESTPIN_SEL_HW_5,
	XR_MUX_TESTPIN_SEL_HW_6,
	XR_MUX_TESTPIN_SEL_HW_7,
	XR_MUX_TESTPIN_SEL_HW_8,
	XR_MUX_TESTPIN_SEL_HW_9,
	XR_MUX_TESTPIN_SEL_SRC_CFG,
	XR_MUX_TESTPIN_SRC_SEL,
	XR_MUX_LPIS_GPIO_SE_00,
	XR_MUX_LPIS_GPIO_SE_01,
	XR_MUX_LPIS_GPIO_SE_02,
	XR_MUX_LPIS_GPIO_SE_03,
	XR_MUX_LPIS_GPIO_SE_04,
	XR_MUX_LPIS_GPIO_SE_05,
	XR_MUX_LPIS_GPIO_SE_06,
	XR_MUX_LPIS_GPIO_SE_07,
	XR_MUX_PERI_GPIO_SE_08,
	XR_MUX_PERI_GPIO_SE_09,
	XR_MUX_PERI_GPIO_SE_10,
	XR_MUX_PERI_GPIO_SE_11,
	XR_MUX_PERI_GPIO_SE_12,
	XR_MUX_PERI_GPIO_SE_13,
	XR_MUX_PERI_GPIO_SE_14,
	XR_MUX_PERI_GPIO_SE_15,
	XR_MUX__,
};

static const char * const GPIO_GROUPS[] = {
	"PAD_GPIO_000", "PAD_GPIO_001", "PAD_GPIO_002", "PAD_GPIO_003",
	"PAD_GPIO_004", "PAD_GPIO_005", "PAD_GPIO_006", "PAD_GPIO_007",
	"PAD_GPIO_008", "PAD_GPIO_009", "PAD_GPIO_010", "PAD_GPIO_011",
	"PAD_GPIO_012", "PAD_GPIO_013", "PAD_GPIO_014", "PAD_GPIO_015",
	"PAD_GPIO_016", "PAD_GPIO_017", "PAD_GPIO_018", "PAD_GPIO_019",
	"PAD_GPIO_020", "PAD_GPIO_021", "PAD_GPIO_022", "PAD_GPIO_023",
	"PAD_GPIO_024", "PAD_GPIO_025", "PAD_GPIO_026", "PAD_GPIO_027",
	"PAD_GPIO_028", "PAD_GPIO_029", "PAD_GPIO_030", "PAD_GPIO_031",
	"PAD_GPIO_032", "PAD_GPIO_033", "PAD_GPIO_034", "PAD_GPIO_035",
	"PAD_GPIO_036", "PAD_GPIO_037", "PAD_GPIO_038", "PAD_GPIO_039",
	"PAD_GPIO_040", "PAD_GPIO_041", "PAD_GPIO_042", "PAD_GPIO_043",
	"PAD_GPIO_044", "PAD_GPIO_045", "PAD_GPIO_046", "PAD_GPIO_047",
	"PAD_GPIO_048", "PAD_GPIO_049", "PAD_GPIO_050", "PAD_GPIO_051",
	"PAD_GPIO_052", "PAD_GPIO_053", "PAD_GPIO_054", "PAD_GPIO_055",
	"PAD_GPIO_056", "PAD_GPIO_057", "PAD_GPIO_058", "PAD_GPIO_059",
	"PAD_GPIO_060", "PAD_GPIO_061", "PAD_GPIO_062", "PAD_GPIO_063",
	"PAD_GPIO_064", "PAD_GPIO_065", "PAD_GPIO_066", "PAD_GPIO_067",
	"PAD_GPIO_068", "PAD_GPIO_069", "PAD_GPIO_070", "PAD_GPIO_071",
	"PAD_GPIO_072", "PAD_GPIO_073", "PAD_GPIO_074", "PAD_GPIO_075",
	"PAD_GPIO_076", "PAD_GPIO_077", "PAD_GPIO_078", "PAD_GPIO_079",
	"PAD_GPIO_080", "PAD_GPIO_081", "PAD_GPIO_082", "PAD_GPIO_083",
	"PAD_GPIO_084", "PAD_GPIO_085", "PAD_GPIO_086", "PAD_GPIO_087",
	"PAD_GPIO_088", "PAD_GPIO_089", "PAD_GPIO_090", "PAD_GPIO_091",
	"PAD_GPIO_092", "PAD_GPIO_093", "PAD_GPIO_094", "PAD_GPIO_095",
	"PAD_GPIO_096", "PAD_GPIO_097", "PAD_GPIO_098", "PAD_GPIO_099",
	"PAD_GPIO_100", "PAD_GPIO_101", "PAD_GPIO_102", "PAD_GPIO_103",
	"PAD_GPIO_104", "PAD_GPIO_105", "PAD_GPIO_106", "PAD_GPIO_107",
	"PAD_GPIO_108", "PAD_GPIO_109", "PAD_GPIO_110", "PAD_GPIO_111",
	"PAD_GPIO_112", "PAD_GPIO_113", "PAD_GPIO_114", "PAD_GPIO_115",
	"PAD_GPIO_116", "PAD_GPIO_117", "PAD_GPIO_118", "PAD_GPIO_119",
	"PAD_GPIO_120", "PAD_GPIO_121", "PAD_GPIO_122", "PAD_GPIO_123",
	"PAD_GPIO_124", "PAD_GPIO_125", "PAD_GPIO_126", "PAD_GPIO_127",
	"PAD_GPIO_128", "PAD_GPIO_129", "PAD_GPIO_130", "PAD_GPIO_131",
	"PAD_GPIO_132", "PAD_GPIO_133", "PAD_GPIO_134", "PAD_GPIO_135",
	"PAD_GPIO_136", "PAD_GPIO_137", "PAD_GPIO_138", "PAD_GPIO_139",
	"PAD_GPIO_140", "PAD_GPIO_141", "PAD_GPIO_142", "PAD_GPIO_143",
	"PAD_GPIO_144", "PAD_GPIO_145", "PAD_GPIO_146", "PAD_GPIO_147",
	"PAD_GPIO_148", "PAD_GPIO_149", "PAD_GPIO_150", "PAD_GPIO_151",
	"PAD_GPIO_152", "PAD_GPIO_153", "PAD_GPIO_154", "PAD_GPIO_155",
	"PAD_GPIO_156", "PAD_GPIO_157", "PAD_GPIO_158", "PAD_GPIO_159",
	"PAD_GPIO_160", "PAD_GPIO_161", "PAD_GPIO_162", "PAD_GPIO_163",
	"PAD_GPIO_164", "PAD_GPIO_165", "PAD_GPIO_166", "PAD_GPIO_167",
	"PAD_GPIO_168", "PAD_GPIO_169", "PAD_GPIO_170", "PAD_GPIO_171",
	"PAD_GPIO_172", "PAD_GPIO_173", "PAD_GPIO_174", "PAD_GPIO_175",
	"PAD_GPIO_176", "PAD_GPIO_177", "PAD_GPIO_178", "PAD_GPIO_179",
	"PAD_GPIO_180", "PAD_GPIO_181", "PAD_GPIO_182", "PAD_GPIO_183",
	"PAD_GPIO_184", "PAD_GPIO_185", "PAD_GPIO_186", "PAD_GPIO_187",
	"PAD_GPIO_188", "PAD_GPIO_189", "PAD_GPIO_190", "PAD_GPIO_191",
	"PAD_GPIO_192", "PAD_GPIO_193", "PAD_GPIO_194", "PAD_GPIO_195",
	"PAD_GPIO_196", "PAD_GPIO_197", "PAD_GPIO_198", "PAD_GPIO_199",
	"PAD_GPIO_200", "PAD_GPIO_201", "PAD_GPIO_202", "PAD_GPIO_203",
	"PAD_GPIO_204", "PAD_GPIO_205", "PAD_GPIO_206", "PAD_GPIO_207",
	"PAD_GPIO_208", "PAD_GPIO_209", "PAD_GPIO_210", "PAD_GPIO_211",
	"PAD_GPIO_212", "PAD_GPIO_213", "PAD_GPIO_214", "PAD_GPIO_215",
	"PAD_GPIO_216", "PAD_GPIO_217", "PAD_GPIO_218", "PAD_GPIO_219",
	"PAD_GPIO_220", "PAD_GPIO_221", "PAD_GPIO_222", "PAD_GPIO_223",
	"PAD_GPIO_224", "PAD_GPIO_225", "PAD_GPIO_226", "PAD_GPIO_227",
	"PAD_GPIO_228", "PAD_GPIO_229", "PAD_GPIO_230", "PAD_GPIO_231",
	"PAD_GPIO_232", "PAD_GPIO_233", "PAD_GPIO_234"
};

static const char * const CAMFU_CLK_GROUPS[] = {
	"PAD_GPIO_202"
};

static const char * const CAMF_CLK_GROUPS[] = {
	"PAD_GPIO_194", "PAD_GPIO_226"
};

static const char * const CAMT_CLK_GROUPS[] = {
	"PAD_GPIO_184", "PAD_GPIO_224"
};

static const char * const CAMUT_CLK_GROUPS[] = {
	"PAD_GPIO_198"
};

static const char * const CAMU_CLK_GROUPS[] = {
	"PAD_GPIO_190"
};

static const char * const CAMW_MCLK_GROUPS[] = {
	"PAD_GPIO_054", "PAD_GPIO_179"
};

static const char * const CDC_CLK_GROUPS[] = {
	"PAD_GPIO_060"
};

static const char * const CIS_VSYNC_TELE_GROUPS[] = {
	"PAD_GPIO_187"
};

static const char * const CIS_VSYNC_ULTRA_GROUPS[] = {
	"PAD_GPIO_193"
};

static const char * const CIS_VSYNC_UT_GROUPS[] = {
	"PAD_GPIO_199"
};

static const char * const CIS_VSYNC_WIDE_GROUPS[] = {
	"PAD_GPIO_181"
};

static const char * const CLK_OUT_GROUPS[] = {
	"PAD_GPIO_234"
};

static const char * const DDIC0_GROUPS[] = {
	"PAD_GPIO_141", "PAD_GPIO_149", "PAD_GPIO_210", "PAD_GPIO_211"
};

static const char * const DDIC1_GROUPS[] = {
	"PAD_GPIO_203", "PAD_GPIO_204", "PAD_GPIO_212", "PAD_GPIO_215"
};

static const char * const DDR_DVFS_VDD_CHG_REQ_GROUPS[] = {
	"PAD_GPIO_098"
};

static const char * const EMMC_GROUPS[] = {
	"PAD_GPIO_224", "PAD_GPIO_225", "PAD_GPIO_226", "PAD_GPIO_227",
	"PAD_GPIO_228", "PAD_GPIO_229", "PAD_GPIO_230", "PAD_GPIO_231",
	"PAD_GPIO_232", "PAD_GPIO_233", "PAD_GPIO_234"
};

static const char * const I2C0_GROUPS[] = {
	"PAD_GPIO_116", "PAD_GPIO_117"
};

static const char * const I2C1_GROUPS[] = {
	"PAD_GPIO_120", "PAD_GPIO_121"
};

static const char * const I2C10_GROUPS[] = {
	"PAD_GPIO_136", "PAD_GPIO_137"
};

static const char * const I2C11_GROUPS[] = {
	"PAD_GPIO_099", "PAD_GPIO_100"
};

static const char * const I2C12_GROUPS[] = {
	"PAD_GPIO_156", "PAD_GPIO_157"
};

static const char * const I2C13_GROUPS[] = {
	"PAD_GPIO_102", "PAD_GPIO_103"
};

static const char * const I2C14_GROUPS[] = {
	"PAD_GPIO_171", "PAD_GPIO_172"
};

static const char * const I2C15_GROUPS[] = {
	"PAD_GPIO_009", "PAD_GPIO_010"
};

static const char * const I2C16_GROUPS[] = {
	"PAD_GPIO_007", "PAD_GPIO_008"
};

static const char * const I2C17_GROUPS[] = {
	"PAD_GPIO_017", "PAD_GPIO_018"
};

static const char * const I2C18_GROUPS[] = {
	"PAD_GPIO_019", "PAD_GPIO_020"
};

static const char * const I2C19_GROUPS[] = {
	"PAD_GPIO_029", "PAD_GPIO_030"
};

static const char * const I2C2_GROUPS[] = {
	"PAD_GPIO_227", "PAD_GPIO_228"
};

static const char * const I2C20_GROUPS[] = {
	"PAD_GPIO_232", "PAD_GPIO_233"
};

static const char * const I2C21_GROUPS[] = {
	"PAD_GPIO_196", "PAD_GPIO_197", "PAD_GPIO_212", "PAD_GPIO_213"
};

static const char * const I2C22_GROUPS[] = {
	"PAD_GPIO_200", "PAD_GPIO_201", "PAD_GPIO_214", "PAD_GPIO_215"
};

static const char * const I2C3_GROUPS[] = {
	"PAD_GPIO_134", "PAD_GPIO_135"
};

static const char * const I2C4_GROUPS[] = {
	"PAD_GPIO_082", "PAD_GPIO_083"
};

static const char * const I2C5_GROUPS[] = {
	"PAD_GPIO_089", "PAD_GPIO_090"
};

static const char * const I2C6_GROUPS[] = {
	"PAD_GPIO_092", "PAD_GPIO_093"
};

static const char * const I2C7_GROUPS[] = {
	"PAD_GPIO_208", "PAD_GPIO_209"
};

static const char * const I2C8_GROUPS[] = {
	"PAD_GPIO_152", "PAD_GPIO_153"
};

static const char * const I2C9_GROUPS[] = {
	"PAD_GPIO_205", "PAD_GPIO_206"
};

static const char * const I2S0_GROUPS[] = {
	"PAD_GPIO_052", "PAD_GPIO_053", "PAD_GPIO_054", "PAD_GPIO_066"
};

static const char * const I2S1_GROUPS[] = {
	"PAD_GPIO_031", "PAD_GPIO_032", "PAD_GPIO_033", "PAD_GPIO_034"
};

static const char * const I2S10_GROUPS[] = {
	"PAD_GPIO_031", "PAD_GPIO_032", "PAD_GPIO_033", "PAD_GPIO_034",
	"PAD_GPIO_041", "PAD_GPIO_042", "PAD_GPIO_043", "PAD_GPIO_044",
	"PAD_GPIO_045", "PAD_GPIO_046", "PAD_GPIO_047", "PAD_GPIO_048",
	"PAD_GPIO_052", "PAD_GPIO_053", "PAD_GPIO_054", "PAD_GPIO_062",
	"PAD_GPIO_063", "PAD_GPIO_064", "PAD_GPIO_065", "PAD_GPIO_066"
};

static const char * const I2S2_GROUPS[] = {
	"PAD_GPIO_041", "PAD_GPIO_042", "PAD_GPIO_043", "PAD_GPIO_044"
};

static const char * const I2S3_GROUPS[] = {
	"PAD_GPIO_045", "PAD_GPIO_046", "PAD_GPIO_047", "PAD_GPIO_048"
};

static const char * const I2S4_GROUPS[] = {
	"PAD_GPIO_062", "PAD_GPIO_063", "PAD_GPIO_064", "PAD_GPIO_065"
};

static const char * const I2S5_GROUPS[] = {
	"PAD_GPIO_052", "PAD_GPIO_053", "PAD_GPIO_054", "PAD_GPIO_066"
};

static const char * const I2S6_GROUPS[] = {
	"PAD_GPIO_031", "PAD_GPIO_032", "PAD_GPIO_033", "PAD_GPIO_034"
};

static const char * const I2S7_GROUPS[] = {
	"PAD_GPIO_041", "PAD_GPIO_042", "PAD_GPIO_043", "PAD_GPIO_044"
};

static const char * const I2S8_GROUPS[] = {
	"PAD_GPIO_045", "PAD_GPIO_046", "PAD_GPIO_047", "PAD_GPIO_048"
};

static const char * const I2S9_GROUPS[] = {
	"PAD_GPIO_062", "PAD_GPIO_063", "PAD_GPIO_064", "PAD_GPIO_065"
};

static const char * const I3C0_GROUPS[] = {
	"PAD_GPIO_107", "PAD_GPIO_108"
};

static const char * const I3C1_GROUPS[] = {
	"PAD_GPIO_021", "PAD_GPIO_022"
};

static const char * const I3C2_GROUPS[] = {
	"PAD_GPIO_039", "PAD_GPIO_040"
};

static const char * const I3C3_GROUPS[] = {
	"PAD_GPIO_185", "PAD_GPIO_186"
};

static const char * const I3C4_GROUPS[] = {
	"PAD_GPIO_177", "PAD_GPIO_178", "PAD_GPIO_220", "PAD_GPIO_221"
};

static const char * const I3C5_GROUPS[] = {
	"PAD_GPIO_182", "PAD_GPIO_183"
};

static const char * const I3C6_GROUPS[] = {
	"PAD_GPIO_188", "PAD_GPIO_189"
};

static const char * const I3C7_GROUPS[] = {
	"PAD_GPIO_185", "PAD_GPIO_186"
};

static const char * const ISP_STROBE_GROUPS[] = {
	"PAD_GPIO_106"
};

static const char * const JTAG1_GROUPS[] = {
	"PAD_GPIO_014", "PAD_GPIO_015", "PAD_GPIO_016"
};

static const char * const LPIS_WAKEUP_GROUPS[] = {
	"PAD_GPIO_000"
};

static const char * const LP_BOOT_MEM_GROUPS[] = {
	"PAD_GPIO_168"
};

static const char * const ONEWIRE0_GROUPS[] = {
	"PAD_GPIO_138"
};

static const char * const ONEWIRE1_GROUPS[] = {
	"PAD_GPIO_139"
};

static const char * const ONEWIRE2_GROUPS[] = {
	"PAD_GPIO_140"
};

static const char * const PCIE0_GROUPS[] = {
	"PAD_GPIO_219", "PAD_GPIO_220"
};

static const char * const PCIE1_GROUPS[] = {
	"PAD_GPIO_222", "PAD_GPIO_223"
};

static const char * const PDM0_GROUPS[] = {
	"PAD_GPIO_001", "PAD_GPIO_002"
};

static const char * const PDM1_GROUPS[] = {
	"PAD_GPIO_126", "PAD_GPIO_127"
};

static const char * const PDM2_GROUPS[] = {
	"PAD_GPIO_001", "PAD_GPIO_002", "PAD_GPIO_126", "PAD_GPIO_127"
};

static const char * const PWM0_GROUPS[] = {
	"PAD_GPIO_150"
};

static const char * const PWM1_GROUPS[] = {
	"PAD_GPIO_151"
};

static const char * const SPI0_GROUPS[] = {
	"PAD_GPIO_159", "PAD_GPIO_160", "PAD_GPIO_161", "PAD_GPIO_162"
};

static const char * const SPI1_GROUPS[] = {
	"PAD_GPIO_163", "PAD_GPIO_164", "PAD_GPIO_165", "PAD_GPIO_166"
};

static const char * const SPI10_GROUPS[] = {
	"PAD_GPIO_021", "PAD_GPIO_022", "PAD_GPIO_023", "PAD_GPIO_024"
};

static const char * const SPI11_GROUPS[] = {
	"PAD_GPIO_025", "PAD_GPIO_026", "PAD_GPIO_027", "PAD_GPIO_028"
};

static const char * const SPI12_GROUPS[] = {
	"PAD_GPIO_171", "PAD_GPIO_172", "PAD_GPIO_173", "PAD_GPIO_174"
};

static const char * const SPI2_GROUPS[] = {
	"PAD_GPIO_067", "PAD_GPIO_068", "PAD_GPIO_069", "PAD_GPIO_070",
	"PAD_GPIO_077", "PAD_GPIO_078", "PAD_GPIO_079", "PAD_GPIO_080",
	"PAD_GPIO_094", "PAD_GPIO_095", "PAD_GPIO_096", "PAD_GPIO_097"
};

static const char * const SPI4_GROUPS[] = {
	"PAD_GPIO_107", "PAD_GPIO_108", "PAD_GPIO_109", "PAD_GPIO_110"
};

static const char * const SPI5_GROUPS[] = {
	"PAD_GPIO_113", "PAD_GPIO_114", "PAD_GPIO_115", "PAD_GPIO_116",
	"PAD_GPIO_117", "PAD_GPIO_118", "PAD_GPIO_119"
};

static const char * const SPI6_GROUPS[] = {
	"PAD_GPIO_120", "PAD_GPIO_121", "PAD_GPIO_122", "PAD_GPIO_123",
	"PAD_GPIO_124", "PAD_GPIO_125", "PAD_GPIO_132"
};

static const char * const SPI8_GROUPS[] = {
	"PAD_GPIO_067", "PAD_GPIO_068", "PAD_GPIO_069", "PAD_GPIO_070",
	"PAD_GPIO_077", "PAD_GPIO_078", "PAD_GPIO_079", "PAD_GPIO_080"
};

static const char * const SPI9_GROUPS[] = {
	"PAD_GPIO_067", "PAD_GPIO_068", "PAD_GPIO_069", "PAD_GPIO_070",
	"PAD_GPIO_071", "PAD_GPIO_072", "PAD_GPIO_073", "PAD_GPIO_074",
	"PAD_GPIO_077", "PAD_GPIO_078", "PAD_GPIO_079", "PAD_GPIO_080"
};

static const char * const SYS_STATUS_GROUPS[] = {
	"PAD_GPIO_051"
};

static const char * const TRACE_GROUPS[] = {
	"PAD_GPIO_082", "PAD_GPIO_083", "PAD_GPIO_086", "PAD_GPIO_087",
	"PAD_GPIO_088", "PAD_GPIO_089", "PAD_GPIO_090", "PAD_GPIO_091",
	"PAD_GPIO_092", "PAD_GPIO_093", "PAD_GPIO_094", "PAD_GPIO_095",
	"PAD_GPIO_096", "PAD_GPIO_097", "PAD_GPIO_099", "PAD_GPIO_100",
	"PAD_GPIO_101", "PAD_GPIO_102", "PAD_GPIO_103", "PAD_GPIO_104",
	"PAD_GPIO_105", "PAD_GPIO_106", "PAD_GPIO_107", "PAD_GPIO_108",
	"PAD_GPIO_109", "PAD_GPIO_110", "PAD_GPIO_112", "PAD_GPIO_113",
	"PAD_GPIO_114", "PAD_GPIO_115", "PAD_GPIO_116", "PAD_GPIO_117",
	"PAD_GPIO_118", "PAD_GPIO_119"
};

static const char * const UART0_4_GROUPS[] = {
	"PAD_GPIO_077", "PAD_GPIO_078", "PAD_GPIO_079", "PAD_GPIO_080"
};

static const char * const UART10_GROUPS[] = {
	"PAD_GPIO_173", "PAD_GPIO_174"
};

static const char * const UART11_GROUPS[] = {
	"PAD_GPIO_009", "PAD_GPIO_010"
};

static const char * const UART12_GROUPS[] = {
	"PAD_GPIO_009", "PAD_GPIO_010"
};

static const char * const UART13_GROUPS[] = {
	"PAD_GPIO_009", "PAD_GPIO_010", "PAD_GPIO_082", "PAD_GPIO_083"
};

static const char * const UART14_GROUPS[] = {
	"PAD_GPIO_084", "PAD_GPIO_085"
};

static const char * const UART15_GROUPS[] = {
	"PAD_GPIO_084", "PAD_GPIO_085"
};

static const char * const UART16_GROUPS[] = {
	"PAD_GPIO_084", "PAD_GPIO_085"
};

static const char * const UART17_GROUPS[] = {
	"PAD_GPIO_084", "PAD_GPIO_085"
};

static const char * const UART1_4_GROUPS[] = {
	"PAD_GPIO_035", "PAD_GPIO_036", "PAD_GPIO_037", "PAD_GPIO_038"
};

static const char * const UART2_4_GROUPS[] = {
	"PAD_GPIO_056", "PAD_GPIO_057", "PAD_GPIO_058", "PAD_GPIO_059"
};

static const char * const UART3_4_GROUPS[] = {
	"PAD_GPIO_128", "PAD_GPIO_129", "PAD_GPIO_130", "PAD_GPIO_131"
};

static const char * const UART5_GROUPS[] = {
	"PAD_GPIO_003", "PAD_GPIO_004"
};

static const char * const UART6_GROUPS[] = {
	"PAD_GPIO_084", "PAD_GPIO_085"
};

static const char * const UART7_GROUPS[] = {
	"PAD_GPIO_009", "PAD_GPIO_010"
};

static const char * const UART8_GROUPS[] = {
	"PAD_GPIO_173", "PAD_GPIO_174"
};

static const char * const UART9_GROUPS[] = {
	"PAD_GPIO_009", "PAD_GPIO_010"
};

static const char * const USB_VBUS_VALID_GROUPS[] = {
	"PAD_GPIO_049"
};

static const char * const XRSE_BOOT_MEM_GROUPS[] = {
	"PAD_GPIO_140"
};

static const char * const DFX_DEBUG_SYS_TESTPIN_SEL_0_GROUPS[] = {
	"PAD_GPIO_036"
};

static const char * const DFX_DEBUG_SYS_TESTPIN_SEL_1_GROUPS[] = {
	"PAD_GPIO_037"
};

static const char * const DFX_DEBUG_SYS_TESTPIN_SEL_2_GROUPS[] = {
	"PAD_GPIO_038"
};

static const char * const DFX_DEBUG_SYS_TESTPIN_SEL_3_GROUPS[] = {
	"PAD_GPIO_039"
};

static const char * const DFX_DEBUG_SYS_TESTPIN_SRC_SEL_GROUPS[] = {
	"PAD_GPIO_035"
};

static const char * const TESTPIN_DFX_MISC_AO_0_GROUPS[] = {
	"PAD_GPIO_003"
};

static const char * const TESTPIN_DFX_MISC_AO_1_GROUPS[] = {
	"PAD_GPIO_004"
};

static const char * const TESTPIN_DFX_MISC_AO_10_GROUPS[] = {
	"PAD_GPIO_013"
};

static const char * const TESTPIN_DFX_MISC_AO_11_GROUPS[] = {
	"PAD_GPIO_014"
};

static const char * const TESTPIN_DFX_MISC_AO_12_GROUPS[] = {
	"PAD_GPIO_015"
};

static const char * const TESTPIN_DFX_MISC_AO_13_GROUPS[] = {
	"PAD_GPIO_016"
};

static const char * const TESTPIN_DFX_MISC_AO_14_GROUPS[] = {
	"PAD_GPIO_017"
};

static const char * const TESTPIN_DFX_MISC_AO_15_GROUPS[] = {
	"PAD_GPIO_018"
};

static const char * const TESTPIN_DFX_MISC_AO_16_GROUPS[] = {
	"PAD_GPIO_019"
};

static const char * const TESTPIN_DFX_MISC_AO_17_GROUPS[] = {
	"PAD_GPIO_020"
};

static const char * const TESTPIN_DFX_MISC_AO_18_GROUPS[] = {
	"PAD_GPIO_021"
};

static const char * const TESTPIN_DFX_MISC_AO_19_GROUPS[] = {
	"PAD_GPIO_022"
};

static const char * const TESTPIN_DFX_MISC_AO_2_GROUPS[] = {
	"PAD_GPIO_005"
};

static const char * const TESTPIN_DFX_MISC_AO_20_GROUPS[] = {
	"PAD_GPIO_023"
};

static const char * const TESTPIN_DFX_MISC_AO_21_GROUPS[] = {
	"PAD_GPIO_024"
};

static const char * const TESTPIN_DFX_MISC_AO_22_GROUPS[] = {
	"PAD_GPIO_025"
};

static const char * const TESTPIN_DFX_MISC_AO_23_GROUPS[] = {
	"PAD_GPIO_026"
};

static const char * const TESTPIN_DFX_MISC_AO_24_GROUPS[] = {
	"PAD_GPIO_027"
};

static const char * const TESTPIN_DFX_MISC_AO_25_GROUPS[] = {
	"PAD_GPIO_028"
};

static const char * const TESTPIN_DFX_MISC_AO_26_GROUPS[] = {
	"PAD_GPIO_029"
};

static const char * const TESTPIN_DFX_MISC_AO_27_GROUPS[] = {
	"PAD_GPIO_030"
};

static const char * const TESTPIN_DFX_MISC_AO_28_GROUPS[] = {
	"PAD_GPIO_031"
};

static const char * const TESTPIN_DFX_MISC_AO_29_GROUPS[] = {
	"PAD_GPIO_032"
};

static const char * const TESTPIN_DFX_MISC_AO_3_GROUPS[] = {
	"PAD_GPIO_006"
};

static const char * const TESTPIN_DFX_MISC_AO_30_GROUPS[] = {
	"PAD_GPIO_033"
};

static const char * const TESTPIN_DFX_MISC_AO_31_GROUPS[] = {
	"PAD_GPIO_034"
};

static const char * const TESTPIN_DFX_MISC_AO_4_GROUPS[] = {
	"PAD_GPIO_007"
};

static const char * const TESTPIN_DFX_MISC_AO_5_GROUPS[] = {
	"PAD_GPIO_008"
};

static const char * const TESTPIN_DFX_MISC_AO_6_GROUPS[] = {
	"PAD_GPIO_009"
};

static const char * const TESTPIN_DFX_MISC_AO_7_GROUPS[] = {
	"PAD_GPIO_010"
};

static const char * const TESTPIN_DFX_MISC_AO_8_GROUPS[] = {
	"PAD_GPIO_011"
};

static const char * const TESTPIN_DFX_MISC_AO_9_GROUPS[] = {
	"PAD_GPIO_012"
};

static const char * const TESTPIN_PERI_0_GROUPS[] = {
	"PAD_GPIO_095"
};

static const char * const TESTPIN_PERI_1_GROUPS[] = {
	"PAD_GPIO_096"
};

static const char * const TESTPIN_PERI_10_GROUPS[] = {
	"PAD_GPIO_106"
};

static const char * const TESTPIN_PERI_11_GROUPS[] = {
	"PAD_GPIO_107"
};

static const char * const TESTPIN_PERI_12_GROUPS[] = {
	"PAD_GPIO_108"
};

static const char * const TESTPIN_PERI_13_GROUPS[] = {
	"PAD_GPIO_109"
};

static const char * const TESTPIN_PERI_14_GROUPS[] = {
	"PAD_GPIO_110"
};

static const char * const TESTPIN_PERI_15_GROUPS[] = {
	"PAD_GPIO_111"
};

static const char * const TESTPIN_PERI_16_GROUPS[] = {
	"PAD_GPIO_112"
};

static const char * const TESTPIN_PERI_17_GROUPS[] = {
	"PAD_GPIO_113"
};

static const char * const TESTPIN_PERI_18_GROUPS[] = {
	"PAD_GPIO_114"
};

static const char * const TESTPIN_PERI_19_GROUPS[] = {
	"PAD_GPIO_115"
};

static const char * const TESTPIN_PERI_2_GROUPS[] = {
	"PAD_GPIO_097"
};

static const char * const TESTPIN_PERI_20_GROUPS[] = {
	"PAD_GPIO_116"
};

static const char * const TESTPIN_PERI_21_GROUPS[] = {
	"PAD_GPIO_117"
};

static const char * const TESTPIN_PERI_22_GROUPS[] = {
	"PAD_GPIO_118"
};

static const char * const TESTPIN_PERI_23_GROUPS[] = {
	"PAD_GPIO_119"
};

static const char * const TESTPIN_PERI_24_GROUPS[] = {
	"PAD_GPIO_120"
};

static const char * const TESTPIN_PERI_25_GROUPS[] = {
	"PAD_GPIO_121"
};

static const char * const TESTPIN_PERI_26_GROUPS[] = {
	"PAD_GPIO_122"
};

static const char * const TESTPIN_PERI_27_GROUPS[] = {
	"PAD_GPIO_123"
};

static const char * const TESTPIN_PERI_28_GROUPS[] = {
	"PAD_GPIO_124"
};

static const char * const TESTPIN_PERI_29_GROUPS[] = {
	"PAD_GPIO_125"
};

static const char * const TESTPIN_PERI_3_GROUPS[] = {
	"PAD_GPIO_098"
};

static const char * const TESTPIN_PERI_30_GROUPS[] = {
	"PAD_GPIO_126"
};

static const char * const TESTPIN_PERI_31_GROUPS[] = {
	"PAD_GPIO_127"
};

static const char * const TESTPIN_PERI_4_GROUPS[] = {
	"PAD_GPIO_099"
};

static const char * const TESTPIN_PERI_5_GROUPS[] = {
	"PAD_GPIO_100"
};

static const char * const TESTPIN_PERI_6_GROUPS[] = {
	"PAD_GPIO_102"
};

static const char * const TESTPIN_PERI_7_GROUPS[] = {
	"PAD_GPIO_103"
};

static const char * const TESTPIN_PERI_8_GROUPS[] = {
	"PAD_GPIO_104"
};

static const char * const TESTPIN_PERI_9_GROUPS[] = {
	"PAD_GPIO_105"
};

static const char * const TESTPIN_SEL_0_GROUPS[] = {
	"PAD_GPIO_040"
};

static const char * const TESTPIN_SEL_1_GROUPS[] = {
	"PAD_GPIO_041"
};

static const char * const TESTPIN_SEL_2_GROUPS[] = {
	"PAD_GPIO_042"
};

static const char * const TESTPIN_SEL_3_GROUPS[] = {
	"PAD_GPIO_043"
};

static const char * const TESTPIN_SEL_4_GROUPS[] = {
	"PAD_GPIO_044"
};

static const char * const TESTPIN_SEL_5_GROUPS[] = {
	"PAD_GPIO_045"
};

static const char * const TESTPIN_SEL_6_GROUPS[] = {
	"PAD_GPIO_046"
};

static const char * const TESTPIN_SEL_HW_0_GROUPS[] = {
	"PAD_GPIO_082"
};

static const char * const TESTPIN_SEL_HW_1_GROUPS[] = {
	"PAD_GPIO_083"
};

static const char * const TESTPIN_SEL_HW_2_GROUPS[] = {
	"PAD_GPIO_086"
};

static const char * const TESTPIN_SEL_HW_3_GROUPS[] = {
	"PAD_GPIO_087"
};

static const char * const TESTPIN_SEL_HW_4_GROUPS[] = {
	"PAD_GPIO_088"
};

static const char * const TESTPIN_SEL_HW_5_GROUPS[] = {
	"PAD_GPIO_089"
};

static const char * const TESTPIN_SEL_HW_6_GROUPS[] = {
	"PAD_GPIO_090"
};

static const char * const TESTPIN_SEL_HW_7_GROUPS[] = {
	"PAD_GPIO_091"
};

static const char * const TESTPIN_SEL_HW_8_GROUPS[] = {
	"PAD_GPIO_092"
};

static const char * const TESTPIN_SEL_HW_9_GROUPS[] = {
	"PAD_GPIO_093"
};

static const char * const TESTPIN_SEL_SRC_CFG_GROUPS[] = {
	"PAD_GPIO_094"
};

static const char * const TESTPIN_SRC_SEL_GROUPS[] = {
	"PAD_GPIO_047"
};

static const char * const LPIS_GPIO_SE_00_GROUPS[] = {
	"PAD_GPIO_005",
};

static const char * const LPIS_GPIO_SE_01_GROUPS[] = {
	"PAD_GPIO_073",
};

static const char * const LPIS_GPIO_SE_02_GROUPS[] = {
	"PAD_GPIO_074",
};

static const char * const LPIS_GPIO_SE_03_GROUPS[] = {
	"PAD_GPIO_050",
};

static const char * const LPIS_GPIO_SE_04_GROUPS[] = {
	"PAD_GPIO_055",
};

static const char * const LPIS_GPIO_SE_05_GROUPS[] = {
	"PAD_GPIO_061",
};

static const char * const LPIS_GPIO_SE_06_GROUPS[] = {
	"PAD_GPIO_075",
};

static const char * const LPIS_GPIO_SE_07_GROUPS[] = {
	"PAD_GPIO_076",
};

static const char * const PERI_GPIO_SE_08_GROUPS[] = {
	"PAD_GPIO_112",
};

static const char * const PERI_GPIO_SE_09_GROUPS[] = {
	"PAD_GPIO_133",
};

static const char * const PERI_GPIO_SE_10_GROUPS[] = {
	"PAD_GPIO_167",
};

static const char * const PERI_GPIO_SE_11_GROUPS[] = {
	"PAD_GPIO_168",
};

static const char * const PERI_GPIO_SE_12_GROUPS[] = {
	"PAD_GPIO_169",
};

static const char * const PERI_GPIO_SE_13_GROUPS[] = {
	"PAD_GPIO_170",
};

static const char * const PERI_GPIO_SE_14_GROUPS[] = {
	"PAD_GPIO_175",
};

static const char * const PERI_GPIO_SE_15_GROUPS[] = {
	"PAD_GPIO_176",
};

static const struct xr_function o1_functions[] = {
	FUNCTION(GPIO),
	FUNCTION(CAMFU_CLK),
	FUNCTION(CAMF_CLK),
	FUNCTION(CAMT_CLK),
	FUNCTION(CAMUT_CLK),
	FUNCTION(CAMU_CLK),
	FUNCTION(CAMW_MCLK),
	FUNCTION(CDC_CLK),
	FUNCTION(CIS_VSYNC_TELE),
	FUNCTION(CIS_VSYNC_ULTRA),
	FUNCTION(CIS_VSYNC_UT),
	FUNCTION(CIS_VSYNC_WIDE),
	FUNCTION(CLK_OUT),
	FUNCTION(DDIC0),
	FUNCTION(DDIC1),
	FUNCTION(DDR_DVFS_VDD_CHG_REQ),
	FUNCTION(EMMC),
	FUNCTION(I2C0),
	FUNCTION(I2C1),
	FUNCTION(I2C10),
	FUNCTION(I2C11),
	FUNCTION(I2C12),
	FUNCTION(I2C13),
	FUNCTION(I2C14),
	FUNCTION(I2C15),
	FUNCTION(I2C16),
	FUNCTION(I2C17),
	FUNCTION(I2C18),
	FUNCTION(I2C19),
	FUNCTION(I2C2),
	FUNCTION(I2C20),
	FUNCTION(I2C21),
	FUNCTION(I2C22),
	FUNCTION(I2C3),
	FUNCTION(I2C4),
	FUNCTION(I2C5),
	FUNCTION(I2C6),
	FUNCTION(I2C7),
	FUNCTION(I2C8),
	FUNCTION(I2C9),
	FUNCTION(I2S0),
	FUNCTION(I2S1),
	FUNCTION(I2S10),
	FUNCTION(I2S2),
	FUNCTION(I2S3),
	FUNCTION(I2S4),
	FUNCTION(I2S5),
	FUNCTION(I2S6),
	FUNCTION(I2S7),
	FUNCTION(I2S8),
	FUNCTION(I2S9),
	FUNCTION(I3C0),
	FUNCTION(I3C1),
	FUNCTION(I3C2),
	FUNCTION(I3C3),
	FUNCTION(I3C4),
	FUNCTION(I3C5),
	FUNCTION(I3C6),
	FUNCTION(I3C7),
	FUNCTION(ISP_STROBE),
	FUNCTION(JTAG1),
	FUNCTION(LPIS_WAKEUP),
	FUNCTION(LP_BOOT_MEM),
	FUNCTION(ONEWIRE0),
	FUNCTION(ONEWIRE1),
	FUNCTION(ONEWIRE2),
	FUNCTION(PCIE0),
	FUNCTION(PCIE1),
	FUNCTION(PDM0),
	FUNCTION(PDM1),
	FUNCTION(PDM2),
	FUNCTION(PWM0),
	FUNCTION(PWM1),
	FUNCTION(SPI0),
	FUNCTION(SPI1),
	FUNCTION(SPI10),
	FUNCTION(SPI11),
	FUNCTION(SPI12),
	FUNCTION(SPI2),
	FUNCTION(SPI4),
	FUNCTION(SPI5),
	FUNCTION(SPI6),
	FUNCTION(SPI8),
	FUNCTION(SPI9),
	FUNCTION(SYS_STATUS),
	FUNCTION(TRACE),
	FUNCTION(UART0_4),
	FUNCTION(UART10),
	FUNCTION(UART11),
	FUNCTION(UART12),
	FUNCTION(UART13),
	FUNCTION(UART14),
	FUNCTION(UART15),
	FUNCTION(UART16),
	FUNCTION(UART17),
	FUNCTION(UART1_4),
	FUNCTION(UART2_4),
	FUNCTION(UART3_4),
	FUNCTION(UART5),
	FUNCTION(UART6),
	FUNCTION(UART7),
	FUNCTION(UART8),
	FUNCTION(UART9),
	FUNCTION(USB_VBUS_VALID),
	FUNCTION(XRSE_BOOT_MEM),
	FUNCTION(DFX_DEBUG_SYS_TESTPIN_SEL_0),
	FUNCTION(DFX_DEBUG_SYS_TESTPIN_SEL_1),
	FUNCTION(DFX_DEBUG_SYS_TESTPIN_SEL_2),
	FUNCTION(DFX_DEBUG_SYS_TESTPIN_SEL_3),
	FUNCTION(DFX_DEBUG_SYS_TESTPIN_SRC_SEL),
	FUNCTION(TESTPIN_DFX_MISC_AO_0),
	FUNCTION(TESTPIN_DFX_MISC_AO_1),
	FUNCTION(TESTPIN_DFX_MISC_AO_10),
	FUNCTION(TESTPIN_DFX_MISC_AO_11),
	FUNCTION(TESTPIN_DFX_MISC_AO_12),
	FUNCTION(TESTPIN_DFX_MISC_AO_13),
	FUNCTION(TESTPIN_DFX_MISC_AO_14),
	FUNCTION(TESTPIN_DFX_MISC_AO_15),
	FUNCTION(TESTPIN_DFX_MISC_AO_16),
	FUNCTION(TESTPIN_DFX_MISC_AO_17),
	FUNCTION(TESTPIN_DFX_MISC_AO_18),
	FUNCTION(TESTPIN_DFX_MISC_AO_19),
	FUNCTION(TESTPIN_DFX_MISC_AO_2),
	FUNCTION(TESTPIN_DFX_MISC_AO_20),
	FUNCTION(TESTPIN_DFX_MISC_AO_21),
	FUNCTION(TESTPIN_DFX_MISC_AO_22),
	FUNCTION(TESTPIN_DFX_MISC_AO_23),
	FUNCTION(TESTPIN_DFX_MISC_AO_24),
	FUNCTION(TESTPIN_DFX_MISC_AO_25),
	FUNCTION(TESTPIN_DFX_MISC_AO_26),
	FUNCTION(TESTPIN_DFX_MISC_AO_27),
	FUNCTION(TESTPIN_DFX_MISC_AO_28),
	FUNCTION(TESTPIN_DFX_MISC_AO_29),
	FUNCTION(TESTPIN_DFX_MISC_AO_3),
	FUNCTION(TESTPIN_DFX_MISC_AO_30),
	FUNCTION(TESTPIN_DFX_MISC_AO_31),
	FUNCTION(TESTPIN_DFX_MISC_AO_4),
	FUNCTION(TESTPIN_DFX_MISC_AO_5),
	FUNCTION(TESTPIN_DFX_MISC_AO_6),
	FUNCTION(TESTPIN_DFX_MISC_AO_7),
	FUNCTION(TESTPIN_DFX_MISC_AO_8),
	FUNCTION(TESTPIN_DFX_MISC_AO_9),
	FUNCTION(TESTPIN_PERI_0),
	FUNCTION(TESTPIN_PERI_1),
	FUNCTION(TESTPIN_PERI_10),
	FUNCTION(TESTPIN_PERI_11),
	FUNCTION(TESTPIN_PERI_12),
	FUNCTION(TESTPIN_PERI_13),
	FUNCTION(TESTPIN_PERI_14),
	FUNCTION(TESTPIN_PERI_15),
	FUNCTION(TESTPIN_PERI_16),
	FUNCTION(TESTPIN_PERI_17),
	FUNCTION(TESTPIN_PERI_18),
	FUNCTION(TESTPIN_PERI_19),
	FUNCTION(TESTPIN_PERI_2),
	FUNCTION(TESTPIN_PERI_20),
	FUNCTION(TESTPIN_PERI_21),
	FUNCTION(TESTPIN_PERI_22),
	FUNCTION(TESTPIN_PERI_23),
	FUNCTION(TESTPIN_PERI_24),
	FUNCTION(TESTPIN_PERI_25),
	FUNCTION(TESTPIN_PERI_26),
	FUNCTION(TESTPIN_PERI_27),
	FUNCTION(TESTPIN_PERI_28),
	FUNCTION(TESTPIN_PERI_29),
	FUNCTION(TESTPIN_PERI_3),
	FUNCTION(TESTPIN_PERI_30),
	FUNCTION(TESTPIN_PERI_31),
	FUNCTION(TESTPIN_PERI_4),
	FUNCTION(TESTPIN_PERI_5),
	FUNCTION(TESTPIN_PERI_6),
	FUNCTION(TESTPIN_PERI_7),
	FUNCTION(TESTPIN_PERI_8),
	FUNCTION(TESTPIN_PERI_9),
	FUNCTION(TESTPIN_SEL_0),
	FUNCTION(TESTPIN_SEL_1),
	FUNCTION(TESTPIN_SEL_2),
	FUNCTION(TESTPIN_SEL_3),
	FUNCTION(TESTPIN_SEL_4),
	FUNCTION(TESTPIN_SEL_5),
	FUNCTION(TESTPIN_SEL_6),
	FUNCTION(TESTPIN_SEL_HW_0),
	FUNCTION(TESTPIN_SEL_HW_1),
	FUNCTION(TESTPIN_SEL_HW_2),
	FUNCTION(TESTPIN_SEL_HW_3),
	FUNCTION(TESTPIN_SEL_HW_4),
	FUNCTION(TESTPIN_SEL_HW_5),
	FUNCTION(TESTPIN_SEL_HW_6),
	FUNCTION(TESTPIN_SEL_HW_7),
	FUNCTION(TESTPIN_SEL_HW_8),
	FUNCTION(TESTPIN_SEL_HW_9),
	FUNCTION(TESTPIN_SEL_SRC_CFG),
	FUNCTION(TESTPIN_SRC_SEL),
	FUNCTION(LPIS_GPIO_SE_00),
	FUNCTION(LPIS_GPIO_SE_01),
	FUNCTION(LPIS_GPIO_SE_02),
	FUNCTION(LPIS_GPIO_SE_03),
	FUNCTION(LPIS_GPIO_SE_04),
	FUNCTION(LPIS_GPIO_SE_05),
	FUNCTION(LPIS_GPIO_SE_06),
	FUNCTION(LPIS_GPIO_SE_07),
	FUNCTION(PERI_GPIO_SE_08),
	FUNCTION(PERI_GPIO_SE_09),
	FUNCTION(PERI_GPIO_SE_10),
	FUNCTION(PERI_GPIO_SE_11),
	FUNCTION(PERI_GPIO_SE_12),
	FUNCTION(PERI_GPIO_SE_13),
	FUNCTION(PERI_GPIO_SE_14),
	FUNCTION(PERI_GPIO_SE_15),
};

static const struct xr_pingroup o1_groups[] = {
	GPIO_PINGROUP(000, TSMC_IO8D_V, 4, 5, 28, 28, LPIS_WAKEUP, _, _, _, _, _, _),
	GPIO_PINGROUP(001, TSMC_IO8D_V, 4, 5, 32, 32, PDM0, PDM2, _, _, _, _, _),
	GPIO_PINGROUP(002, TSMC_IO8D_V, 4, 5, 36, 36, PDM0, PDM2, _, _, _, _, _),
	GPIO_PINGROUP(003, TSMC_IO8D_V, 4, 5, 40, 40, UART5, _, _, _, _, _, TESTPIN_DFX_MISC_AO_0),
	GPIO_PINGROUP(004, TSMC_IO8D_V, 4, 5, 44, 44, UART5, _, _, _, _, _, TESTPIN_DFX_MISC_AO_1),
	GPIO_PINGROUP(005, TSMC_IO8D_V, 4, 5, 2096, 2096, LPIS_GPIO_SE_00, _, _, _, _, _, TESTPIN_DFX_MISC_AO_2),
	GPIO_PINGROUP(006, TSMC_IO8D_V, 4, 5, 48, 48, _, _, _, _, _, _, TESTPIN_DFX_MISC_AO_3),
	GPIO_PINGROUP(007, TSMC_IO8D_V, 4, 5, 52, 52, I2C16, _, _, _, _, _, TESTPIN_DFX_MISC_AO_4),
	GPIO_PINGROUP(008, TSMC_IO8D_V, 4, 5, 56, 56, I2C16, _, _, _, _, _, TESTPIN_DFX_MISC_AO_5),
	GPIO_PINGROUP(009, TSMC_IO8D_V, 4, 5, 60, 60,
		I2C15, UART7, UART9, UART11, UART12, UART13, TESTPIN_DFX_MISC_AO_6),
	GPIO_PINGROUP(010, TSMC_IO8D_V, 4, 5, 64, 64,
		I2C15, UART7, UART9, UART11, UART12, UART13, TESTPIN_DFX_MISC_AO_7),
	GPIO_PINGROUP(011, TSMC_IO8D_V, 4, 5, 68, 68, _, _, _, _, _, _, TESTPIN_DFX_MISC_AO_8),
	GPIO_PINGROUP(012, TSMC_IO8D_V, 4, 5, 72, 72, _, _, _, _, _, _, TESTPIN_DFX_MISC_AO_9),
	GPIO_PINGROUP(013, TSMC_IO8D_V, 4, 5, 76, 76, _, _, _, _, _, _, TESTPIN_DFX_MISC_AO_10),
	GPIO_PINGROUP(014, TSMC_IO8D_V, 4, 5, 80, 80, JTAG1, _, _, _, _, _, TESTPIN_DFX_MISC_AO_11),
	GPIO_PINGROUP(015, TSMC_IO8D_V, 4, 5, 84, 84, JTAG1, _, _, _, _, _, TESTPIN_DFX_MISC_AO_12),
	GPIO_PINGROUP(016, TSMC_IO8D_V, 4, 5, 88, 88, JTAG1, _, _, _, _, _, TESTPIN_DFX_MISC_AO_13),
	GPIO_PINGROUP(017, TSMC_IO8D_V, 4, 5, 92, 92, I2C17, _, _, _, _, _, TESTPIN_DFX_MISC_AO_14),
	GPIO_PINGROUP(018, TSMC_IO8D_V, 4, 5, 96, 96, I2C17, _, _, _, _, _, TESTPIN_DFX_MISC_AO_15),
	GPIO_PINGROUP(019, TSMC_IO8D_V, 4, 5, 100, 100,
		I2C18, _, _, _, _, _, TESTPIN_DFX_MISC_AO_16),
	GPIO_PINGROUP(020, TSMC_IO8D_V, 4, 5, 104, 104,
		I2C18, _, _, _, _, _, TESTPIN_DFX_MISC_AO_17),
	GPIO_PINGROUP(021, TSMC_IO8D_V, 4, 5, 108, 108,
		SPI10, I3C1, _, _, _, _, TESTPIN_DFX_MISC_AO_18),
	GPIO_PINGROUP(022, TSMC_IO8D_V, 4, 5, 112, 112,
		SPI10, I3C1, _, _, _, _, TESTPIN_DFX_MISC_AO_19),
	GPIO_PINGROUP(023, TSMC_IO8D_V, 4, 5, 116, 116,
		SPI10, _, _, _, _, _, TESTPIN_DFX_MISC_AO_20),
	GPIO_PINGROUP(024, TSMC_IO8D_V, 4, 5, 120, 120,
		SPI10, _, _, _, _, _, TESTPIN_DFX_MISC_AO_21),
	GPIO_PINGROUP(025, TSMC_IO8D_V, 4, 5, 124, 124,
		SPI11, _, _, _, _, _, TESTPIN_DFX_MISC_AO_22),
	GPIO_PINGROUP(026, TSMC_IO8D_V, 4, 5, 128, 128,
		SPI11, _, _, _, _, _, TESTPIN_DFX_MISC_AO_23),
	GPIO_PINGROUP(027, TSMC_IO8D_V, 4, 5, 132, 132,
		SPI11, _, _, _, _, _, TESTPIN_DFX_MISC_AO_24),
	GPIO_PINGROUP(028, TSMC_IO8D_V, 4, 5, 136, 136,
		SPI11, _, _, _, _, _, TESTPIN_DFX_MISC_AO_25),
	GPIO_PINGROUP(029, TSMC_IO8D_V, 4, 5, 140, 140,
		I2C19, _, _, _, _, _, TESTPIN_DFX_MISC_AO_26),
	GPIO_PINGROUP(030, TSMC_IO8D_V, 4, 5, 144, 144,
		I2C19, _, _, _, _, _, TESTPIN_DFX_MISC_AO_27),
	GPIO_PINGROUP(031, TSMC_IO8D_V, 4, 5, 148, 148,
		I2S1, I2S6, I2S10, _, _, _, TESTPIN_DFX_MISC_AO_28),
	GPIO_PINGROUP(032, TSMC_IO8D_V, 4, 5, 152, 152,
		I2S1, I2S6, I2S10, _, _, _, TESTPIN_DFX_MISC_AO_29),
	GPIO_PINGROUP(033, TSMC_IO8D_V, 4, 5, 156, 156,
		I2S1, I2S6, I2S10, _, _, _, TESTPIN_DFX_MISC_AO_30),
	GPIO_PINGROUP(034, TSMC_IO8D_V, 4, 5, 160, 160,
		I2S1, I2S6, I2S10, _, _, _, TESTPIN_DFX_MISC_AO_31),
	GPIO_PINGROUP(035, TSMC_IO8D_V, 4, 5, 164, 164,
		UART1_4, _, _, _, _, _, DFX_DEBUG_SYS_TESTPIN_SRC_SEL),
	GPIO_PINGROUP(036, TSMC_IO8D_V, 4, 5, 168, 168,
		UART1_4, _, _, _, _, _, DFX_DEBUG_SYS_TESTPIN_SEL_0),
	GPIO_PINGROUP(037, TSMC_IO8D_V, 4, 5, 172, 172,
		UART1_4, _, _, _, _, _, DFX_DEBUG_SYS_TESTPIN_SEL_1),
	GPIO_PINGROUP(038, TSMC_IO8D_V, 4, 5, 176, 176,
		UART1_4, _, _, _, _, _, DFX_DEBUG_SYS_TESTPIN_SEL_2),
	GPIO_PINGROUP(039, TSMC_IO8D_V, 4, 5, 180, 180,
		I3C2, _, _, _, _, _, DFX_DEBUG_SYS_TESTPIN_SEL_3),
	GPIO_PINGROUP(040, TSMC_IO8D_V, 4, 5, 184, 184, I3C2, _, _, _, _, _, TESTPIN_SEL_0),
	GPIO_PINGROUP(041, TSMC_IO8D_V, 4, 5, 188, 188, I2S2, I2S7, I2S10, _, _, _, TESTPIN_SEL_1),
	GPIO_PINGROUP(042, TSMC_IO8D_V, 4, 5, 192, 192, I2S2, I2S7, I2S10, _, _, _, TESTPIN_SEL_2),
	GPIO_PINGROUP(043, TSMC_IO8D_V, 4, 5, 196, 196, I2S2, I2S7, I2S10, _, _, _, TESTPIN_SEL_3),
	GPIO_PINGROUP(044, TSMC_IO8D_V, 4, 5, 200, 200, I2S2, I2S7, I2S10, _, _, _, TESTPIN_SEL_4),
	GPIO_PINGROUP(045, TSMC_IO8D_V, 4, 5, 204, 204, I2S3, I2S8, I2S10, _, _, _, TESTPIN_SEL_5),
	GPIO_PINGROUP(046, TSMC_IO8D_V, 4, 5, 208, 208, I2S3, I2S8, I2S10, _, _, _, TESTPIN_SEL_6),
	GPIO_PINGROUP(047, TSMC_IO8D_V, 4, 5, 212, 212,
		I2S3, I2S8, I2S10, _, _, _, TESTPIN_SRC_SEL),
	GPIO_PINGROUP(048, TSMC_IO8D_V, 4, 5, 216, 216, I2S3, I2S8, I2S10, _, _, _, _),
	GPIO_PINGROUP(049, SNSP_IO_H, 4, 5, 220, 220, USB_VBUS_VALID, _, _, _, _, _, _),
	GPIO_PINGROUP(050, SNSP_IO_H, 4, 5, 2100, 2100, LPIS_GPIO_SE_03, _, _, _, _, _, _),
	GPIO_PINGROUP(051, SNSP_IO_H, 4, 5, 224, 224, SYS_STATUS, _, _, _, _, _, _),
	GPIO_PINGROUP(052, SNSP_IO_V, 4, 5, 228, 228, I2S0, I2S5, I2S10, _, _, _, _),
	GPIO_PINGROUP(053, SNSP_IO_V, 4, 5, 232, 232, I2S0, I2S5, I2S10, _, _, _, _),
	GPIO_PINGROUP(054, SNSP_IO_V, 4, 5, 236, 236, I2S0, I2S5, I2S10, CAMW_MCLK, _, _, _),
	GPIO_PINGROUP(055, SNSP_IO_H, 4, 5, 2104, 2104, LPIS_GPIO_SE_04, _, _, _, _, _, _),
	GPIO_PINGROUP(056, SNSP_IO_V, 4, 5, 240, 240, UART2_4, _, _, _, _, _, _),
	GPIO_PINGROUP(057, SNSP_IO_V, 4, 5, 244, 244, UART2_4, _, _, _, _, _, _),
	GPIO_PINGROUP(058, SNSP_IO_V, 4, 5, 248, 248, UART2_4, _, _, _, _, _, _),
	GPIO_PINGROUP(059, SNSP_IO_H, 4, 5, 252, 252, UART2_4, _, _, _, _, _, _),
	GPIO_PINGROUP(060, SNSP_IO_V, 4, 5, 256, 256, CDC_CLK, _, _, _, _, _, _),
	GPIO_PINGROUP(061, SNSP_IO_H, 4, 5, 2108, 2108, LPIS_GPIO_SE_05, _, _, _, _, _, _),
	GPIO_PINGROUP(062, SNSP_IO_V, 4, 5, 260, 260, I2S4, I2S9, I2S10, _, _, _, _),
	GPIO_PINGROUP(063, SNSP_IO_V, 4, 5, 264, 264, I2S4, I2S9, I2S10, _, _, _, _),
	GPIO_PINGROUP(064, SNSP_IO_V, 4, 5, 268, 268, I2S4, I2S9, I2S10, _, _, _, _),
	GPIO_PINGROUP(065, SNSP_IO_V, 4, 5, 272, 272, I2S4, I2S9, I2S10, _, _, _, _),
	GPIO_PINGROUP(066, SNSP_IO_V, 4, 5, 276, 276, I2S0, I2S5, I2S10, _, _, _, _),
	GPIO_PINGROUP(067, TSMC_IO8D_V, 4, 5, 2112, 2112, SPI8, SPI2, SPI9, _, _, _, _),
	GPIO_PINGROUP(068, TSMC_IO8D_V, 4, 5, 2116, 2116, SPI8, SPI2, SPI9, _, _, _, _),
	GPIO_PINGROUP(069, TSMC_IO8D_V, 4, 5, 2120, 2120, SPI8, SPI2, SPI9, _, _, _, _),
	GPIO_PINGROUP(070, TSMC_IO8D_V, 4, 5, 2124, 2124, SPI8, SPI2, SPI9, _, _, _, _),
	GPIO_PINGROUP(071, TSMC_IO8D_V, 4, 5, 2128, 2128, SPI9, _, _, _, _, _, _),
	GPIO_PINGROUP(072, TSMC_IO8D_V, 4, 5, 2132, 2132, SPI9, _, _, _, _, _, _),
	GPIO_PINGROUP(073, TSMC_IO8D_V, 4, 5, 2136, 2136, SPI9, LPIS_GPIO_SE_01, _, _, _, _, _),
	GPIO_PINGROUP(074, TSMC_IO8D_V, 4, 5, 2140, 2140, SPI9, LPIS_GPIO_SE_02, _, _, _, _, _),
	GPIO_PINGROUP(075, TSMC_IO8D_V, 4, 5, 2144, 2144, LPIS_GPIO_SE_06, _, _, _, _, _, _),
	GPIO_PINGROUP(076, TSMC_IO8D_V, 4, 5, 2148, 2148, LPIS_GPIO_SE_07, _, _, _, _, _, _),
	GPIO_PINGROUP(077, SNSP_IO_V, 4, 5, 2152, 2152, UART0_4, SPI8, SPI2, SPI9, _, _, _),
	GPIO_PINGROUP(078, SNSP_IO_V, 4, 5, 2156, 2156, UART0_4, SPI8, SPI2, SPI9, _, _, _),
	GPIO_PINGROUP(079, SNSP_IO_V, 4, 5, 2160, 2160, UART0_4, SPI8, SPI2, SPI9, _, _, _),
	GPIO_PINGROUP(080, SNSP_IO_V, 4, 5, 2164, 2164, UART0_4, SPI8, SPI2, SPI9, _, _, _),
	GPIO_PINGROUP(081, SNSP_IO_H, 0, 3, 16, 16, _, _, _, _, _, _, _),
	GPIO_PINGROUP(082, TSMC_IO8D_H, 1, 3, 0, 108,
		I2C4, UART13, _, _, _, TRACE, TESTPIN_SEL_HW_0),
	GPIO_PINGROUP(083, TSMC_IO8D_H, 1, 3, 4, 112,
		I2C4, UART13, _, _, _, TRACE, TESTPIN_SEL_HW_1),
	GPIO_PINGROUP(084, TSMC_IO8D_H, 1, 3, 8, 116, UART6, UART14, UART15, UART16, UART17, _, _),
	GPIO_PINGROUP(085, TSMC_IO8D_H, 1, 3, 12, 120, UART6, UART14, UART15, UART16, UART17, _, _),
	GPIO_PINGROUP(086, TSMC_IO8D_H, 1, 3, 16, 124, _, _, _, _, _, TRACE, TESTPIN_SEL_HW_2),
	GPIO_PINGROUP(087, TSMC_IO8D_H, 1, 3, 20, 128, _, _, _, _, _, TRACE, TESTPIN_SEL_HW_3),
	GPIO_PINGROUP(088, TSMC_IO8D_H, 1, 3, 24, 132, _, _, _, _, _, TRACE, TESTPIN_SEL_HW_4),
	GPIO_PINGROUP(089, TSMC_IO8D_H, 1, 3, 28, 136, I2C5, _, _, _, _, TRACE, TESTPIN_SEL_HW_5),
	GPIO_PINGROUP(090, TSMC_IO8D_H, 1, 3, 32, 140, I2C5, _, _, _, _, TRACE, TESTPIN_SEL_HW_6),
	GPIO_PINGROUP(091, TSMC_IO8D_H, 1, 3, 36, 144, _, _, _, _, _, TRACE, TESTPIN_SEL_HW_7),
	GPIO_PINGROUP(092, TSMC_IO8D_H, 1, 3, 40, 148, I2C6, _, _, _, _, TRACE, TESTPIN_SEL_HW_8),
	GPIO_PINGROUP(093, TSMC_IO8D_H, 1, 3, 44, 152, I2C6, _, _, _, _, TRACE, TESTPIN_SEL_HW_9),
	GPIO_PINGROUP(094, TSMC_IO8D_H, 1, 3, 2048, 2140,
		SPI2, _, _, _, _, TRACE, TESTPIN_SEL_SRC_CFG),
	GPIO_PINGROUP(095, TSMC_IO8D_H, 1, 3, 2052, 2144, SPI2, _, _, _, _, TRACE, TESTPIN_PERI_0),
	GPIO_PINGROUP(096, TSMC_IO8D_H, 1, 3, 2056, 2148, SPI2, _, _, _, _, TRACE, TESTPIN_PERI_1),
	GPIO_PINGROUP(097, TSMC_IO8D_H, 1, 3, 2060, 2152, SPI2, _, _, _, _, TRACE, TESTPIN_PERI_2),
	GPIO_PINGROUP(098, TSMC_IO8D_H, 0, 3, 2140, 2172,
		DDR_DVFS_VDD_CHG_REQ, _, _, _, _, _, TESTPIN_PERI_3),
	GPIO_PINGROUP(099, TSMC_IO8D_H, 1, 3, 48, 156, I2C11, _, _, _, _, TRACE, TESTPIN_PERI_4),
	GPIO_PINGROUP(100, TSMC_IO8D_H, 1, 3, 52, 160, I2C11, _, _, _, _, TRACE, TESTPIN_PERI_5),
	GPIO_PINGROUP(101, TSMC_IO8D_H, 1, 3, 56, 164, _, _, _, _, _, TRACE, _),
	GPIO_PINGROUP(102, TSMC_IO8D_H, 1, 3, 60, 168, I2C13, _, _, _, _, TRACE, TESTPIN_PERI_6),
	GPIO_PINGROUP(103, TSMC_IO8D_H, 1, 3, 64, 172, I2C13, _, _, _, _, TRACE, TESTPIN_PERI_7),
	GPIO_PINGROUP(104, TSMC_IO8D_H, 1, 3, 68, 176, _, _, _, _, _, TRACE, TESTPIN_PERI_8),
	GPIO_PINGROUP(105, TSMC_IO8D_H, 1, 3, 72, 180, _, _, _, _, _, TRACE, TESTPIN_PERI_9),
	GPIO_PINGROUP(106, TSMC_IO8D_H, 1, 3, 76, 184,
		ISP_STROBE, _, _, _, _, TRACE, TESTPIN_PERI_10),
	GPIO_PINGROUP(107, TSMC_IO8D_H, 1, 3, 80, 188,
		SPI4, I3C0, _, _, _, TRACE, TESTPIN_PERI_11),
	GPIO_PINGROUP(108, TSMC_IO8D_H, 1, 3, 84, 192,
		SPI4, I3C0, _, _, _, TRACE, TESTPIN_PERI_12),
	GPIO_PINGROUP(109, TSMC_IO8D_H, 1, 3, 88, 196, SPI4, _, _, _, _, TRACE, TESTPIN_PERI_13),
	GPIO_PINGROUP(110, TSMC_IO8D_H, 1, 3, 92, 200, SPI4, _, _, _, _, TRACE, TESTPIN_PERI_14),
	GPIO_PINGROUP(111, TSMC_IO8D_H, 0, 3, 24, 24, _, _, _, _, _, _, TESTPIN_PERI_15),
	GPIO_PINGROUP(112, TSMC_IO8D_H, 1, 3, 2064, 2156, PERI_GPIO_SE_08, _, _, _, _, TRACE, TESTPIN_PERI_16),
	GPIO_PINGROUP(113, TSMC_IO8D_H, 1, 3, 96, 204, _, SPI5, _, _, _, TRACE, TESTPIN_PERI_17),
	GPIO_PINGROUP(114, TSMC_IO8D_H, 1, 3, 100, 208, _, SPI5, _, _, _, TRACE, TESTPIN_PERI_18),
	GPIO_PINGROUP(115, TSMC_IO8D_H, 1, 3, 104, 212, _, SPI5, _, _, _, TRACE, TESTPIN_PERI_19),
	GPIO_PINGROUP(116, TSMC_IO8D_H, 1, 3, 108, 216,
		I2C0, SPI5, _, _, _, TRACE, TESTPIN_PERI_20),
	GPIO_PINGROUP(117, TSMC_IO8D_H, 1, 3, 112, 220,
		I2C0, SPI5, _, _, _, TRACE, TESTPIN_PERI_21),
	GPIO_PINGROUP(118, TSMC_IO8D_H, 1, 3, 116, 224, _, SPI5, _, _, _, TRACE, TESTPIN_PERI_22),
	GPIO_PINGROUP(119, TSMC_IO8D_H, 1, 3, 120, 228, _, SPI5, _, _, _, TRACE, TESTPIN_PERI_23),
	GPIO_PINGROUP(120, TSMC_IO8D_H, 1, 3, 124, 232, I2C1, SPI6, _, _, _, _, TESTPIN_PERI_24),
	GPIO_PINGROUP(121, TSMC_IO8D_H, 1, 3, 128, 236, I2C1, SPI6, _, _, _, _, TESTPIN_PERI_25),
	GPIO_PINGROUP(122, TSMC_IO8D_H, 1, 3, 132, 240, _, SPI6, _, _, _, _, TESTPIN_PERI_26),
	GPIO_PINGROUP(123, TSMC_IO8D_H, 1, 3, 136, 244, _, SPI6, _, _, _, _, TESTPIN_PERI_27),
	GPIO_PINGROUP(124, TSMC_IO8D_H, 1, 3, 140, 248, _, SPI6, _, _, _, _, TESTPIN_PERI_28),
	GPIO_PINGROUP(125, TSMC_IO8D_H, 1, 3, 144, 252, _, SPI6, _, _, _, _, TESTPIN_PERI_29),
	GPIO_PINGROUP(126, TSMC_IO8D_H, 1, 3, 148, 256, PDM1, PDM2, _, _, _, _, TESTPIN_PERI_30),
	GPIO_PINGROUP(127, TSMC_IO8D_H, 1, 3, 152, 260, PDM1, PDM2, _, _, _, _, TESTPIN_PERI_31),
	GPIO_PINGROUP(128, TSMC_IO8D_H, 1, 3, 156, 264, UART3_4, _, _, _, _, _, _),
	GPIO_PINGROUP(129, TSMC_IO8D_H, 1, 3, 160, 268, UART3_4, _, _, _, _, _, _),
	GPIO_PINGROUP(130, TSMC_IO8D_H, 1, 3, 164, 272, UART3_4, _, _, _, _, _, _),
	GPIO_PINGROUP(131, TSMC_IO8D_H, 1, 3, 168, 276, UART3_4, _, _, _, _, _, _),
	GPIO_PINGROUP(132, TSMC_IO8D_H, 1, 3, 172, 280, _, SPI6, _, _, _, _, _),
	GPIO_PINGROUP(133, TSMC_IO8D_H, 1, 3, 2068, 2160, PERI_GPIO_SE_09, _, _, _, _, _, _),
	GPIO_PINGROUP(134, TSMC_IO8D_H, 0, 3, 28, 28, I2C3, _, _, _, _, _, _),
	GPIO_PINGROUP(135, TSMC_IO8D_H, 0, 3, 32, 32, I2C3, _, _, _, _, _, _),
	GPIO_PINGROUP(136, TSMC_IO8D_H, 0, 3, 36, 36, I2C10, _, _, _, _, _, _),
	GPIO_PINGROUP(137, TSMC_IO8D_H, 0, 3, 40, 40, I2C10, _, _, _, _, _, _),
	GPIO_PINGROUP(138, TSMC_IO8D_H, 0, 3, 2048, 2048, ONEWIRE0, _, _, _, _, _, _),
	GPIO_PINGROUP(139, TSMC_IO8D_H, 0, 3, 2052, 2052, ONEWIRE1, _, _, _, _, _, _),
	GPIO_PINGROUP(140, TSMC_IO8D_H, 0, 3, 2056, 2056, ONEWIRE2, XRSE_BOOT_MEM, _, _, _, _, _),
	GPIO_PINGROUP(141, TSMC_IO8D_H, 0, 3, 44, 44, DDIC0, _, _, _, _, _, _),
	GPIO_PINGROUP(142, TSMC_IO8D_H, 0, 3, 48, 48, _, _, _, _, _, _, _),
	GPIO_PINGROUP(143, TSMC_IO8D_H, 0, 3, 52, 52, _, _, _, _, _, _, _),
	GPIO_PINGROUP(144, TSMC_IO8D_H, 0, 3, 56, 56, _, _, _, _, _, _, _),
	GPIO_PINGROUP(145, TSMC_IO8D_H, 0, 3, 60, 60, _, _, _, _, _, _, _),
	GPIO_PINGROUP(146, TSMC_IO8D_H, 0, 3, 64, 64, _, _, _, _, _, _, _),
	GPIO_PINGROUP(147, TSMC_IO8D_H, 0, 3, 68, 68, _, _, _, _, _, _, _),
	GPIO_PINGROUP(148, TSMC_IO8D_H, 0, 3, 72, 72, _, _, _, _, _, _, _),
	GPIO_PINGROUP(149, TSMC_IO8D_H, 0, 3, 76, 76, DDIC0, _, _, _, _, _, _),
	GPIO_PINGROUP(150, TSMC_IO8D_H, 0, 3, 80, 80, PWM0, _, _, _, _, _, _),
	GPIO_PINGROUP(151, TSMC_IO8D_H, 0, 3, 84, 84, PWM1, _, _, _, _, _, _),
	GPIO_PINGROUP(152, SNSP_IO_H, 0, 3, 2060, 2060, I2C8, _, _, _, _, _, _),
	GPIO_PINGROUP(153, SNSP_IO_H, 0, 3, 2064, 2064, I2C8, _, _, _, _, _, _),
	GPIO_PINGROUP(154, SNSP_IO_H, 0, 3, 88, 88, _, _, _, _, _, _, _),
	GPIO_PINGROUP(155, SNSP_IO_H, 0, 3, 92, 92, _, _, _, _, _, _, _),
	GPIO_PINGROUP(156, SNSP_IO_H, 0, 3, 96, 96, I2C12, _, _, _, _, _, _),
	GPIO_PINGROUP(157, SNSP_IO_H, 0, 3, 100, 100, I2C12, _, _, _, _, _, _),
	GPIO_PINGROUP(158, SNSP_IO_H, 0, 3, 104, 104, _, _, _, _, _, _, _),
	GPIO_PINGROUP(159, TSMC_IO8D_H, 0, 3, 2068, 2068, SPI0, _, _, _, _, _, _),
	GPIO_PINGROUP(160, TSMC_IO8D_H, 0, 3, 2072, 2072, SPI0, _, _, _, _, _, _),
	GPIO_PINGROUP(161, TSMC_IO8D_H, 0, 3, 2076, 2076, SPI0, _, _, _, _, _, _),
	GPIO_PINGROUP(162, TSMC_IO8D_H, 0, 3, 2080, 2080, SPI0, _, _, _, _, _, _),
	GPIO_PINGROUP(163, TSMC_IO8D_H, 0, 3, 2084, 2084, SPI1, _, _, _, _, _, _),
	GPIO_PINGROUP(164, TSMC_IO8D_H, 0, 3, 2088, 2088, SPI1, _, _, _, _, _, _),
	GPIO_PINGROUP(165, TSMC_IO8D_H, 0, 3, 2092, 2092, SPI1, _, _, _, _, _, _),
	GPIO_PINGROUP(166, TSMC_IO8D_H, 0, 3, 2096, 2096, SPI1, _, _, _, _, _, _),
	GPIO_PINGROUP(167, TSMC_IO8D_H, 0, 3, 2100, 2100, PERI_GPIO_SE_10, _, _, _, _, _, _),
	GPIO_PINGROUP(168, TSMC_IO8D_H, 0, 3, 2104, 2104, PERI_GPIO_SE_11, LP_BOOT_MEM, _, _, _, _, _),
	GPIO_PINGROUP(169, TSMC_IO8D_H, 0, 3, 2108, 2108, PERI_GPIO_SE_12, _, _, _, _, _, _),
	GPIO_PINGROUP(170, TSMC_IO8D_H, 0, 3, 2112, 2112, PERI_GPIO_SE_13, _, _, _, _, _, _),
	GPIO_PINGROUP(171, TSMC_IO8D_H, 0, 3, 2116, 2116, I2C14, SPI12, _, _, _, _, _),
	GPIO_PINGROUP(172, TSMC_IO8D_H, 0, 3, 2120, 2120, I2C14, SPI12, _, _, _, _, _),
	GPIO_PINGROUP(173, TSMC_IO8D_H, 0, 3, 2124, 2124, UART10, SPI12, UART8, _, _, _, _),
	GPIO_PINGROUP(174, TSMC_IO8D_H, 0, 3, 2128, 2128, UART10, SPI12, UART8, _, _, _, _),
	GPIO_PINGROUP(175, TSMC_IO8D_H, 0, 3, 2132, 2132, PERI_GPIO_SE_14, _, _, _, _, _, _),
	GPIO_PINGROUP(176, TSMC_IO8D_H, 0, 3, 2136, 2136, PERI_GPIO_SE_15, _, _, _, _, _, _),
	GPIO_PINGROUP(177, TSMC_IO8D_V, 2, 3, 4, 288, I3C4, _, _, _, _, _, _),
	GPIO_PINGROUP(178, TSMC_IO8D_V, 2, 3, 8, 292, I3C4, _, _, _, _, _, _),
	GPIO_PINGROUP(179, TSMC_IO8D_V, 2, 3, 12, 296, CAMW_MCLK, _, _, _, _, _, _),
	GPIO_PINGROUP(180, TSMC_IO8D_V, 2, 3, 16, 300, _, _, _, _, _, _, _),
	GPIO_PINGROUP(181, TSMC_IO8D_V, 2, 3, 20, 304, CIS_VSYNC_WIDE, _, _, _, _, _, _),
	GPIO_PINGROUP(182, TSMC_IO8D_V, 2, 3, 24, 308, I3C5, _, _, _, _, _, _),
	GPIO_PINGROUP(183, TSMC_IO8D_V, 2, 3, 28, 312, I3C5, _, _, _, _, _, _),
	GPIO_PINGROUP(184, TSMC_IO8D_V, 2, 3, 32, 316, CAMT_CLK, _, _, _, _, _, _),
	GPIO_PINGROUP(185, TSMC_IO8D_V, 2, 3, 36, 320, I3C7, I3C3, _, _, _, _, _),
	GPIO_PINGROUP(186, TSMC_IO8D_V, 2, 3, 40, 324, I3C7, I3C3, _, _, _, _, _),
	GPIO_PINGROUP(187, TSMC_IO8D_V, 2, 3, 44, 328, CIS_VSYNC_TELE, _, _, _, _, _, _),
	GPIO_PINGROUP(188, TSMC_IO8D_V, 2, 3, 48, 332, I3C6, _, _, _, _, _, _),
	GPIO_PINGROUP(189, TSMC_IO8D_V, 2, 3, 52, 336, I3C6, _, _, _, _, _, _),
	GPIO_PINGROUP(190, TSMC_IO8D_V, 2, 3, 56, 340, CAMU_CLK, _, _, _, _, _, _),
	GPIO_PINGROUP(191, TSMC_IO8D_V, 2, 3, 60, 344, _, _, _, _, _, _, _),
	GPIO_PINGROUP(192, TSMC_IO8D_V, 2, 3, 64, 348, _, _, _, _, _, _, _),
	GPIO_PINGROUP(193, TSMC_IO8D_V, 2, 3, 68, 352, CIS_VSYNC_ULTRA, _, _, _, _, _, _),
	GPIO_PINGROUP(194, TSMC_IO8D_V, 2, 3, 72, 356, CAMF_CLK, _, _, _, _, _, _),
	GPIO_PINGROUP(195, TSMC_IO8D_V, 2, 3, 76, 360, _, _, _, _, _, _, _),
	GPIO_PINGROUP(196, TSMC_IO8D_V, 2, 3, 80, 364, I2C21, _, _, _, _, _, _),
	GPIO_PINGROUP(197, TSMC_IO8D_V, 2, 3, 84, 368, I2C21, _, _, _, _, _, _),
	GPIO_PINGROUP(198, TSMC_IO8D_V, 2, 3, 88, 372, CAMUT_CLK, _, _, _, _, _, _),
	GPIO_PINGROUP(199, TSMC_IO8D_V, 2, 3, 92, 376, CIS_VSYNC_UT, _, _, _, _, _, _),
	GPIO_PINGROUP(200, TSMC_IO8D_V, 2, 3, 96, 380, I2C22, _, _, _, _, _, _),
	GPIO_PINGROUP(201, TSMC_IO8D_V, 2, 3, 100, 384, I2C22, _, _, _, _, _, _),
	GPIO_PINGROUP(202, TSMC_IO8D_V, 2, 3, 104, 388, CAMFU_CLK, _, _, _, _, _, _),
	GPIO_PINGROUP(203, TSMC_IO8D_V, 2, 3, 108, 392, DDIC1, _, _, _, _, _, _),
	GPIO_PINGROUP(204, TSMC_IO8D_V, 2, 3, 112, 396, DDIC1, _, _, _, _, _, _),
	GPIO_PINGROUP(205, TSMC_IO8D_V, 2, 3, 116, 400, I2C9, _, _, _, _, _, _),
	GPIO_PINGROUP(206, TSMC_IO8D_V, 2, 3, 120, 404, I2C9, _, _, _, _, _, _),
	GPIO_PINGROUP(207, TSMC_IO8D_V, 2, 3, 124, 408, _, _, _, _, _, _, _),
	GPIO_PINGROUP(208, SNSP_IO_V, 2, 3, 2048, 2164, I2C7, _, _, _, _, _, _),
	GPIO_PINGROUP(209, SNSP_IO_V, 2, 3, 2052, 2168, I2C7, _, _, _, _, _, _),
	GPIO_PINGROUP(210, SNSP_IO_V, 2, 3, 128, 412, DDIC0, _, _, _, _, _, _),
	GPIO_PINGROUP(211, SNSP_IO_V, 2, 3, 132, 416, DDIC0, _, _, _, _, _, _),
	GPIO_PINGROUP(212, SNSP_IO_V, 2, 3, 136, 420, I2C21, DDIC1, _, _, _, _, _),
	GPIO_PINGROUP(213, SNSP_IO_V, 2, 3, 140, 424, I2C21, _, _, _, _, _, _),
	GPIO_PINGROUP(214, SNSP_IO_V, 2, 3, 144, 428, I2C22, _, _, _, _, _, _),
	GPIO_PINGROUP(215, SNSP_IO_V, 2, 3, 148, 432, I2C22, DDIC1, _, _, _, _, _),
	GPIO_PINGROUP(216, TSMC_IO8D_V, 2, 3, 152, 436, _, _, _, _, _, _, _),
	GPIO_PINGROUP(217, TSMC_IO8D_V, 2, 3, 156, 440, _, _, _, _, _, _, _),
	GPIO_PINGROUP(218, TSMC_IO8D_V, 2, 3, 160, 444, _, _, _, _, _, _, _),
	GPIO_PINGROUP(219, SNSP_IO_V, 6, 7, 0, 0, PCIE0, _, _, _, _, _, _),
	GPIO_PINGROUP(220, SNSP_IO_V, 6, 7, 4, 4, PCIE0, I3C4, _, _, _, _, _),
	GPIO_PINGROUP(221, SNSP_IO_V, 6, 7, 8, 8, _, I3C4, _, _, _, _, _),
	GPIO_PINGROUP(222, TSMC_IO8D_V, 6, 7, 12, 12, PCIE1, _, _, _, _, _, _),
	GPIO_PINGROUP(223, TSMC_IO8D_V, 6, 7, 16, 16, PCIE1, _, _, _, _, _, _),
	GPIO_PINGROUP(224, SNSP_IO_V, 6, 7, 2052, 2052, CAMT_CLK, EMMC, _, _, _, _, _),
	GPIO_PINGROUP(225, SNSP_IO_V, 6, 7, 2056, 2056, _, EMMC, _, _, _, _, _),
	GPIO_PINGROUP(226, SNSP_IO_V, 6, 7, 2060, 2060, CAMF_CLK, EMMC, _, _, _, _, _),
	GPIO_PINGROUP(227, SNSP_IO_V, 6, 7, 2064, 2064, I2C2, EMMC, _, _, _, _, _),
	GPIO_PINGROUP(228, SNSP_IO_V, 6, 7, 2068, 2068, I2C2, EMMC, _, _, _, _, _),
	GPIO_PINGROUP(229, SNSP_IO_V, 6, 7, 2072, 2072, _, EMMC, _, _, _, _, _),
	GPIO_PINGROUP(230, SNSP_IO_V, 6, 7, 2076, 2076, _, EMMC, _, _, _, _, _),
	GPIO_PINGROUP(231, SNSP_IO_H, 6, 7, 2080, 2080, _, EMMC, _, _, _, _, _),
	GPIO_PINGROUP(232, SNSP_IO_H, 6, 7, 2084, 2084, I2C20, EMMC, _, _, _, _, _),
	GPIO_PINGROUP(233, SNSP_IO_H, 6, 7, 2088, 2088, I2C20, EMMC, _, _, _, _, _),
	GPIO_PINGROUP(234, SNSP_IO_H, 6, 7, 2092, 2092, CLK_OUT, EMMC, _, _, _, _, _),
	DEDICATED_PINGROUP(PAD_SPMI0_CLK, TSMC_IO8D_V, 4, 5, 2048, 2048),
	DEDICATED_PINGROUP(PAD_SPMI0_DATA, TSMC_IO8D_V, 4, 5, 2052, 2052),
	DEDICATED_PINGROUP(PAD_CLK_SYSTEM1, TSMC_ISD4_V, 4, 5, 2056, 2056),
	DEDICATED_PINGROUP(PAD_CLK_SYSTEM2, TSMC_ISD4_V, 6, 7, 2048, 2048),
	DEDICATED_PINGROUP(PAD_CLK_SLEEP, TSMC_ISD4_V, 4, 5, 2060, 2060),
	DEDICATED_PINGROUP(PAD_RESET_IN_N, TSMC_ISD4_V, 4, 5, 2064, 2064),
	DEDICATED_PINGROUP(PAD_RESET_OUT_N, TSMC_IO8D_V, 4, 5, 2068, 2068),
	DEDICATED_PINGROUP(PAD_PW_HOLD, TSMC_IO8D_V, 4, 5, 2072, 2072),
	DEDICATED_PINGROUP(PAD_PMU0_INT_N, TSMC_IO8D_V, 4, 5, 2076, 2076),
	DEDICATED_PINGROUP(PAD_UFS_RESET_N, TSMC_IO8D_V, 4, 5, 2080, 2080),
	DEDICATED_PINGROUP(PAD_DDR_RETENTION, TSMC_IO8D_V, 4, 5, 2092, 2092),
	DEDICATED_PINGROUP(PAD_DDR5_5X_SEL, TSMC_IO8D_H, 0, 3, 0, 0),
	DEDICATED_PINGROUP(PAD_DDR_RANK, TSMC_IO8D_H, 0, 3, 4, 4),
	DEDICATED_PINGROUP(PAD_BOOT_FLASH, TSMC_IO8D_H, 0, 3, 8, 8),
	DEDICATED_PINGROUP(PAD_BOOT_MODE0, SNSP_IO_V, 2, 3, 0, 284),
	DEDICATED_PINGROUP(PAD_BOOT_MODE1, TSMC_IO8D_H, 0, 3, 12, 12),
	DEDICATED_PINGROUP(PAD_IPTEST_MODE, TSMC_IO8D_V, 4, 5, 0, 0),
	DEDICATED_PINGROUP(PAD_PTEST_MODE, TSMC_PTESTMODE_V, 4, 5, 4, 4),
	DEDICATED_PINGROUP(PAD_JTAG0_TCK_SWCLK, TSMC_IO8D_V, 4, 5, 8, 8),
	DEDICATED_PINGROUP(PAD_JTAG0_TDI, TSMC_IO8D_V, 4, 5, 12, 12),
	DEDICATED_PINGROUP(PAD_JTAG0_TDO, TSMC_IO8D_V, 4, 5, 16, 16),
	DEDICATED_PINGROUP(PAD_JTAG0_TMS_SWDIO, TSMC_IO8D_V, 4, 5, 20, 20),
	DEDICATED_PINGROUP(PAD_JTAG0_TRST_N, TSMC_IO8D_V, 4, 5, 24, 24),
	UART5_PINGROUP(PAD_UART5_RXD, TSMC_IO8D_V, 4, 5, 2084, 2084,
		_, JTAG1, UART6, UART7, UART8, UART11, UART10, _),
	UART5_PINGROUP(PAD_UART5_TXD, TSMC_IO8D_V, 4, 5, 2088, 2088,
		_, JTAG1, UART6, UART7, UART8, UART11, UART10, _),
};

static const char * const o1_tiles[] = {
	"PERIL_IOC",
	"PERIR_IOC",
	"CSI_IOC",
	"PERI_IOM",
	"LPIS_IOC",
	"LPIS_IOM",
	"HSS2_IOC",
	"HSS2_IOM",
};

static const struct xr_pinctrl_soc_data o1_pctrl_data = {
	.pins = o1_pins,
	.npins = ARRAY_SIZE(o1_pins),
	.functions = o1_functions,
	.nfunctions = ARRAY_SIZE(o1_functions),
	.groups = o1_groups,
	.ngroups = ARRAY_SIZE(o1_groups),
	.ngpios = 235,
	.gpio_func = 0,
	.tiles = o1_tiles,
	.ntiles = ARRAY_SIZE(o1_tiles),
};

static int o1_pinctrl_probe(struct platform_device *pdev)
{
	doze_root = debugfs_create_dir("doze", NULL);
	if (doze_root)
		debugfs_create_u32("gpio_doze_flag", 0644, doze_root, &xr_gpio_doze_flag);
	else
		pr_info("%s: create debugfs dir failed\n", __func__);
	return xr_pinctrl_probe(pdev, &o1_pctrl_data);
};

static const struct of_device_id o1_pinctrl_of_match[] = {
	{ .compatible = "xring,pinctrl",},
	{ },
};

static struct platform_driver o1_pinctrl_driver = {
	.driver = {
		.name = "xring-pinctrl",
		.of_match_table = o1_pinctrl_of_match,
	},
	.probe = o1_pinctrl_probe,
};

static int __init o1_pinctrl_init(void)
{
	return platform_driver_register(&o1_pinctrl_driver);
}
arch_initcall(o1_pinctrl_init);

static void __exit o1_pinctrl_exit(void)
{
	debugfs_remove_recursive(doze_root);
	return platform_driver_unregister(&o1_pinctrl_driver);
}
module_exit(o1_pinctrl_exit);

MODULE_DEVICE_TABLE(of, o1_pinctrl_of_match);
MODULE_DESCRIPTION("XRing Pinctrl Driver");
MODULE_LICENSE("GPL v2");
