/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire [4:0] _04_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [29:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_9z & celloutsig_1_7z);
  assign celloutsig_0_19z = ~(_00_ | in_data[63]);
  assign celloutsig_1_1z = ~(in_data[147] | in_data[114]);
  assign celloutsig_1_6z = ~((celloutsig_1_0z[25] | in_data[107]) & celloutsig_1_2z);
  assign celloutsig_0_7z = _01_ ^ _02_;
  reg [11:0] _10_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 12'h000;
    else _10_ <= { in_data[79:77], celloutsig_0_3z, celloutsig_0_0z };
  assign { _03_[11:10], _01_, _03_[8:4], _02_, _03_[2:0] } = _10_;
  reg [4:0] _11_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _11_ <= 5'h00;
    else _11_ <= { celloutsig_0_8z[7:5], celloutsig_0_3z, celloutsig_0_6z };
  assign { _04_[4], _00_, _04_[2:0] } = _11_;
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } && { in_data[28:8], celloutsig_0_3z };
  assign celloutsig_0_2z = { celloutsig_0_1z[1], celloutsig_0_1z } && in_data[64:61];
  assign celloutsig_1_2z = { celloutsig_1_0z[28:14], celloutsig_1_1z } && celloutsig_1_0z[18:3];
  assign celloutsig_0_3z = celloutsig_0_1z || celloutsig_0_0z[2:0];
  assign celloutsig_1_12z = { celloutsig_1_0z[21:14], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z } || { celloutsig_1_0z[27:19], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_17z = { celloutsig_0_8z[1:0], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_3z, _04_[4], _00_, _04_[2:0] } || { _03_[10], _01_, _03_[8:4], _02_, _03_[2:1], celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_18z = celloutsig_0_0z[3] & ~(celloutsig_0_17z);
  assign celloutsig_1_4z = celloutsig_1_1z & ~(in_data[115]);
  assign celloutsig_1_9z = celloutsig_1_5z & ~(celloutsig_1_6z);
  assign celloutsig_0_0z = in_data[79:72] % { 1'h1, in_data[89:83] };
  assign celloutsig_0_1z = in_data[23:21] % { 1'h1, in_data[19:18] };
  assign celloutsig_0_8z = celloutsig_0_0z[0] ? in_data[72:64] : { _03_[2:0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_18z = & { celloutsig_1_12z, in_data[101:99] };
  assign celloutsig_0_6z = & { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_11z = & celloutsig_0_0z;
  assign celloutsig_1_5z = & in_data[166:157];
  assign celloutsig_1_7z = celloutsig_1_1z & celloutsig_1_0z[11];
  assign celloutsig_1_19z = ^ { celloutsig_1_0z[22:16], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_18z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_0z = in_data[148:119] ~^ in_data[145:116];
  assign { _03_[9], _03_[3] } = { _01_, _02_ };
  assign _04_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
