Analysis & Synthesis report for DE0_NANO
Sun Sep 25 20:20:43 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: top_level:Inst_top_level
 15. Parameter Settings for User Entity Instance: top_level:Inst_top_level|Reset_Delay:Inst_clk_Reset_Delay
 16. Parameter Settings for User Entity Instance: top_level:Inst_top_level|clk_enabler:Inst_clk_enabler
 17. Parameter Settings for User Entity Instance: top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Port Connectivity Checks: "top_level:Inst_top_level"
 20. SignalTap II Logic Analyzer Settings
 21. Elapsed Time Per Partition
 22. Connections to In-System Debugging Instance "auto_signaltap_0"
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Sep 25 20:20:43 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; DE0_NANO                                         ;
; Top-level Entity Name              ; DE0_NANO                                         ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 686                                              ;
;     Total combinational functions  ; 455                                              ;
;     Dedicated logic registers      ; 479                                              ;
; Total registers                    ; 479                                              ;
; Total pins                         ; 15                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 4,608                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+----------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+
; values.vhd                                         ; yes             ; User VHDL File                         ; C:/Users/schumae/Documents/Lab2_restored/values.vhd                                         ;         ;
; univ_bin_counter.vhd                               ; yes             ; User VHDL File                         ; C:/Users/schumae/Documents/Lab2_restored/univ_bin_counter.vhd                               ;         ;
; top_level.vhd                                      ; yes             ; User VHDL File                         ; C:/Users/schumae/Documents/Lab2_restored/top_level.vhd                                      ;         ;
; reset_delay.vhd                                    ; yes             ; User VHDL File                         ; C:/Users/schumae/Documents/Lab2_restored/reset_delay.vhd                                    ;         ;
; DE0_NANO.vhd                                       ; yes             ; User VHDL File                         ; C:/Users/schumae/Documents/Lab2_restored/DE0_NANO.vhd                                       ;         ;
; clk_enabler.vhd                                    ; yes             ; User VHDL File                         ; C:/Users/schumae/Documents/Lab2_restored/clk_enabler.vhd                                    ;         ;
; sld_signaltap.vhd                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                         ;         ;
; sld_signaltap_impl.vhd                             ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                    ;         ;
; sld_ela_control.vhd                                ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                       ;         ;
; lpm_shiftreg.tdf                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                          ;         ;
; lpm_constant.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                          ;         ;
; dffeea.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                                ;         ;
; aglobal130.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                            ;         ;
; sld_ela_trigger.tdf                                ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                       ;         ;
; db/sld_ela_trigger_rlo.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/schumae/Documents/Lab2_restored/db/sld_ela_trigger_rlo.tdf                         ;         ;
; db/sld_reserved_de0_nano_auto_signaltap_0_1_d138.v ; yes             ; Encrypted Auto-Generated Megafunction  ; C:/Users/schumae/Documents/Lab2_restored/db/sld_reserved_de0_nano_auto_signaltap_0_1_d138.v ;         ;
; lpm_compare.tdf                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf                           ;         ;
; comptree.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/comptree.inc                              ;         ;
; altshift.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                              ;         ;
; db/cmpr_pkk.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/schumae/Documents/Lab2_restored/db/cmpr_pkk.tdf                                    ;         ;
; sld_mbpmg.vhd                                      ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                             ;         ;
; sld_ela_trigger_flow_mgr.vhd                       ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd              ;         ;
; sld_buffer_manager.vhd                             ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                    ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_mr14.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/schumae/Documents/Lab2_restored/db/altsyncram_mr14.tdf                             ;         ;
; altdpram.tdf                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                              ;         ;
; memmodes.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                            ;         ;
; a_hdffe.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                               ;         ;
; alt_le_rden_reg.inc                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                       ;         ;
; altsyncram.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                            ;         ;
; lpm_mux.tdf                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                               ;         ;
; muxlut.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                              ;         ;
; db/mux_0tc.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/schumae/Documents/Lab2_restored/db/mux_0tc.tdf                                     ;         ;
; lpm_decode.tdf                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                            ;         ;
; declut.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                                ;         ;
; lpm_compare.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                           ;         ;
; db/decode_dvf.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/schumae/Documents/Lab2_restored/db/decode_dvf.tdf                                  ;         ;
; lpm_counter.tdf                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                           ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;         ;
; cmpconst.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                              ;         ;
; lpm_counter.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                           ;         ;
; alt_counter_stratix.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                   ;         ;
; db/cntr_1fi.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/schumae/Documents/Lab2_restored/db/cntr_1fi.tdf                                    ;         ;
; db/cmpr_qgc.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/schumae/Documents/Lab2_restored/db/cmpr_qgc.tdf                                    ;         ;
; db/cntr_h6j.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/schumae/Documents/Lab2_restored/db/cntr_h6j.tdf                                    ;         ;
; db/cntr_jgi.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/schumae/Documents/Lab2_restored/db/cntr_jgi.tdf                                    ;         ;
; db/cmpr_rgc.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/schumae/Documents/Lab2_restored/db/cmpr_rgc.tdf                                    ;         ;
; db/cntr_23j.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/schumae/Documents/Lab2_restored/db/cntr_23j.tdf                                    ;         ;
; db/cmpr_ngc.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/schumae/Documents/Lab2_restored/db/cmpr_ngc.tdf                                    ;         ;
; sld_rom_sr.vhd                                     ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                            ;         ;
; sld_hub.vhd                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                               ;         ;
; sld_jtag_hub.vhd                                   ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                          ;         ;
+----------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 686                      ;
;                                             ;                          ;
; Total combinational functions               ; 455                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 185                      ;
;     -- 3 input functions                    ; 131                      ;
;     -- <=2 input functions                  ; 139                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 386                      ;
;     -- arithmetic mode                      ; 69                       ;
;                                             ;                          ;
; Total registers                             ; 479                      ;
;     -- Dedicated logic registers            ; 479                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 15                       ;
; Total memory bits                           ; 4608                     ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 296                      ;
; Total fan-out                               ; 3127                     ;
; Average fan-out                             ; 3.18                     ;
+---------------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_NANO                                                                                      ; 455 (1)           ; 479 (0)      ; 4608        ; 0            ; 0       ; 0         ; 15   ; 0            ; |DE0_NANO                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                          ; 120 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                           ; 119 (81)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                             ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                           ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                            ; 273 (1)           ; 363 (18)     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                  ; 272 (0)           ; 345 (0)      ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                              ; 272 (20)          ; 345 (66)     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                   ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                        ; work         ;
;                   |decode_dvf:auto_generated|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                ; work         ;
;                   |mux_0tc:auto_generated|                                                     ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                  ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_mr14:auto_generated|                                                ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mr14:auto_generated                                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                   ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                     ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                       ; 72 (72)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                      ; 42 (1)            ; 67 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                       ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|    ; 40 (0)            ; 51 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                    ; work         ;
;                   |sld_ela_trigger_rlo:auto_generated|                                         ; 40 (0)            ; 51 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated                                                                                                                                 ; work         ;
;                      |sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|                 ; 40 (40)           ; 51 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1                                                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                      ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_21|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                          ; work         ;
;                         |sld_mbpmg:mbpm_10|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_10                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_13|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_13                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_19|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_19                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_19|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_1|                                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_1                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_22|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_22                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_22|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_25|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_25                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_25|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_28|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_28                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_4|                                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_4                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_7|                                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_7                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                 ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                    ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst| ; 82 (10)           ; 66 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                     ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                ; work         ;
;                   |cntr_1fi:auto_generated|                                                    ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1fi:auto_generated                                                                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                              ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                         ; work         ;
;                   |cntr_h6j:auto_generated|                                                    ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                    ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                               ; work         ;
;                   |cntr_jgi:auto_generated|                                                    ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                       ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                  ; work         ;
;                   |cntr_23j:auto_generated|                                                    ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                              ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                            ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                            ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                     ; work         ;
;    |top_level:Inst_top_level|                                                                  ; 61 (0)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|top_level:Inst_top_level                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |Reset_Delay:Inst_clk_Reset_Delay|                                                       ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|top_level:Inst_top_level|Reset_Delay:Inst_clk_Reset_Delay                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |clk_enabler:Inst_clk_enabler|                                                           ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|top_level:Inst_top_level|clk_enabler:Inst_clk_enabler                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |univ_bin_counter:Inst_univ_bin_counter|                                                 ; 29 (29)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter                                                                                                                                                                                                                                                                                                                       ; work         ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mr14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 9            ; 512          ; 9            ; 4608 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                         ; IP Include File                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rlo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_d138:mgl_prim1 ; C:/Users/schumae/Documents/Lab2_restored/db/sld_reserved_de0_nano_auto_signaltap_0_1_d138.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; Total Number of Removed Registers = 19                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 479   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 206   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 291   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 14                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |DE0_NANO|top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[3]                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |DE0_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_NANO|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 4     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|Reset_Delay:Inst_clk_Reset_Delay ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; max            ; 15    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|clk_enabler:Inst_clk_enabler ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; cnt_max        ; 9     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                      ;
; n2             ; 13    ; Signed Integer                                                                      ;
; n1             ; 2     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                   ;
+-------------------------------------------------+------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                  ; String         ;
; sld_node_info                                   ; 805334528                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                              ; Signed Integer ;
; sld_data_bits                                   ; 9                                              ; Untyped        ;
; sld_trigger_bits                                ; 9                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 58135                                          ; Untyped        ;
; sld_node_crc_loword                             ; 28000                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                              ; Signed Integer ;
; sld_sample_depth                                ; 512                                            ; Untyped        ;
; sld_segment_size                                ; 512                                            ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                           ; String         ;
; sld_state_bits                                  ; 11                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_DE0_NANO_auto_signaltap_0_1_d138, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                           ; String         ;
; sld_inversion_mask_length                       ; 23                                             ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000                        ; Untyped        ;
; sld_power_up_trigger                            ; 0                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; idata[3] ; Input ; Info     ; Stuck at VCC           ;
; idata[2] ; Input ; Info     ; Stuck at GND           ;
; idata[1] ; Input ; Info     ; Stuck at VCC           ;
; idata[0] ; Input ; Info     ; Stuck at GND           ;
+----------+-------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 9                   ; 9                ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
; Top                            ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                ;
+----------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------+---------+
; Name                                                                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                           ; Details ;
+----------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------+---------+
; CLOCK_50                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                                    ; N/A     ;
; KEY[0]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                                                      ; N/A     ;
; KEY[0]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                                                      ; N/A     ;
; KEY[1]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[1]                                                                      ; N/A     ;
; KEY[1]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[1]                                                                      ; N/A     ;
; top_level:Inst_top_level|clk_enabler:Inst_clk_enabler|clk_en         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|clk_enabler:Inst_clk_enabler|clk_en                ; N/A     ;
; top_level:Inst_top_level|clk_enabler:Inst_clk_enabler|clk_en         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|clk_enabler:Inst_clk_enabler|clk_en                ; N/A     ;
; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|en   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]                                                                       ; N/A     ;
; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|en   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]                                                                       ; N/A     ;
; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|q[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[0]~10 ; N/A     ;
; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|q[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[0]~10 ; N/A     ;
; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|q[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[1]~8  ; N/A     ;
; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|q[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[1]~8  ; N/A     ;
; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|q[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[2]~4  ; N/A     ;
; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|q[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[2]~4  ; N/A     ;
; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|q[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[3]~2  ; N/A     ;
; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|q[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[3]~2  ; N/A     ;
; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|up   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[1]                                                                       ; N/A     ;
; top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|up   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[1]                                                                       ; N/A     ;
+----------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Sep 25 20:20:36 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file simulation/modelsim/de0_nano_tb.vhd
    Info (12022): Found design unit 1: DE0_NANO_TB-tb
    Info (12023): Found entity 1: DE0_NANO_TB
Info (12021): Found 1 design units, including 0 entities, in source file values.vhd
    Info (12022): Found design unit 1: values
Info (12021): Found 2 design units, including 1 entities, in source file univ_bin_counter.vhd
    Info (12022): Found design unit 1: univ_bin_counter-arch
    Info (12023): Found entity 1: univ_bin_counter
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-Structural
    Info (12023): Found entity 1: top_level
Info (12021): Found 2 design units, including 1 entities, in source file reset_delay.vhd
    Info (12022): Found design unit 1: Reset_Delay-Arch
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 2 design units, including 1 entities, in source file de0_nano.vhd
    Info (12022): Found design unit 1: DE0_NANO-structural
    Info (12023): Found entity 1: DE0_NANO
Info (12021): Found 2 design units, including 1 entities, in source file clk_enabler.vhd
    Info (12022): Found design unit 1: clk_enabler-behv
    Info (12023): Found entity 1: clk_enabler
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LED[3..2]" at DE0_NANO.vhd(14)
Info (12128): Elaborating entity "top_level" for hierarchy "top_level:Inst_top_level"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "top_level:Inst_top_level|Reset_Delay:Inst_clk_Reset_Delay"
Info (12128): Elaborating entity "clk_enabler" for hierarchy "top_level:Inst_top_level|clk_enabler:Inst_clk_enabler"
Info (12128): Elaborating entity "univ_bin_counter" for hierarchy "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter"
Warning (10492): VHDL Process Statement warning at univ_bin_counter.vhd(33): signal "up" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at univ_bin_counter.vhd(35): signal "up" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at univ_bin_counter.vhd(37): signal "clk_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_rlo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_rlo
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_de0_nano_auto_signaltap_0_1_d138.v
    Info (12023): Found entity 1: sld_reserved_DE0_NANO_auto_signaltap_0_1_d138
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pkk.tdf
    Info (12023): Found entity 1: cmpr_pkk
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mr14.tdf
    Info (12023): Found entity 1: altsyncram_mr14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1fi.tdf
    Info (12023): Found entity 1: cntr_1fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[3]" is converted into an equivalent circuit using register "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[3]~_emulated" and latch "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[3]~1"
    Warning (13310): Register "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[2]" is converted into an equivalent circuit using register "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[2]~_emulated" and latch "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[3]~1"
    Warning (13310): Register "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[1]" is converted into an equivalent circuit using register "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[1]~_emulated" and latch "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[1]~7"
    Warning (13310): Register "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[0]" is converted into an equivalent circuit using register "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[0]~_emulated" and latch "top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter|r_reg[3]~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 19 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
Info (21057): Implemented 733 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 704 logic cells
    Info (21064): Implemented 9 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4705 megabytes
    Info: Processing ended: Sun Sep 25 20:20:43 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


