{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720678259393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720678259394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 01:10:59 2024 " "Processing started: Thu Jul 11 01:10:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720678259394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720678259394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Test -c SDRAM_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Test -c SDRAM_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720678259394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720678259958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720678259958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Test " "Found entity 1: SDRAM_Test" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720678266666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720678266666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAM_Test " "Elaborating entity \"SDRAM_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720678266694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SDRAM_Test.v(28) " "Verilog HDL assignment warning at SDRAM_Test.v(28): truncated value with size 32 to match size of target (7)" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720678266695 "|SDRAM_Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SDRAM_Test.v(47) " "Verilog HDL assignment warning at SDRAM_Test.v(47): truncated value with size 32 to match size of target (4)" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720678266696 "|SDRAM_Test"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[0\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[0\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678267014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[1\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[1\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678267014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[3\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[3\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678267014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[4\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[4\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678267014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[5\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[5\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678267014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[6\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[6\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678267014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[7\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[7\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678267014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[8\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[8\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678267014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[9\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[9\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678267014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[13\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[13\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678267014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[15\] " "Inserted always-enabled tri-state buffer between \"DRAM_DQ\[15\]\" and its non-tri-state driver." {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720678267014 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1720678267014 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DRAM_DQ\[2\] GND pin " "The pin \"DRAM_DQ\[2\]\" is fed by GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1720678267014 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DRAM_DQ\[10\] GND pin " "The pin \"DRAM_DQ\[10\]\" is fed by GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1720678267014 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DRAM_DQ\[11\] GND pin " "The pin \"DRAM_DQ\[11\]\" is fed by GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1720678267014 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DRAM_DQ\[12\] GND pin " "The pin \"DRAM_DQ\[12\]\" is fed by GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1720678267014 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DRAM_DQ\[14\] GND pin " "The pin \"DRAM_DQ\[14\]\" is fed by GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1720678267014 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1720678267014 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[0\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678267015 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[1\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678267015 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[3\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678267015 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[4\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678267015 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[5\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678267015 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[6\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678267015 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[7\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678267015 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[8\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678267015 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[9\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678267015 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[13\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678267015 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"DRAM_DQ\[15\]\" is moved to its source" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1720678267015 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1720678267015 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_HDR" "" "One or more bidirectional pins are fed by always-enabled (GND-fed) open-drain buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "DRAM_DQ\[2\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"DRAM_DQ\[2\]\" is set to GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1720678267015 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "DRAM_DQ\[10\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"DRAM_DQ\[10\]\" is set to GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1720678267015 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "DRAM_DQ\[11\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"DRAM_DQ\[11\]\" is set to GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1720678267015 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "DRAM_DQ\[12\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"DRAM_DQ\[12\]\" is set to GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1720678267015 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "DRAM_DQ\[14\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"DRAM_DQ\[14\]\" is set to GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1720678267015 ""}  } {  } 0 13036 "One or more bidirectional pins are fed by always-enabled (GND-fed) open-drain buffers" 0 0 "Analysis & Synthesis" 0 -1 1720678267015 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[0\]~synth " "Node \"DRAM_DQ\[0\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678267027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[1\]~synth " "Node \"DRAM_DQ\[1\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678267027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[3\]~synth " "Node \"DRAM_DQ\[3\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678267027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[4\]~synth " "Node \"DRAM_DQ\[4\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678267027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[5\]~synth " "Node \"DRAM_DQ\[5\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678267027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[6\]~synth " "Node \"DRAM_DQ\[6\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678267027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[7\]~synth " "Node \"DRAM_DQ\[7\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678267027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[8\]~synth " "Node \"DRAM_DQ\[8\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678267027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[9\]~synth " "Node \"DRAM_DQ\[9\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678267027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[13\]~synth " "Node \"DRAM_DQ\[13\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678267027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[15\]~synth " "Node \"DRAM_DQ\[15\]~synth\"" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720678267027 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720678267027 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N VCC " "Pin \"DRAM_WE_N\" is stuck at VCC" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720678267027 "|SDRAM_Test|DRAM_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720678267027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720678267083 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720678267349 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720678267349 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720678267387 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720678267387 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1720678267387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720678267387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720678267387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720678267402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 01:11:07 2024 " "Processing ended: Thu Jul 11 01:11:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720678267402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720678267402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720678267402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720678267402 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1720678268792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720678268793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 01:11:08 2024 " "Processing started: Thu Jul 11 01:11:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720678268793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1720678268793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SDRAM_Test -c SDRAM_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SDRAM_Test -c SDRAM_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1720678268793 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1720678268979 ""}
{ "Info" "0" "" "Project  = SDRAM_Test" {  } {  } 0 0 "Project  = SDRAM_Test" 0 0 "Fitter" 0 0 1720678268980 ""}
{ "Info" "0" "" "Revision = SDRAM_Test" {  } {  } 0 0 "Revision = SDRAM_Test" 0 0 "Fitter" 0 0 1720678268980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1720678269130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1720678269131 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDRAM_Test 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"SDRAM_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720678269139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720678269183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720678269183 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720678269506 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1720678269534 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1720678269727 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 44 " "No exact pin location assignment(s) for 1 pins of 44 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1720678269917 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1720678277406 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 14 global CLKCTRL_G10 " "CLOCK_50~inputCLKENA0 with 14 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720678277511 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1720678277511 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720678277512 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1720678277514 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720678277514 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720678277515 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1720678277515 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1720678277515 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1720678277515 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SDRAM_Test.sdc " "Synopsys Design Constraints File file not found: 'SDRAM_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1720678278014 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1720678278015 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1720678278016 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1720678278016 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1720678278016 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1720678278033 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1720678278033 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720678278033 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720678278073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720678282171 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1720678282380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720678286127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720678288734 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720678290866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720678290866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720678291863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1720678294674 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720678294674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1720678295477 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720678295477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720678295481 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1720678296330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720678296360 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720678296658 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720678296658 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720678296940 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720678298752 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently enabled " "Pin DRAM_DQ\[0\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently enabled " "Pin DRAM_DQ\[1\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently enabled " "Pin DRAM_DQ\[2\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently enabled " "Pin DRAM_DQ\[3\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently enabled " "Pin DRAM_DQ\[4\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently enabled " "Pin DRAM_DQ\[5\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently enabled " "Pin DRAM_DQ\[6\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently enabled " "Pin DRAM_DQ\[7\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently enabled " "Pin DRAM_DQ\[8\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently enabled " "Pin DRAM_DQ\[9\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently enabled " "Pin DRAM_DQ\[10\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently enabled " "Pin DRAM_DQ\[11\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently enabled " "Pin DRAM_DQ\[12\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently enabled " "Pin DRAM_DQ\[13\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently enabled " "Pin DRAM_DQ\[14\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently enabled " "Pin DRAM_DQ\[15\] has a permanently enabled output enable" {  } { { "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/23.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/SDRAM_Test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720678298962 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1720678298962 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/output_files/SDRAM_Test.fit.smsg " "Generated suppressed messages file C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/output_files/SDRAM_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720678299016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6935 " "Peak virtual memory: 6935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720678299377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 01:11:39 2024 " "Processing ended: Thu Jul 11 01:11:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720678299377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720678299377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720678299377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720678299377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1720678300529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720678300530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 01:11:40 2024 " "Processing started: Thu Jul 11 01:11:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720678300530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1720678300530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SDRAM_Test -c SDRAM_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SDRAM_Test -c SDRAM_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1720678300530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1720678301304 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1720678305597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720678305857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 01:11:45 2024 " "Processing ended: Thu Jul 11 01:11:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720678305857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720678305857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720678305857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1720678305857 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1720678306598 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1720678307224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720678307224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 01:11:46 2024 " "Processing started: Thu Jul 11 01:11:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720678307224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1720678307224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SDRAM_Test -c SDRAM_Test " "Command: quartus_sta SDRAM_Test -c SDRAM_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1720678307224 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1720678307412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1720678308018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1720678308018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720678308053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720678308053 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SDRAM_Test.sdc " "Synopsys Design Constraints File file not found: 'SDRAM_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1720678308465 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1720678308466 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720678308466 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720678308466 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1720678308467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720678308467 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1720678308467 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1720678308478 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720678308491 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720678308491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.474 " "Worst-case setup slack is -1.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678308495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678308495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.474             -20.515 CLOCK_50  " "   -1.474             -20.515 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678308495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720678308495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.364 " "Worst-case hold slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678308498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678308498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 CLOCK_50  " "    0.364               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678308498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720678308498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720678308503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720678308507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678308512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678308512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.932 CLOCK_50  " "   -0.394              -8.932 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678308512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720678308512 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720678308517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720678308543 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720678309245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720678309280 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720678309286 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720678309286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.495 " "Worst-case setup slack is -1.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678309293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678309293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.495             -20.583 CLOCK_50  " "   -1.495             -20.583 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678309293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720678309293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678309300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678309300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 CLOCK_50  " "    0.343               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678309300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720678309300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720678309311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720678309317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678309323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678309323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.681 CLOCK_50  " "   -0.394              -9.681 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678309323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720678309323 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1720678309327 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720678309449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720678309996 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720678310032 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720678310033 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720678310033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.398 " "Worst-case setup slack is -0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.398              -4.290 CLOCK_50  " "   -0.398              -4.290 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720678310036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK_50  " "    0.182               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720678310041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720678310044 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720678310049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.085 " "Worst-case minimum pulse width slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -1.378 CLOCK_50  " "   -0.085              -1.378 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720678310055 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720678310059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720678310170 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1720678310171 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720678310171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.307 " "Worst-case setup slack is -0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307              -2.852 CLOCK_50  " "   -0.307              -2.852 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720678310174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 CLOCK_50  " "    0.172               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720678310180 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720678310185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720678310192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.083 " "Worst-case minimum pulse width slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -1.366 CLOCK_50  " "   -0.083              -1.366 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720678310194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720678310194 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720678311410 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720678311410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5183 " "Peak virtual memory: 5183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720678311463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 01:11:51 2024 " "Processing ended: Thu Jul 11 01:11:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720678311463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720678311463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720678311463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720678311463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1720678312512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720678312513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 01:11:52 2024 " "Processing started: Thu Jul 11 01:11:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720678312513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1720678312513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SDRAM_Test -c SDRAM_Test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SDRAM_Test -c SDRAM_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1720678312513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1720678313487 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRAM_Test.vo C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/simulation/questa/ simulation " "Generated file SDRAM_Test.vo in folder \"C:/Users/Malcolm/Documents/Logisim/LALU 2.0/SDRAM Test/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1720678313516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720678313549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 01:11:53 2024 " "Processing ended: Thu Jul 11 01:11:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720678313549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720678313549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720678313549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1720678313549 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus Prime Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1720678314275 ""}
