# MiniSRC
ELEC 374 MiniSRC Processor

## ToDo
- [ ] ALU
    - [ ] Carry Look Ahead Adder (Use Gate Level Syntax)
    - [ ] Gate Level Syntax for subtraction
    - [ ] Gate level syntax for divisor negation?
- [ ] Branches  
    - [ ] unconditional branches
    - [ ] branch condition checking
    - [ ] conditional branching
- [ ] Lab 1 Testing/Simulations
    - Must create data path 
    - [ ] Divider simulation
    - [ ] Multiplier Simulation
    - [ ] Logical AND
    - [ ] Logical OR
    - [ ] Adder? (already done addi in div/mul tb)
    - [ ] Subtraction
    - [ ] Logical Right Shift
    - [ ] Arithmetic Right Shift
    - [ ] Logical Left Shift
    - [ ] Rotate Right
    - [ ] Rotate Left
    - [ ] Negate
    - [ ] Not

