Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Thu Oct  3 15:09:05 2024
| Host              : BDCGEHARRIS01 running 64-bit major release  (build 9200)
| Command           : report_bus_skew -warn_on_violation -file TopMi400EamPoc_bus_skew_routed.rpt -pb TopMi400EamPoc_bus_skew_routed.pb -rpx TopMi400EamPoc_bus_skew_routed.rpx
| Design            : TopMi400EamPoc
| Device            : xcau25p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   84        [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]}]]
                                                                              Slow             30.000       0.793     29.207
2   86        [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             30.000       0.734     29.266
3   90        [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             24.000       0.690     23.310
4   92        [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]}]]
                                                                              Slow             30.000       0.723     29.277


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]}]] -to [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[4]}]] 30.000
Requirement: 30.000ns
Endpoints: 27

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
AxiBusClock           McuClock              Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[29]/D
                                                                            Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.793     29.207


Slack (MET) :             29.207ns  (requirement - actual skew)
  Endpoint Source:        Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock)
  Endpoint Destination:   Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by McuClock)
  Reference Source:       Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock)
  Reference Destination:  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by McuClock)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            30.000ns
  Endpoint Relative Delay:   -0.713ns
  Reference Relative Delay:  -1.151ns
  Relative CRPR:             -0.356ns
  Actual Bus Skew:            0.793ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13355, routed)       1.924     2.139    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X86Y61         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.217 r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.479     2.696    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[29]
    SLICE_X86Y61         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock McuClock rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  FPGA_CLK_100MHZ_P (IN)
                         net (fo=0)                   0.079     0.079    CORE_IBUFDS/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.500     0.579 r  CORE_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.619    CORE_IBUFDS/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  CORE_IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.952    Top_DFX_Main_inst/Clock_DiffOut
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.582 r  Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.798    Top_DFX_Main_inst/McuClock_unbuffed
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.822 r  Top_DFX_Main_inst/CORE_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3868, routed)        1.562     3.384    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X86Y61         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[29]/C
                         clock pessimism              0.000     3.384    
    SLICE_X86Y61         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.409    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         data arrival                           2.696    
                         clock arrival                          3.409    
  -------------------------------------------------------------------
                         relative delay                        -0.713    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13355, routed)       1.635     1.827    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_clk
    SLICE_X82Y53         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.885 r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.115     2.000    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[2]
    SLICE_X83Y54         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock McuClock rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  FPGA_CLK_100MHZ_P (IN)
                         net (fo=0)                   0.100     0.100    CORE_IBUFDS/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.610     0.710 r  CORE_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.760    CORE_IBUFDS/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.760 r  CORE_IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.144    Top_DFX_Main_inst/Clock_DiffOut
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.017 r  Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.262    Top_DFX_Main_inst/McuClock_unbuffed
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.290 r  Top_DFX_Main_inst/CORE_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3868, routed)        1.801     3.091    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X83Y54         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     3.091    
    SLICE_X83Y54         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.151    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.000    
                         clock arrival                          3.151    
  -------------------------------------------------------------------
                         relative delay                        -1.151    



Id: 2
set_bus_skew -from [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]}]] 30.000
Requirement: 30.000ns
Endpoints: 36

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
AxiBusClock           McuClock              Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
                                                                            Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]/D
                                                                                                            Slow         0.734     29.266


Slack (MET) :             29.266ns  (requirement - actual skew)
  Endpoint Source:        Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock)
  Endpoint Destination:   Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by McuClock)
  Reference Source:       Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock)
  Reference Destination:  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by McuClock)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            30.000ns
  Endpoint Relative Delay:   -0.688ns
  Reference Relative Delay:  -1.159ns
  Relative CRPR:             -0.263ns
  Actual Bus Skew:            0.734ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13355, routed)       1.829     2.044    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X79Y51         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y51         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.121 r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.598     2.719    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[6]
    SLICE_X79Y51         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock McuClock rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  FPGA_CLK_100MHZ_P (IN)
                         net (fo=0)                   0.079     0.079    CORE_IBUFDS/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.500     0.579 r  CORE_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.619    CORE_IBUFDS/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  CORE_IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.952    Top_DFX_Main_inst/Clock_DiffOut
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.582 r  Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.798    Top_DFX_Main_inst/McuClock_unbuffed
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.822 r  Top_DFX_Main_inst/CORE_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3868, routed)        1.560     3.382    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X79Y51         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/C
                         clock pessimism              0.000     3.382    
    SLICE_X79Y51         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     3.407    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         data arrival                           2.719    
                         clock arrival                          3.407    
  -------------------------------------------------------------------
                         relative delay                        -0.688    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13355, routed)       1.605     1.797    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X75Y46         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y46         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.857 r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.116     1.973    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[29]
    SLICE_X75Y47         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock McuClock rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  FPGA_CLK_100MHZ_P (IN)
                         net (fo=0)                   0.100     0.100    CORE_IBUFDS/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.610     0.710 r  CORE_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.760    CORE_IBUFDS/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.760 r  CORE_IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.144    Top_DFX_Main_inst/Clock_DiffOut
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.017 r  Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.262    Top_DFX_Main_inst/McuClock_unbuffed
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.290 r  Top_DFX_Main_inst/CORE_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3868, routed)        1.780     3.070    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X75Y47         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]/C
                         clock pessimism              0.000     3.070    
    SLICE_X75Y47         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.132    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         data arrival                           1.973    
                         clock arrival                          3.132    
  -------------------------------------------------------------------
                         relative delay                        -1.159    



Id: 3
set_bus_skew -from [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]}]] -to [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]}]] 24.000
Requirement: 24.000ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
McuClock              AxiBusClock           Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/D
                                                                            Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
                                                                                                            Slow         0.690     23.310


Slack (MET) :             23.310ns  (requirement - actual skew)
  Endpoint Source:        Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by McuClock)
  Endpoint Destination:   Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock)
  Reference Source:       Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by McuClock)
  Reference Destination:  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            24.000ns
  Endpoint Relative Delay:    1.958ns
  Reference Relative Delay:   1.425ns
  Relative CRPR:             -0.157ns
  Actual Bus Skew:            0.690ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock McuClock rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  FPGA_CLK_100MHZ_P (IN)
                         net (fo=0)                   0.100     0.100    CORE_IBUFDS/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.610     0.710 r  CORE_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.760    CORE_IBUFDS/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.760 r  CORE_IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.144    Top_DFX_Main_inst/Clock_DiffOut
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.017 r  Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.262    Top_DFX_Main_inst/McuClock_unbuffed
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.290 r  Top_DFX_Main_inst/CORE_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3868, routed)        1.746     3.036    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X79Y40         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.115 r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.666     3.781    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[3]
    SLICE_X79Y40         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13355, routed)       1.606     1.798    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X79Y40         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.000     1.798    
    SLICE_X79Y40         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     1.823    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.781    
                         clock arrival                          1.823    
  -------------------------------------------------------------------
                         relative delay                         1.958    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock McuClock rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  FPGA_CLK_100MHZ_P (IN)
                         net (fo=0)                   0.079     0.079    CORE_IBUFDS/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.500     0.579 r  CORE_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.619    CORE_IBUFDS/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  CORE_IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.952    Top_DFX_Main_inst/Clock_DiffOut
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.582 r  Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.798    Top_DFX_Main_inst/McuClock_unbuffed
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.822 r  Top_DFX_Main_inst/CORE_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3868, routed)        1.561     3.383    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X79Y43         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.444 r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.079     3.523    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[23]
    SLICE_X79Y42         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13355, routed)       1.821     2.036    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X79Y42         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/C
                         clock pessimism              0.000     2.036    
    SLICE_X79Y42         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.098    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         data arrival                           3.523    
                         clock arrival                          2.098    
  -------------------------------------------------------------------
                         relative delay                         1.425    



Id: 4
set_bus_skew -from [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]}]] -to [get_cells [list {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[15]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[17]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[18]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[19]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[22]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[24]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[25]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[26]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[27]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[28]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[29]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[30]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[31]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[5]} \
          {Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]}]] 30.000
Requirement: 30.000ns
Endpoints: 27

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
AxiBusClock           McuClock              Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]/D
                                                                            Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
                                                                                                            Slow         0.723     29.277


Slack (MET) :             29.277ns  (requirement - actual skew)
  Endpoint Source:        Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock)
  Endpoint Destination:   Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by McuClock)
  Reference Source:       Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock)
  Reference Destination:  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by McuClock)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            30.000ns
  Endpoint Relative Delay:   -0.762ns
  Reference Relative Delay:  -1.130ns
  Relative CRPR:             -0.356ns
  Actual Bus Skew:            0.723ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13355, routed)       1.912     2.127    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X86Y60         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.207 r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.444     2.651    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[20]
    SLICE_X86Y60         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock McuClock rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  FPGA_CLK_100MHZ_P (IN)
                         net (fo=0)                   0.079     0.079    CORE_IBUFDS/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.500     0.579 r  CORE_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.619    CORE_IBUFDS/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  CORE_IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.952    Top_DFX_Main_inst/Clock_DiffOut
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.582 r  Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.798    Top_DFX_Main_inst/McuClock_unbuffed
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.822 r  Top_DFX_Main_inst/CORE_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3868, routed)        1.567     3.389    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X86Y60         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]/C
                         clock pessimism              0.000     3.389    
    SLICE_X86Y60         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     3.414    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         data arrival                           2.651    
                         clock arrival                          3.414    
  -------------------------------------------------------------------
                         relative delay                        -0.762    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13355, routed)       1.633     1.825    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X84Y57         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.884 r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.106     1.990    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[4]
    SLICE_X84Y57         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock McuClock rise edge)
                                                      0.000     0.000 r  
    T24                                               0.000     0.000 r  FPGA_CLK_100MHZ_P (IN)
                         net (fo=0)                   0.100     0.100    CORE_IBUFDS/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.610     0.710 r  CORE_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.760    CORE_IBUFDS/OUT
    T24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.760 r  CORE_IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.144    Top_DFX_Main_inst/Clock_DiffOut
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.017 r  Top_DFX_Main_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.262    Top_DFX_Main_inst/McuClock_unbuffed
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.290 r  Top_DFX_Main_inst/CORE_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3868, routed)        1.770     3.060    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X84Y57         FDRE                                         r  Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/C
                         clock pessimism              0.000     3.060    
    SLICE_X84Y57         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.120    Top_DFX_Main_inst/MicroBlazeCore_i/microblaze_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.990    
                         clock arrival                          3.120    
  -------------------------------------------------------------------
                         relative delay                        -1.130    



