{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414892057705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414892057705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 01 19:34:17 2014 " "Processing started: Sat Nov 01 19:34:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414892057705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414892057705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414892057705 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414892057933 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ReactionTimer.v(114) " "Verilog HDL warning at ReactionTimer.v(114): extended using \"x\" or \"z\"" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1414892057969 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ReactionTimer.v(132) " "Verilog HDL information at ReactionTimer.v(132): always construct contains both blocking and non-blocking assignments" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 132 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414892057969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reactiontimer.v 6 6 " "Found 6 design units, including 6 entities, in source file reactiontimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReactionTimer " "Found entity 1: ReactionTimer" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414892057970 ""} { "Info" "ISGN_ENTITY_NAME" "2 lfsr " "Found entity 2: lfsr" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414892057970 ""} { "Info" "ISGN_ENTITY_NAME" "3 downCount " "Found entity 3: downCount" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414892057970 ""} { "Info" "ISGN_ENTITY_NAME" "4 BCDCount " "Found entity 4: BCDCount" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414892057970 ""} { "Info" "ISGN_ENTITY_NAME" "5 sevenSeg " "Found entity 5: sevenSeg" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414892057970 ""} { "Info" "ISGN_ENTITY_NAME" "6 clockAdjust " "Found entity 6: clockAdjust" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414892057970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414892057970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReactionTimer " "Elaborating entity \"ReactionTimer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414892057992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockAdjust clockAdjust:lowerFreq " "Elaborating entity \"clockAdjust\" for hierarchy \"clockAdjust:lowerFreq\"" {  } { { "ReactionTimer.v" "lowerFreq" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414892058003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ReactionTimer.v(135) " "Verilog HDL assignment warning at ReactionTimer.v(135): truncated value with size 32 to match size of target (19)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414892058003 "|ReactionTimer|clockAdjust:lowerFreq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:randomizer " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:randomizer\"" {  } { { "ReactionTimer.v" "randomizer" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414892058010 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "En ReactionTimer.v(41) " "Verilog HDL Always Construct warning at ReactionTimer.v(41): variable \"En\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414892058010 "|ReactionTimer|lfsr:randomizer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OUT ReactionTimer.v(43) " "Verilog HDL Always Construct warning at ReactionTimer.v(43): variable \"OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414892058010 "|ReactionTimer|lfsr:randomizer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT ReactionTimer.v(40) " "Verilog HDL Always Construct warning at ReactionTimer.v(40): inferring latch(es) for variable \"OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414892058010 "|ReactionTimer|lfsr:randomizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] ReactionTimer.v(40) " "Inferred latch for \"OUT\[6\]\" at ReactionTimer.v(40)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414892058010 "|ReactionTimer|lfsr:randomizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] ReactionTimer.v(40) " "Inferred latch for \"OUT\[5\]\" at ReactionTimer.v(40)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414892058010 "|ReactionTimer|lfsr:randomizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] ReactionTimer.v(40) " "Inferred latch for \"OUT\[4\]\" at ReactionTimer.v(40)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414892058011 "|ReactionTimer|lfsr:randomizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] ReactionTimer.v(40) " "Inferred latch for \"OUT\[3\]\" at ReactionTimer.v(40)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414892058011 "|ReactionTimer|lfsr:randomizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] ReactionTimer.v(40) " "Inferred latch for \"OUT\[2\]\" at ReactionTimer.v(40)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414892058011 "|ReactionTimer|lfsr:randomizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] ReactionTimer.v(40) " "Inferred latch for \"OUT\[1\]\" at ReactionTimer.v(40)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414892058011 "|ReactionTimer|lfsr:randomizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] ReactionTimer.v(40) " "Inferred latch for \"OUT\[0\]\" at ReactionTimer.v(40)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414892058011 "|ReactionTimer|lfsr:randomizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downCount downCount:downcounter " "Elaborating entity \"downCount\" for hierarchy \"downCount:downcounter\"" {  } { { "ReactionTimer.v" "downcounter" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414892058016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ReactionTimer.v(59) " "Verilog HDL assignment warning at ReactionTimer.v(59): truncated value with size 32 to match size of target (7)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414892058017 "|ReactionTimer|downCount:downcounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDCount BCDCount:bcdcounter " "Elaborating entity \"BCDCount\" for hierarchy \"BCDCount:bcdcounter\"" {  } { { "ReactionTimer.v" "bcdcounter" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414892058021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ReactionTimer.v(87) " "Verilog HDL assignment warning at ReactionTimer.v(87): truncated value with size 32 to match size of target (4)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414892058022 "|ReactionTimer|BCDCount:bcdcounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ReactionTimer.v(90) " "Verilog HDL assignment warning at ReactionTimer.v(90): truncated value with size 32 to match size of target (4)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414892058022 "|ReactionTimer|BCDCount:bcdcounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ReactionTimer.v(93) " "Verilog HDL assignment warning at ReactionTimer.v(93): truncated value with size 32 to match size of target (4)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414892058022 "|ReactionTimer|BCDCount:bcdcounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:seg2 " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:seg2\"" {  } { { "ReactionTimer.v" "seg2" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414892058028 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1414892058405 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1414892058535 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/ModuleThreeProject/output_files/ReactionTimer.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/ModuleThreeProject/output_files/ReactionTimer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1414892058669 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414892058734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414892058734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414892058764 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414892058764 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414892058764 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414892058764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414892058777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 01 19:34:18 2014 " "Processing ended: Sat Nov 01 19:34:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414892058777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414892058777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414892058777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414892058777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414892059708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414892059708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 01 19:34:19 2014 " "Processing started: Sat Nov 01 19:34:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414892059708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1414892059708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ReactionTimer -c ReactionTimer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1414892059709 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1414892059764 ""}
{ "Info" "0" "" "Project  = ReactionTimer" {  } {  } 0 0 "Project  = ReactionTimer" 0 0 "Fitter" 0 0 1414892059765 ""}
{ "Info" "0" "" "Revision = ReactionTimer" {  } {  } 0 0 "Revision = ReactionTimer" 0 0 "Fitter" 0 0 1414892059765 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1414892059805 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ReactionTimer EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"ReactionTimer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1414892059810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1414892059860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1414892059861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1414892059861 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1414892059931 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1414892059940 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1414892060133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1414892060133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1414892060133 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1414892060133 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/ModuleThreeProject/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1414892060135 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/ModuleThreeProject/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1414892060135 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/ModuleThreeProject/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1414892060135 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/ModuleThreeProject/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1414892060135 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/ModuleThreeProject/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1414892060135 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1414892060135 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1414892060136 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1414892061076 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ReactionTimer.sdc " "Synopsys Design Constraints File file not found: 'ReactionTimer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1414892061077 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1414892061077 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1414892061079 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1414892061079 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1414892061080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node Clock~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1414892061085 ""}  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/ModuleThreeProject/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1414892061085 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockAdjust:lowerFreq\|clockout  " "Automatically promoted node clockAdjust:lowerFreq\|clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1414892061085 ""}  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 124 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockAdjust:lowerFreq|clockout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/ModuleThreeProject/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1414892061085 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1414892061231 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1414892061232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1414892061232 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1414892061232 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1414892061233 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1414892061233 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1414892061233 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1414892061233 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1414892061234 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1414892061234 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1414892061234 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1414892061252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1414892062046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1414892062116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1414892062123 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1414892062405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1414892062406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1414892062597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/ModuleThreeProject/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1414892063190 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1414892063190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1414892064022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1414892064024 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1414892064024 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1414892064031 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1414892064060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1414892064325 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1414892064354 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1414892064450 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1414892065016 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/ModuleThreeProject/output_files/ReactionTimer.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/ModuleThreeProject/output_files/ReactionTimer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1414892065802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414892065981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 01 19:34:25 2014 " "Processing ended: Sat Nov 01 19:34:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414892065981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414892065981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414892065981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1414892065981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1414892066837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414892066838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 01 19:34:26 2014 " "Processing started: Sat Nov 01 19:34:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414892066838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1414892066838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ReactionTimer -c ReactionTimer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1414892066838 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1414892067522 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1414892067542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414892067799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 01 19:34:27 2014 " "Processing ended: Sat Nov 01 19:34:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414892067799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414892067799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414892067799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1414892067799 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1414892068391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1414892068735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414892068736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 01 19:34:28 2014 " "Processing started: Sat Nov 01 19:34:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414892068736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414892068736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ReactionTimer -c ReactionTimer " "Command: quartus_sta ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414892068736 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1414892068793 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414892068897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1414892068897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1414892068951 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1414892068951 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1414892069073 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ReactionTimer.sdc " "Synopsys Design Constraints File file not found: 'ReactionTimer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1414892069107 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1414892069107 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockAdjust:lowerFreq\|clockout clockAdjust:lowerFreq\|clockout " "create_clock -period 1.000 -name clockAdjust:lowerFreq\|clockout clockAdjust:lowerFreq\|clockout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069108 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Start Start " "create_clock -period 1.000 -name Start Start" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069108 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069108 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069108 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1414892069223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069223 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1414892069224 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1414892069230 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1414892069240 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1414892069240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.350 " "Worst-case setup slack is -1.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.350       -22.647 clockAdjust:lowerFreq\|clockout  " "   -1.350       -22.647 clockAdjust:lowerFreq\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029       -14.421 Clock  " "   -1.029       -14.421 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890        -3.659 Start  " "   -0.890        -3.659 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1414892069242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.014 " "Worst-case hold slack is -0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014        -0.014 Clock  " "   -0.014        -0.014 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341         0.000 clockAdjust:lowerFreq\|clockout  " "    0.341         0.000 clockAdjust:lowerFreq\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431         0.000 Start  " "    0.431         0.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1414892069244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414892069246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414892069248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.000 Clock  " "   -3.000       -24.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 Start  " "   -3.000        -3.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -19.000 clockAdjust:lowerFreq\|clockout  " "   -1.000       -19.000 clockAdjust:lowerFreq\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1414892069249 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1414892069300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1414892069320 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1414892069678 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069710 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1414892069716 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1414892069716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.165 " "Worst-case setup slack is -1.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.165       -18.958 clockAdjust:lowerFreq\|clockout  " "   -1.165       -18.958 clockAdjust:lowerFreq\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.790       -10.427 Clock  " "   -0.790       -10.427 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.693        -2.556 Start  " "   -0.693        -2.556 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1414892069719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.045 " "Worst-case hold slack is 0.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045         0.000 Clock  " "    0.045         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 clockAdjust:lowerFreq\|clockout  " "    0.299         0.000 clockAdjust:lowerFreq\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393         0.000 Start  " "    0.393         0.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1414892069723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414892069727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414892069730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.000 Clock  " "   -3.000       -24.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 Start  " "   -3.000        -3.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -19.000 clockAdjust:lowerFreq\|clockout  " "   -1.000       -19.000 clockAdjust:lowerFreq\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1414892069733 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1414892069796 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069873 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1414892069874 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1414892069874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.661 " "Worst-case setup slack is -0.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.661        -7.843 clockAdjust:lowerFreq\|clockout  " "   -0.661        -7.843 clockAdjust:lowerFreq\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162        -1.175 Clock  " "   -0.162        -1.175 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050        -0.050 Start  " "   -0.050        -0.050 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1414892069878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.078 " "Worst-case hold slack is -0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078        -0.078 Clock  " "   -0.078        -0.078 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133         0.000 clockAdjust:lowerFreq\|clockout  " "    0.133         0.000 clockAdjust:lowerFreq\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214         0.000 Start  " "    0.214         0.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1414892069883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414892069887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1414892069892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -25.340 Clock  " "   -3.000       -25.340 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 Start  " "   -3.000        -3.000 Start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -19.000 clockAdjust:lowerFreq\|clockout  " "   -1.000       -19.000 clockAdjust:lowerFreq\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1414892069896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1414892069896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1414892070114 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1414892070114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414892070184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 01 19:34:30 2014 " "Processing ended: Sat Nov 01 19:34:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414892070184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414892070184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414892070184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414892070184 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414892070867 ""}
