parent	,	V_2
NV03_PFIFO_RAMHT	,	V_57
data	,	V_6
NVDEV_ENGINE_DMAOBJ	,	V_17
sclass	,	V_46
NV03_PFIFO_CACHE1_PUSH1	,	V_61
NV04_PFIFO_CACHE1_PULL0	,	V_66
NV03_PFIFO_CACHE1_PUSH0	,	V_65
nv04_fifo_start	,	V_51
NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES	,	V_33
NV04_PFIFO_DELAY_0	,	V_55
NV03_PFIFO_INTR_0	,	V_63
u32	,	T_1
pobject	,	V_8
NV_PFIFO_CACHE1_BIG_ENDIAN	,	V_35
priv	,	V_10
ret	,	V_14
nv_engine	,	F_13
offset	,	V_30
nv04_fifo_intr	,	V_43
bits	,	V_58
nv17_fifo_sclass	,	V_47
nv_wr32	,	F_16
pause	,	V_48
ramfc	,	V_27
ramro	,	V_40
unit	,	V_41
size	,	V_7
pushgpu	,	V_31
nv_object	,	F_3
nouveau_gpuobj_ref	,	F_11
nouveau_oclass	,	V_4
NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES	,	V_34
nouveau_fifo_create	,	F_9
object	,	V_54
nv03_channel_dma_class	,	V_13
object_detach	,	V_23
nv04_fifo_object_attach	,	V_22
nv04_fifo_context_attach	,	V_26
nv17_fifo_chan_ctor	,	F_1
nv04_fifo_pause	,	V_49
nv_parent	,	F_4
object_attach	,	V_21
nv17_fifo_ctor	,	F_7
nv_subdev	,	F_12
intr	,	V_42
NV03_PFIFO_INTR_EN_0	,	V_64
nv17_fifo_init	,	F_14
engine	,	V_3
NV03_PFIFO_RAMRO	,	V_59
NV03_PFIFO_RAMFC	,	V_60
nv04_fifo_chan	,	V_11
nouveau_ramht_ref	,	F_10
nouveau_fifo_channel_create	,	F_2
addr	,	V_32
nv04_fifo_object_detach	,	V_24
ramht	,	V_39
cclass	,	V_44
NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8	,	V_36
nv04_instmem_priv	,	V_37
ramfc_desc	,	V_52
nouveau_fifo_init	,	F_15
nv04_fifo_priv	,	V_9
max	,	V_62
oclass	,	V_5
start	,	V_50
NVDEV_ENGINE_SW	,	V_18
NVDEV_ENGINE_MPEG	,	V_20
chid	,	V_29
EINVAL	,	V_15
NVDEV_ENGINE_GR	,	V_19
__BIG_ENDIAN	,	F_6
nv17_ramfc	,	V_53
NV04_PFIFO_DMA_TIMESLICE	,	V_56
nv_wo32	,	F_5
nv04_instmem	,	F_8
NV03_PFIFO_CACHES	,	V_67
nv17_fifo_cclass	,	V_45
context_attach	,	V_25
chan	,	V_12
imem	,	V_38
nouveau_object	,	V_1
pushbuf	,	V_16
base	,	V_28
