<stg><name>ClefiaF1Xor.3</name>


<trans_list>

<trans id="160" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:0 %rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset

]]></Node>
<StgValue><ssdm name="rk_offset_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="8">
<![CDATA[
while.body.i132:9 %zext_ln121 = zext i8 %rk_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:10 %rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:11 %add_ln124 = add i8 %rk_offset_read, i8 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="8">
<![CDATA[
while.body.i132:12 %zext_ln124 = zext i8 %add_ln124

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:13 %rk_addr_26 = getelementptr i8 %rk, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="rk_addr_26"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:14 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:19 %rk_load_1 = load i8 %rk_addr_26

]]></Node>
<StgValue><ssdm name="rk_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:1 %src_15_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_15_read

]]></Node>
<StgValue><ssdm name="src_15_read_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:2 %src_14_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_14_read

]]></Node>
<StgValue><ssdm name="src_14_read_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:3 %src_13_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_13_read

]]></Node>
<StgValue><ssdm name="src_13_read_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:4 %src_12_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_12_read

]]></Node>
<StgValue><ssdm name="src_12_read_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:5 %src_11_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_11_read

]]></Node>
<StgValue><ssdm name="src_11_read_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:6 %src_10_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_10_read

]]></Node>
<StgValue><ssdm name="src_10_read_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:7 %src_9_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_9_read

]]></Node>
<StgValue><ssdm name="src_9_read_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:8 %src_8_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_8_read

]]></Node>
<StgValue><ssdm name="src_8_read_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:14 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:16 %add_ln124_27 = add i8 %rk_offset_read, i8 2

]]></Node>
<StgValue><ssdm name="add_ln124_27"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="8">
<![CDATA[
while.body.i132:17 %zext_ln124_30 = zext i8 %add_ln124_27

]]></Node>
<StgValue><ssdm name="zext_ln124_30"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:18 %rk_addr_27 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_30

]]></Node>
<StgValue><ssdm name="rk_addr_27"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:19 %rk_load_1 = load i8 %rk_addr_26

]]></Node>
<StgValue><ssdm name="rk_load_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:21 %add_ln124_28 = add i8 %rk_offset_read, i8 3

]]></Node>
<StgValue><ssdm name="add_ln124_28"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="8">
<![CDATA[
while.body.i132:22 %zext_ln124_31 = zext i8 %add_ln124_28

]]></Node>
<StgValue><ssdm name="zext_ln124_31"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:23 %rk_addr_28 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_31

]]></Node>
<StgValue><ssdm name="rk_addr_28"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:24 %rk_load_2 = load i8 %rk_addr_27

]]></Node>
<StgValue><ssdm name="rk_load_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:26 %rk_load_3 = load i8 %rk_addr_28

]]></Node>
<StgValue><ssdm name="rk_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:15 %xor_ln124 = xor i8 %rk_load, i8 %src_8_read_1

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:20 %xor_ln124_31 = xor i8 %rk_load_1, i8 %src_9_read_1

]]></Node>
<StgValue><ssdm name="xor_ln124_31"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:24 %rk_load_2 = load i8 %rk_addr_27

]]></Node>
<StgValue><ssdm name="rk_load_2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:26 %rk_load_3 = load i8 %rk_addr_28

]]></Node>
<StgValue><ssdm name="rk_load_3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
while.body.i132:28 %zext_ln173 = zext i8 %xor_ln124

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:29 %clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="clefia_s1_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:30 %z = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
while.body.i132:31 %zext_ln174 = zext i8 %xor_ln124_31

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:32 %clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="clefia_s0_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:33 %z_1 = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:25 %xor_ln124_32 = xor i8 %rk_load_2, i8 %src_10_read_1

]]></Node>
<StgValue><ssdm name="xor_ln124_32"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:27 %xor_ln124_33 = xor i8 %rk_load_3, i8 %src_11_read_1

]]></Node>
<StgValue><ssdm name="xor_ln124_33"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:30 %z = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:33 %z_1 = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
while.body.i132:34 %zext_ln175 = zext i8 %xor_ln124_32

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:35 %clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:36 %z_2 = load i8 %clefia_s1_addr_1

]]></Node>
<StgValue><ssdm name="z_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
while.body.i132:37 %zext_ln176 = zext i8 %xor_ln124_33

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:38 %clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:39 %z_3 = load i8 %clefia_s0_addr_1

]]></Node>
<StgValue><ssdm name="z_3"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:40 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:41 %xor_ln132 = xor i8 %z_1, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:42 %select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_1

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:43 %trunc_ln134 = trunc i8 %select_ln131

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:44 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:45 %x_assign_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:46 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:47 %xor_ln132_1 = xor i8 %x_assign_3, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:48 %select_ln131_1 = select i1 %tmp_9, i8 %xor_ln132_1, i8 %x_assign_3

]]></Node>
<StgValue><ssdm name="select_ln131_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:49 %trunc_ln134_1 = trunc i8 %select_ln131_1

]]></Node>
<StgValue><ssdm name="trunc_ln134_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:50 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:51 %x_assign_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:52 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:53 %xor_ln132_2 = xor i8 %x_assign_6, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:54 %select_ln131_2 = select i1 %tmp_11, i8 %xor_ln132_2, i8 %x_assign_6

]]></Node>
<StgValue><ssdm name="select_ln131_2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:55 %trunc_ln134_2 = trunc i8 %select_ln131_2

]]></Node>
<StgValue><ssdm name="trunc_ln134_2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:56 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:82 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:83 %xor_ln132_7 = xor i8 %z, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_7"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:84 %select_ln131_7 = select i1 %tmp_21, i8 %xor_ln132_7, i8 %z

]]></Node>
<StgValue><ssdm name="select_ln131_7"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:85 %trunc_ln134_7 = trunc i8 %select_ln131_7

]]></Node>
<StgValue><ssdm name="trunc_ln134_7"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:86 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:87 %x_assign_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_7, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:88 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_7, i32 6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:89 %xor_ln132_8 = xor i8 %x_assign_4, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_8"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:90 %select_ln131_8 = select i1 %tmp_23, i8 %xor_ln132_8, i8 %x_assign_4

]]></Node>
<StgValue><ssdm name="select_ln131_8"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:91 %trunc_ln134_8 = trunc i8 %select_ln131_8

]]></Node>
<StgValue><ssdm name="trunc_ln134_8"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:92 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 7

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:93 %x_assign_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_8, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:94 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 6

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:95 %xor_ln132_9 = xor i8 %x_assign_5, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_9"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:96 %select_ln131_9 = select i1 %tmp_25, i8 %xor_ln132_9, i8 %x_assign_5

]]></Node>
<StgValue><ssdm name="select_ln131_9"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:97 %trunc_ln134_9 = trunc i8 %select_ln131_9

]]></Node>
<StgValue><ssdm name="trunc_ln134_9"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:98 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_9, i32 7

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:122 %xor_ln124_44 = xor i8 %x_assign_4, i8 %x_assign_3

]]></Node>
<StgValue><ssdm name="xor_ln124_44"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:36 %z_2 = load i8 %clefia_s1_addr_1

]]></Node>
<StgValue><ssdm name="z_2"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:39 %z_3 = load i8 %clefia_s0_addr_1

]]></Node>
<StgValue><ssdm name="z_3"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:58 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:59 %xor_ln132_3 = xor i8 %z_2, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_3"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:60 %select_ln131_3 = select i1 %tmp_13, i8 %xor_ln132_3, i8 %z_2

]]></Node>
<StgValue><ssdm name="select_ln131_3"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:61 %trunc_ln134_3 = trunc i8 %select_ln131_3

]]></Node>
<StgValue><ssdm name="trunc_ln134_3"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:62 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:63 %x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_3, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:64 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:65 %xor_ln132_4 = xor i8 %z_3, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_4"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:66 %select_ln131_4 = select i1 %tmp_15, i8 %xor_ln132_4, i8 %z_3

]]></Node>
<StgValue><ssdm name="select_ln131_4"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:67 %trunc_ln134_4 = trunc i8 %select_ln131_4

]]></Node>
<StgValue><ssdm name="trunc_ln134_4"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:68 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:69 %x_assign_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_4, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:70 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_4, i32 6

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:71 %xor_ln132_5 = xor i8 %x_assign_1, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_5"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:72 %select_ln131_5 = select i1 %tmp_17, i8 %xor_ln132_5, i8 %x_assign_1

]]></Node>
<StgValue><ssdm name="select_ln131_5"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:73 %trunc_ln134_5 = trunc i8 %select_ln131_5

]]></Node>
<StgValue><ssdm name="trunc_ln134_5"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:74 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:75 %x_assign_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_5, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:76 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:77 %xor_ln132_6 = xor i8 %x_assign_2, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_6"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:78 %select_ln131_6 = select i1 %tmp_19, i8 %xor_ln132_6, i8 %x_assign_2

]]></Node>
<StgValue><ssdm name="select_ln131_6"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:79 %trunc_ln134_6 = trunc i8 %select_ln131_6

]]></Node>
<StgValue><ssdm name="trunc_ln134_6"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:80 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:100 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 6

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:101 %xor_ln132_10 = xor i8 %x_assign_s, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_10"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:102 %select_ln131_10 = select i1 %tmp_27, i8 %xor_ln132_10, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="select_ln131_10"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:103 %trunc_ln134_10 = trunc i8 %select_ln131_10

]]></Node>
<StgValue><ssdm name="trunc_ln134_10"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:104 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_10, i32 7

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:105 %x_assign_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_10, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:106 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_10, i32 6

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:107 %xor_ln132_11 = xor i8 %x_assign_7, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_11"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:108 %select_ln131_11 = select i1 %tmp_29, i8 %xor_ln132_11, i8 %x_assign_7

]]></Node>
<StgValue><ssdm name="select_ln131_11"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:109 %trunc_ln134_11 = trunc i8 %select_ln131_11

]]></Node>
<StgValue><ssdm name="trunc_ln134_11"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:110 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_11, i32 7

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:57 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_2, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:81 %or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_6, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="or_ln134_4"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:99 %or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_9, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="or_ln134_7"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:111 %or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_11, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="or_ln134_9"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:112 %xor_ln124_34 = xor i8 %x_assign_s, i8 %src_12_read_1

]]></Node>
<StgValue><ssdm name="xor_ln124_34"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:113 %xor_ln124_35 = xor i8 %xor_ln124_34, i8 %z

]]></Node>
<StgValue><ssdm name="xor_ln124_35"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:114 %xor_ln124_36 = xor i8 %or_ln, i8 %or_ln134_4

]]></Node>
<StgValue><ssdm name="xor_ln124_36"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:115 %xor_ln124_37 = xor i8 %xor_ln124_36, i8 %x_assign_1

]]></Node>
<StgValue><ssdm name="xor_ln124_37"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:116 %xor_ln124_38 = xor i8 %xor_ln124_37, i8 %xor_ln124_35

]]></Node>
<StgValue><ssdm name="xor_ln124_38"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:117 %xor_ln124_39 = xor i8 %x_assign_s, i8 %x_assign_1

]]></Node>
<StgValue><ssdm name="xor_ln124_39"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:118 %xor_ln124_40 = xor i8 %xor_ln124_39, i8 %z_1

]]></Node>
<StgValue><ssdm name="xor_ln124_40"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:119 %xor_ln124_41 = xor i8 %or_ln134_7, i8 %or_ln134_9

]]></Node>
<StgValue><ssdm name="xor_ln124_41"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:120 %xor_ln124_42 = xor i8 %xor_ln124_41, i8 %src_13_read_1

]]></Node>
<StgValue><ssdm name="xor_ln124_42"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:121 %xor_ln124_43 = xor i8 %xor_ln124_42, i8 %xor_ln124_40

]]></Node>
<StgValue><ssdm name="xor_ln124_43"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:123 %xor_ln124_45 = xor i8 %xor_ln124_44, i8 %z_2

]]></Node>
<StgValue><ssdm name="xor_ln124_45"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:124 %xor_ln124_46 = xor i8 %xor_ln124_36, i8 %src_14_read_1

]]></Node>
<StgValue><ssdm name="xor_ln124_46"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:125 %xor_ln124_47 = xor i8 %xor_ln124_46, i8 %xor_ln124_45

]]></Node>
<StgValue><ssdm name="xor_ln124_47"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:126 %xor_ln124_48 = xor i8 %xor_ln124_44, i8 %z_3

]]></Node>
<StgValue><ssdm name="xor_ln124_48"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:127 %xor_ln124_49 = xor i8 %or_ln134_9, i8 %src_15_read_1

]]></Node>
<StgValue><ssdm name="xor_ln124_49"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:128 %xor_ln124_50 = xor i8 %xor_ln124_49, i8 %or_ln134_7

]]></Node>
<StgValue><ssdm name="xor_ln124_50"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:129 %xor_ln124_51 = xor i8 %xor_ln124_50, i8 %xor_ln124_48

]]></Node>
<StgValue><ssdm name="xor_ln124_51"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
while.body.i132:130 %mrv = insertvalue i64 <undef>, i8 %src_8_read_1

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
while.body.i132:131 %mrv_1 = insertvalue i64 %mrv, i8 %src_9_read_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
while.body.i132:132 %mrv_2 = insertvalue i64 %mrv_1, i8 %src_10_read_1

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
while.body.i132:133 %mrv_3 = insertvalue i64 %mrv_2, i8 %src_11_read_1

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
while.body.i132:134 %mrv_4 = insertvalue i64 %mrv_3, i8 %xor_ln124_38

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
while.body.i132:135 %mrv_5 = insertvalue i64 %mrv_4, i8 %xor_ln124_43

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
while.body.i132:136 %mrv_6 = insertvalue i64 %mrv_5, i8 %xor_ln124_47

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="8">
<![CDATA[
while.body.i132:137 %mrv_7 = insertvalue i64 %mrv_6, i8 %xor_ln124_51

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="64">
<![CDATA[
while.body.i132:138 %ret_ln186 = ret i64 %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln186"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
