Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Nov 10 01:58:11 2018
| Host         : nikihuang running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 185 register/latch pins with no clock driven by root clock pin: jd_2 (HIGH)

 There are 185 register/latch pins with no clock driven by root clock pin: pullup_TCK/O (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: slowclkgen/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2874 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.756        0.000                      0                15175        0.037        0.000                      0                15175        7.000        0.000                       0                  5792  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
CLK100MHZ        {0.000 10.000}       20.000          50.000          
  clk_out1_mmcm  {0.000 59.609}       119.219         8.388           
  clk_out2_mmcm  {0.000 31.250}       62.500          16.000          
  clkfbout_mmcm  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                          7.000        0.000                       0                     1  
  clk_out1_mmcm      116.272        0.000                      0                    9        0.184        0.000                      0                    9       59.109        0.000                       0                    11  
  clk_out2_mmcm       17.756        0.000                      0                11643        0.037        0.000                      0                11643       30.000        0.000                       0                  5777  
  clkfbout_mmcm                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_mmcm      clk_out2_mmcm           51.288        0.000                      0                 3523        0.420        0.000                      0                 3523  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.272ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.842ns (30.359%)  route 1.931ns (69.641%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 117.726 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.564    -0.888    slowclkgen/CLK
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  slowclkgen/counter_reg[2]/Q
                         net (fo=6, routed)           1.081     0.611    slowclkgen/counter[2]
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.299     0.910 r  slowclkgen/counter[6]_i_2/O
                         net (fo=4, routed)           0.851     1.761    slowclkgen/counter[6]_i_2_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.885 r  slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.885    slowclkgen/counter_0[6]
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    N14                                               0.000   119.219 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   120.664 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.826    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   114.605 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.192    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   116.283 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.443   117.726    slowclkgen/CLK
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[6]/C
                         clock pessimism              0.563   118.289    
                         clock uncertainty           -0.164   118.125    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.032   118.157    slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.157    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                116.272    

Slack (MET) :             116.276ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.842ns (30.414%)  route 1.926ns (69.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 117.726 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.564    -0.888    slowclkgen/CLK
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  slowclkgen/counter_reg[2]/Q
                         net (fo=6, routed)           1.081     0.611    slowclkgen/counter[2]
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.299     0.910 r  slowclkgen/counter[6]_i_2/O
                         net (fo=4, routed)           0.846     1.756    slowclkgen/counter[6]_i_2_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.880 r  slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.880    slowclkgen/counter_0[5]
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    N14                                               0.000   119.219 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   120.664 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.826    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   114.605 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.192    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   116.283 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.443   117.726    slowclkgen/CLK
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[5]/C
                         clock pessimism              0.563   118.289    
                         clock uncertainty           -0.164   118.125    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.031   118.156    slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.156    
                         arrival time                          -1.880    
  -------------------------------------------------------------------
                         slack                                116.276    

Slack (MET) :             116.392ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.704ns (26.539%)  route 1.949ns (73.461%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 117.726 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.564    -0.888    slowclkgen/CLK
    SLICE_X41Y39         FDRE                                         r  slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  slowclkgen/counter_reg[3]/Q
                         net (fo=5, routed)           1.135     0.703    slowclkgen/counter[3]
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     0.827 r  slowclkgen/counter[6]_i_3/O
                         net (fo=3, routed)           0.814     1.640    slowclkgen/counter[6]_i_3_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124     1.764 r  slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.764    slowclkgen/counter_0[4]
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    N14                                               0.000   119.219 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   120.664 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.826    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   114.605 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.192    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   116.283 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.443   117.726    slowclkgen/CLK
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[4]/C
                         clock pessimism              0.563   118.289    
                         clock uncertainty           -0.164   118.125    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.031   118.156    slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.156    
                         arrival time                          -1.764    
  -------------------------------------------------------------------
                         slack                                116.392    

Slack (MET) :             116.627ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.746ns (34.330%)  route 1.427ns (65.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 117.728 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.564    -0.888    slowclkgen/CLK
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  slowclkgen/counter_reg[2]/Q
                         net (fo=6, routed)           1.081     0.611    slowclkgen/counter[2]
    SLICE_X40Y39         LUT3 (Prop_lut3_I0_O)        0.327     0.938 r  slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.346     1.285    slowclkgen/counter_0[2]
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    N14                                               0.000   119.219 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   120.664 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.826    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   114.605 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.192    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   116.283 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.445   117.728    slowclkgen/CLK
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[2]/C
                         clock pessimism              0.602   118.330    
                         clock uncertainty           -0.164   118.166    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)       -0.255   117.911    slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.911    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                116.627    

Slack (MET) :             116.679ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.842ns (35.625%)  route 1.521ns (64.375%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 117.726 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.564    -0.888    slowclkgen/CLK
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  slowclkgen/counter_reg[2]/Q
                         net (fo=6, routed)           1.081     0.611    slowclkgen/counter[2]
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.299     0.910 r  slowclkgen/counter[6]_i_2/O
                         net (fo=4, routed)           0.441     1.351    slowclkgen/counter[6]_i_2_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.475 r  slowclkgen/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.475    slowclkgen/clk_out_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    N14                                               0.000   119.219 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   120.664 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.826    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   114.605 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.192    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   116.283 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.443   117.726    slowclkgen/CLK
    SLICE_X39Y39         FDRE                                         r  slowclkgen/clk_out_reg/C
                         clock pessimism              0.563   118.289    
                         clock uncertainty           -0.164   118.125    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.029   118.154    slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        118.154    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                116.679    

Slack (MET) :             116.804ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.704ns (31.409%)  route 1.537ns (68.591%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 117.728 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.563    -0.889    slowclkgen/CLK
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.433 f  slowclkgen/counter_reg[4]/Q
                         net (fo=5, routed)           0.852     0.419    slowclkgen/counter[4]
    SLICE_X40Y39         LUT3 (Prop_lut3_I1_O)        0.124     0.543 r  slowclkgen/counter[7]_i_3/O
                         net (fo=2, routed)           0.685     1.228    slowclkgen/counter[7]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.352 r  slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.352    slowclkgen/counter_0[0]
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    N14                                               0.000   119.219 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   120.664 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.826    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   114.605 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.192    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   116.283 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.445   117.728    slowclkgen/CLK
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[0]/C
                         clock pessimism              0.563   118.291    
                         clock uncertainty           -0.164   118.127    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)        0.029   118.156    slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.156    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                116.804    

Slack (MET) :             117.201ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.704ns (38.120%)  route 1.143ns (61.880%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 117.728 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.563    -0.889    slowclkgen/CLK
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.433 f  slowclkgen/counter_reg[4]/Q
                         net (fo=5, routed)           0.852     0.419    slowclkgen/counter[4]
    SLICE_X40Y39         LUT3 (Prop_lut3_I1_O)        0.124     0.543 r  slowclkgen/counter[7]_i_3/O
                         net (fo=2, routed)           0.291     0.833    slowclkgen/counter[7]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.124     0.957 r  slowclkgen/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     0.957    slowclkgen/counter_0[7]
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    N14                                               0.000   119.219 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   120.664 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.826    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   114.605 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.192    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   116.283 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.445   117.728    slowclkgen/CLK
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[7]/C
                         clock pessimism              0.563   118.291    
                         clock uncertainty           -0.164   118.127    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)        0.031   118.158    slowclkgen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        118.158    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                117.201    

Slack (MET) :             117.361ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.606ns (34.809%)  route 1.135ns (65.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 117.728 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.564    -0.888    slowclkgen/CLK
    SLICE_X41Y39         FDRE                                         r  slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  slowclkgen/counter_reg[3]/Q
                         net (fo=5, routed)           1.135     0.703    slowclkgen/counter[3]
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.150     0.853 r  slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.853    slowclkgen/counter_0[3]
    SLICE_X41Y39         FDRE                                         r  slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    N14                                               0.000   119.219 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   120.664 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.826    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   114.605 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.192    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   116.283 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.445   117.728    slowclkgen/CLK
    SLICE_X41Y39         FDRE                                         r  slowclkgen/counter_reg[3]/C
                         clock pessimism              0.602   118.330    
                         clock uncertainty           -0.164   118.166    
    SLICE_X41Y39         FDRE (Setup_fdre_C_D)        0.047   118.213    slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.213    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                117.361    

Slack (MET) :             117.806ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.580ns (45.330%)  route 0.700ns (54.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 117.728 - 119.219 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.564    -0.888    slowclkgen/CLK
    SLICE_X41Y39         FDRE                                         r  slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  slowclkgen/counter_reg[1]/Q
                         net (fo=7, routed)           0.700     0.267    slowclkgen/counter[1]
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.391 r  slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.391    slowclkgen/counter_0[1]
    SLICE_X41Y39         FDRE                                         r  slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    N14                                               0.000   119.219 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   120.664 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.826    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   114.605 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   116.192    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   116.283 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           1.445   117.728    slowclkgen/CLK
    SLICE_X41Y39         FDRE                                         r  slowclkgen/counter_reg[1]/C
                         clock pessimism              0.602   118.330    
                         clock uncertainty           -0.164   118.166    
    SLICE_X41Y39         FDRE (Setup_fdre_C_D)        0.031   118.197    slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.197    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                117.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.561    -0.563    slowclkgen/CLK
    SLICE_X41Y39         FDRE                                         r  slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  slowclkgen/counter_reg[1]/Q
                         net (fo=7, routed)           0.103    -0.319    slowclkgen/counter[1]
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  slowclkgen/counter[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.274    slowclkgen/counter_0[7]
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.831    -0.800    slowclkgen/CLK
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[7]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.092    -0.458    slowclkgen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.561    -0.563    slowclkgen/CLK
    SLICE_X41Y39         FDRE                                         r  slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  slowclkgen/counter_reg[3]/Q
                         net (fo=5, routed)           0.131    -0.291    slowclkgen/counter[3]
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.246    slowclkgen/counter_0[0]
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.831    -0.800    slowclkgen/CLK
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[0]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.091    -0.459    slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.879%)  route 0.155ns (45.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.561    -0.563    slowclkgen/CLK
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  slowclkgen/counter_reg[0]/Q
                         net (fo=10, routed)          0.155    -0.266    slowclkgen/counter[0]
    SLICE_X41Y39         LUT4 (Prop_lut4_I2_O)        0.048    -0.218 r  slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.218    slowclkgen/counter_0[3]
    SLICE_X41Y39         FDRE                                         r  slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.831    -0.800    slowclkgen/CLK
    SLICE_X41Y39         FDRE                                         r  slowclkgen/counter_reg[3]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.105    -0.445    slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.323%)  route 0.156ns (45.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.561    -0.563    slowclkgen/CLK
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  slowclkgen/counter_reg[0]/Q
                         net (fo=10, routed)          0.156    -0.265    slowclkgen/counter[0]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.220 r  slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.220    slowclkgen/counter_0[1]
    SLICE_X41Y39         FDRE                                         r  slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.831    -0.800    slowclkgen/CLK
    SLICE_X41Y39         FDRE                                         r  slowclkgen/counter_reg[1]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.092    -0.458    slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.354%)  route 0.156ns (45.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.561    -0.563    slowclkgen/CLK
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  slowclkgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.156    -0.266    slowclkgen/counter[6]
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    slowclkgen/counter_0[4]
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.830    -0.801    slowclkgen/CLK
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[4]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092    -0.471    slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.195%)  route 0.157ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.561    -0.563    slowclkgen/CLK
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  slowclkgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.157    -0.265    slowclkgen/counter[6]
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.220 r  slowclkgen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.220    slowclkgen/clk_out_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.830    -0.801    slowclkgen/CLK
    SLICE_X39Y39         FDRE                                         r  slowclkgen/clk_out_reg/C
                         clock pessimism              0.238    -0.563    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.091    -0.472    slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.561    -0.563    slowclkgen/CLK
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  slowclkgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.192    -0.230    slowclkgen/counter[6]
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.185 r  slowclkgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    slowclkgen/counter_0[6]
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.830    -0.801    slowclkgen/CLK
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[6]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092    -0.471    slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.045%)  route 0.193ns (50.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.561    -0.563    slowclkgen/CLK
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  slowclkgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.193    -0.229    slowclkgen/counter[6]
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.184 r  slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    slowclkgen/counter_0[5]
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.830    -0.801    slowclkgen/CLK
    SLICE_X39Y39         FDRE                                         r  slowclkgen/counter_reg[5]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092    -0.471    slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.687%)  route 0.308ns (62.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.561    -0.563    slowclkgen/CLK
    SLICE_X41Y39         FDRE                                         r  slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  slowclkgen/counter_reg[1]/Q
                         net (fo=7, routed)           0.181    -0.240    slowclkgen/counter[1]
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.045    -0.195 r  slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.126    -0.069    slowclkgen/counter_0[2]
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9, routed)           0.831    -0.800    slowclkgen/CLK
    SLICE_X40Y39         FDRE                                         r  slowclkgen/counter_reg[2]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.008    -0.542    slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.473    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 59.609 }
Period(ns):         119.219
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.219     117.064    BUFGCTRL_X0Y3    ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.219     117.970    MMCME2_ADV_X0Y0  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X39Y39     slowclkgen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X40Y39     slowclkgen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X41Y39     slowclkgen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X40Y39     slowclkgen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X41Y39     slowclkgen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X39Y39     slowclkgen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X39Y39     slowclkgen/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.219     118.219    SLICE_X39Y39     slowclkgen/counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.219     94.141     MMCME2_ADV_X0Y0  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X39Y39     slowclkgen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X39Y39     slowclkgen/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X39Y39     slowclkgen/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X39Y39     slowclkgen/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X39Y39     slowclkgen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X40Y39     slowclkgen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X40Y39     slowclkgen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X41Y39     slowclkgen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X41Y39     slowclkgen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X40Y39     slowclkgen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X40Y39     slowclkgen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X40Y39     slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X41Y39     slowclkgen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X41Y39     slowclkgen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X40Y39     slowclkgen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X40Y39     slowclkgen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X41Y39     slowclkgen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X41Y39     slowclkgen/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X40Y39     slowclkgen/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.609      59.109     SLICE_X40Y39     slowclkgen/counter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       17.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.756ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        43.970ns  (logic 9.794ns (22.274%)  route 34.176ns (77.726%))
  Logic Levels:           46  (CARRY4=13 LUT2=2 LUT3=7 LUT4=3 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 61.058 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.564    -0.888    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X14Y13         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=60, routed)          1.943     1.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.152     1.724 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_21/O
                         net (fo=7, routed)           1.035     2.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_22
    SLICE_X30Y2          LUT5 (Prop_lut5_I4_O)        0.332     3.092 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__4/O
                         net (fo=4, routed)           0.604     3.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[3]_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.819 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=2, routed)           0.596     4.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]_6
    SLICE_X33Y4          LUT6 (Prop_lut6_I1_O)        0.124     4.539 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0/O
                         net (fo=10, routed)          0.877     5.416    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.118     5.534 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10/O
                         net (fo=8, routed)           0.476     6.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I3_O)        0.326     6.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__1/O
                         net (fo=124, routed)         1.255     7.590    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.117     7.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__4/O
                         net (fo=65, routed)          1.100     8.807    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[30]_5
    SLICE_X39Y13         LUT3 (Prop_lut3_I2_O)        0.358     9.165 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=3, routed)           1.178    10.343    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_65
    SLICE_X54Y15         LUT2 (Prop_lut2_I1_O)        0.318    10.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_6__1/O
                         net (fo=141, routed)         0.818    11.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_3
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.328    11.807 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.692    12.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124    12.622 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__5/O
                         net (fo=35, routed)          1.090    13.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3/O
                         net (fo=1, routed)           0.585    14.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.059 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.176 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.293 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.410    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.644 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.644    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.761 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.761    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.398    17.507    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.295    17.802 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1/O
                         net (fo=19, routed)          0.992    18.794    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.918 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3/O
                         net (fo=2, routed)           0.601    19.519    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    19.643 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32/O
                         net (fo=1, routed)           0.576    20.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.124    20.343 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_29/O
                         net (fo=2, routed)           1.113    21.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[13]_8
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.124    21.581 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_26__1/O
                         net (fo=3, routed)           0.899    22.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_buserr
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3/O
                         net (fo=2, routed)           0.893    23.497    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    23.621 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6/O
                         net (fo=7, routed)           0.665    24.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    24.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5/O
                         net (fo=29, routed)          1.785    26.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124    26.319 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__5/O
                         net (fo=1, routed)           1.149    27.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X29Y17         LUT5 (Prop_lut5_I0_O)        0.124    27.591 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.818    28.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_38[20]
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.124    28.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.533    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[26][1]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.083 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.240 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.930    30.170    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_56[0]
    SLICE_X13Y15         LUT4 (Prop_lut4_I1_O)        0.329    30.499 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8/O
                         net (fo=4, routed)           0.593    31.092    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I3_O)        0.150    31.242 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__23/O
                         net (fo=16, routed)          0.739    31.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.326    32.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          0.914    33.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I1_O)        0.150    33.371 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_12/O
                         net (fo=2, routed)           0.419    33.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu2biu_icb_cmd_addr[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.332    34.122 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    34.122    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.654    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=14, routed)          0.619    35.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X15Y21         LUT6 (Prop_lut6_I3_O)        0.329    35.760 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__11/O
                         net (fo=7, routed)           0.634    36.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_134
    SLICE_X15Y17         LUT6 (Prop_lut6_I4_O)        0.124    36.518 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_55/O
                         net (fo=2, routed)           0.582    37.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[77]_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.124    37.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=29, routed)          1.247    38.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[89][0]
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.124    38.594 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          1.467    40.062    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ADDRARDADDR[3]
    SLICE_X12Y17         LUT3 (Prop_lut3_I0_O)        0.124    40.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.896    43.082    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X1Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.494    61.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.491    61.549    
                         clock uncertainty           -0.146    61.403    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    60.837    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         60.838    
                         arrival time                         -43.082    
  -------------------------------------------------------------------
                         slack                                 17.756    

Slack (MET) :             17.896ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        43.822ns  (logic 9.794ns (22.350%)  route 34.027ns (77.650%))
  Logic Levels:           46  (CARRY4=13 LUT2=2 LUT3=7 LUT4=3 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 61.050 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.564    -0.888    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X14Y13         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=60, routed)          1.943     1.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.152     1.724 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_21/O
                         net (fo=7, routed)           1.035     2.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_22
    SLICE_X30Y2          LUT5 (Prop_lut5_I4_O)        0.332     3.092 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__4/O
                         net (fo=4, routed)           0.604     3.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[3]_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.819 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=2, routed)           0.596     4.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]_6
    SLICE_X33Y4          LUT6 (Prop_lut6_I1_O)        0.124     4.539 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0/O
                         net (fo=10, routed)          0.877     5.416    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.118     5.534 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10/O
                         net (fo=8, routed)           0.476     6.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I3_O)        0.326     6.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__1/O
                         net (fo=124, routed)         1.255     7.590    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.117     7.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__4/O
                         net (fo=65, routed)          1.100     8.807    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[30]_5
    SLICE_X39Y13         LUT3 (Prop_lut3_I2_O)        0.358     9.165 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=3, routed)           1.178    10.343    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_65
    SLICE_X54Y15         LUT2 (Prop_lut2_I1_O)        0.318    10.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_6__1/O
                         net (fo=141, routed)         0.818    11.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_3
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.328    11.807 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.692    12.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124    12.622 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__5/O
                         net (fo=35, routed)          1.090    13.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3/O
                         net (fo=1, routed)           0.585    14.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.059 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.176 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.293 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.410    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.644 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.644    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.761 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.761    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.398    17.507    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.295    17.802 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1/O
                         net (fo=19, routed)          0.992    18.794    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.918 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3/O
                         net (fo=2, routed)           0.601    19.519    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    19.643 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32/O
                         net (fo=1, routed)           0.576    20.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.124    20.343 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_29/O
                         net (fo=2, routed)           1.113    21.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[13]_8
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.124    21.581 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_26__1/O
                         net (fo=3, routed)           0.899    22.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_buserr
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3/O
                         net (fo=2, routed)           0.893    23.497    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    23.621 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6/O
                         net (fo=7, routed)           0.665    24.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    24.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5/O
                         net (fo=29, routed)          1.785    26.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124    26.319 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__5/O
                         net (fo=1, routed)           1.149    27.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X29Y17         LUT5 (Prop_lut5_I0_O)        0.124    27.591 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.818    28.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_38[20]
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.124    28.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.533    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[26][1]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.083 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.240 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.930    30.170    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_56[0]
    SLICE_X13Y15         LUT4 (Prop_lut4_I1_O)        0.329    30.499 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8/O
                         net (fo=4, routed)           0.593    31.092    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I3_O)        0.150    31.242 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__23/O
                         net (fo=16, routed)          0.739    31.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.326    32.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          0.914    33.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I1_O)        0.150    33.371 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_12/O
                         net (fo=2, routed)           0.419    33.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu2biu_icb_cmd_addr[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.332    34.122 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    34.122    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.654    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=14, routed)          0.619    35.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X15Y21         LUT6 (Prop_lut6_I3_O)        0.329    35.760 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__11/O
                         net (fo=7, routed)           0.634    36.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_134
    SLICE_X15Y17         LUT6 (Prop_lut6_I4_O)        0.124    36.518 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_55/O
                         net (fo=2, routed)           0.582    37.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[77]_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.124    37.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=29, routed)          1.071    38.295    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[89][0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124    38.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_13/O
                         net (fo=18, routed)          1.498    39.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ADDRARDADDR[1]
    SLICE_X12Y17         LUT3 (Prop_lut3_I0_O)        0.124    40.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          2.892    42.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X2Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.486    61.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.491    61.541    
                         clock uncertainty           -0.146    61.395    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    60.829    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.829    
                         arrival time                         -42.933    
  -------------------------------------------------------------------
                         slack                                 17.896    

Slack (MET) :             18.012ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        43.713ns  (logic 9.794ns (22.405%)  route 33.919ns (77.595%))
  Logic Levels:           46  (CARRY4=13 LUT2=2 LUT3=7 LUT4=3 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 61.058 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.564    -0.888    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X14Y13         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=60, routed)          1.943     1.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.152     1.724 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_21/O
                         net (fo=7, routed)           1.035     2.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_22
    SLICE_X30Y2          LUT5 (Prop_lut5_I4_O)        0.332     3.092 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__4/O
                         net (fo=4, routed)           0.604     3.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[3]_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.819 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=2, routed)           0.596     4.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]_6
    SLICE_X33Y4          LUT6 (Prop_lut6_I1_O)        0.124     4.539 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0/O
                         net (fo=10, routed)          0.877     5.416    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.118     5.534 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10/O
                         net (fo=8, routed)           0.476     6.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I3_O)        0.326     6.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__1/O
                         net (fo=124, routed)         1.255     7.590    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.117     7.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__4/O
                         net (fo=65, routed)          1.100     8.807    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[30]_5
    SLICE_X39Y13         LUT3 (Prop_lut3_I2_O)        0.358     9.165 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=3, routed)           1.178    10.343    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_65
    SLICE_X54Y15         LUT2 (Prop_lut2_I1_O)        0.318    10.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_6__1/O
                         net (fo=141, routed)         0.818    11.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_3
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.328    11.807 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.692    12.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124    12.622 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__5/O
                         net (fo=35, routed)          1.090    13.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3/O
                         net (fo=1, routed)           0.585    14.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.059 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.176 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.293 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.410    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.644 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.644    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.761 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.761    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.398    17.507    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.295    17.802 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1/O
                         net (fo=19, routed)          0.992    18.794    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.918 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3/O
                         net (fo=2, routed)           0.601    19.519    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    19.643 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32/O
                         net (fo=1, routed)           0.576    20.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.124    20.343 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_29/O
                         net (fo=2, routed)           1.113    21.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[13]_8
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.124    21.581 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_26__1/O
                         net (fo=3, routed)           0.899    22.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_buserr
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3/O
                         net (fo=2, routed)           0.893    23.497    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    23.621 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6/O
                         net (fo=7, routed)           0.665    24.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    24.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5/O
                         net (fo=29, routed)          1.785    26.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124    26.319 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__5/O
                         net (fo=1, routed)           1.149    27.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X29Y17         LUT5 (Prop_lut5_I0_O)        0.124    27.591 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.818    28.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_38[20]
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.124    28.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.533    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[26][1]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.083 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.240 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.930    30.170    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_56[0]
    SLICE_X13Y15         LUT4 (Prop_lut4_I1_O)        0.329    30.499 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8/O
                         net (fo=4, routed)           0.593    31.092    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I3_O)        0.150    31.242 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__23/O
                         net (fo=16, routed)          0.739    31.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.326    32.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          0.914    33.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I1_O)        0.150    33.371 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_12/O
                         net (fo=2, routed)           0.419    33.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu2biu_icb_cmd_addr[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.332    34.122 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    34.122    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.654    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=14, routed)          0.619    35.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X15Y21         LUT6 (Prop_lut6_I3_O)        0.329    35.760 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__11/O
                         net (fo=7, routed)           0.634    36.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_134
    SLICE_X15Y17         LUT6 (Prop_lut6_I4_O)        0.124    36.518 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_55/O
                         net (fo=2, routed)           0.582    37.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[77]_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.124    37.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=29, routed)          1.071    38.295    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[89][0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124    38.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_13/O
                         net (fo=18, routed)          1.498    39.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ADDRARDADDR[1]
    SLICE_X12Y17         LUT3 (Prop_lut3_I0_O)        0.124    40.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          2.784    42.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X1Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.494    61.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.491    61.549    
                         clock uncertainty           -0.146    61.403    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    60.837    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         60.838    
                         arrival time                         -42.825    
  -------------------------------------------------------------------
                         slack                                 18.012    

Slack (MET) :             18.046ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        43.672ns  (logic 9.794ns (22.426%)  route 33.878ns (77.574%))
  Logic Levels:           46  (CARRY4=13 LUT2=2 LUT3=7 LUT4=3 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 61.050 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.564    -0.888    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X14Y13         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=60, routed)          1.943     1.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.152     1.724 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_21/O
                         net (fo=7, routed)           1.035     2.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_22
    SLICE_X30Y2          LUT5 (Prop_lut5_I4_O)        0.332     3.092 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__4/O
                         net (fo=4, routed)           0.604     3.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[3]_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.819 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=2, routed)           0.596     4.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]_6
    SLICE_X33Y4          LUT6 (Prop_lut6_I1_O)        0.124     4.539 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0/O
                         net (fo=10, routed)          0.877     5.416    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.118     5.534 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10/O
                         net (fo=8, routed)           0.476     6.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I3_O)        0.326     6.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__1/O
                         net (fo=124, routed)         1.255     7.590    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.117     7.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__4/O
                         net (fo=65, routed)          1.100     8.807    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[30]_5
    SLICE_X39Y13         LUT3 (Prop_lut3_I2_O)        0.358     9.165 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=3, routed)           1.178    10.343    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_65
    SLICE_X54Y15         LUT2 (Prop_lut2_I1_O)        0.318    10.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_6__1/O
                         net (fo=141, routed)         0.818    11.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_3
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.328    11.807 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.692    12.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124    12.622 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__5/O
                         net (fo=35, routed)          1.090    13.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3/O
                         net (fo=1, routed)           0.585    14.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.059 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.176 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.293 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.410    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.644 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.644    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.761 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.761    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.398    17.507    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.295    17.802 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1/O
                         net (fo=19, routed)          0.992    18.794    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.918 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3/O
                         net (fo=2, routed)           0.601    19.519    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    19.643 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32/O
                         net (fo=1, routed)           0.576    20.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.124    20.343 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_29/O
                         net (fo=2, routed)           1.113    21.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[13]_8
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.124    21.581 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_26__1/O
                         net (fo=3, routed)           0.899    22.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_buserr
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3/O
                         net (fo=2, routed)           0.893    23.497    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    23.621 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6/O
                         net (fo=7, routed)           0.665    24.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    24.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5/O
                         net (fo=29, routed)          1.785    26.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124    26.319 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__5/O
                         net (fo=1, routed)           1.149    27.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X29Y17         LUT5 (Prop_lut5_I0_O)        0.124    27.591 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.818    28.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_38[20]
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.124    28.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.533    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[26][1]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.083 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.240 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.930    30.170    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_56[0]
    SLICE_X13Y15         LUT4 (Prop_lut4_I1_O)        0.329    30.499 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8/O
                         net (fo=4, routed)           0.593    31.092    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I3_O)        0.150    31.242 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__23/O
                         net (fo=16, routed)          0.739    31.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.326    32.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          0.914    33.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I1_O)        0.150    33.371 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_12/O
                         net (fo=2, routed)           0.419    33.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu2biu_icb_cmd_addr[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.332    34.122 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    34.122    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.654    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=14, routed)          0.619    35.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X15Y21         LUT6 (Prop_lut6_I3_O)        0.329    35.760 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__11/O
                         net (fo=7, routed)           0.634    36.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_134
    SLICE_X15Y17         LUT6 (Prop_lut6_I4_O)        0.124    36.518 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_55/O
                         net (fo=2, routed)           0.582    37.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[77]_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.124    37.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=29, routed)          1.232    38.455    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[89][0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.124    38.579 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_12/O
                         net (fo=18, routed)          1.477    40.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ADDRARDADDR[2]
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.124    40.181 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.603    42.784    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X2Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.486    61.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.491    61.541    
                         clock uncertainty           -0.146    61.395    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    60.829    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.829    
                         arrival time                         -42.784    
  -------------------------------------------------------------------
                         slack                                 18.046    

Slack (MET) :             18.067ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        43.659ns  (logic 9.794ns (22.433%)  route 33.865ns (77.567%))
  Logic Levels:           46  (CARRY4=13 LUT2=2 LUT3=7 LUT4=3 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 61.058 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.564    -0.888    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X14Y13         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=60, routed)          1.943     1.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.152     1.724 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_21/O
                         net (fo=7, routed)           1.035     2.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_22
    SLICE_X30Y2          LUT5 (Prop_lut5_I4_O)        0.332     3.092 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__4/O
                         net (fo=4, routed)           0.604     3.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[3]_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.819 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=2, routed)           0.596     4.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]_6
    SLICE_X33Y4          LUT6 (Prop_lut6_I1_O)        0.124     4.539 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0/O
                         net (fo=10, routed)          0.877     5.416    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.118     5.534 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10/O
                         net (fo=8, routed)           0.476     6.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I3_O)        0.326     6.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__1/O
                         net (fo=124, routed)         1.255     7.590    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.117     7.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__4/O
                         net (fo=65, routed)          1.100     8.807    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[30]_5
    SLICE_X39Y13         LUT3 (Prop_lut3_I2_O)        0.358     9.165 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=3, routed)           1.178    10.343    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_65
    SLICE_X54Y15         LUT2 (Prop_lut2_I1_O)        0.318    10.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_6__1/O
                         net (fo=141, routed)         0.818    11.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_3
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.328    11.807 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.692    12.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124    12.622 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__5/O
                         net (fo=35, routed)          1.090    13.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3/O
                         net (fo=1, routed)           0.585    14.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.059 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.176 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.293 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.410    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.644 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.644    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.761 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.761    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.398    17.507    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.295    17.802 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1/O
                         net (fo=19, routed)          0.992    18.794    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.918 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3/O
                         net (fo=2, routed)           0.601    19.519    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    19.643 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32/O
                         net (fo=1, routed)           0.576    20.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.124    20.343 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_29/O
                         net (fo=2, routed)           1.113    21.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[13]_8
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.124    21.581 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_26__1/O
                         net (fo=3, routed)           0.899    22.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_buserr
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3/O
                         net (fo=2, routed)           0.893    23.497    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    23.621 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6/O
                         net (fo=7, routed)           0.665    24.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    24.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5/O
                         net (fo=29, routed)          1.785    26.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124    26.319 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__5/O
                         net (fo=1, routed)           1.149    27.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X29Y17         LUT5 (Prop_lut5_I0_O)        0.124    27.591 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.818    28.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_38[20]
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.124    28.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.533    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[26][1]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.083 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.240 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.930    30.170    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_56[0]
    SLICE_X13Y15         LUT4 (Prop_lut4_I1_O)        0.329    30.499 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8/O
                         net (fo=4, routed)           0.593    31.092    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I3_O)        0.150    31.242 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__23/O
                         net (fo=16, routed)          0.739    31.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.326    32.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          0.914    33.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I1_O)        0.150    33.371 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_12/O
                         net (fo=2, routed)           0.419    33.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu2biu_icb_cmd_addr[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.332    34.122 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    34.122    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.654    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=14, routed)          0.619    35.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X15Y21         LUT6 (Prop_lut6_I3_O)        0.329    35.760 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__11/O
                         net (fo=7, routed)           0.634    36.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_134
    SLICE_X15Y17         LUT6 (Prop_lut6_I4_O)        0.124    36.518 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_55/O
                         net (fo=2, routed)           0.582    37.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[77]_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.124    37.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=29, routed)          1.244    38.468    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[89][0]
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.124    38.592 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_9/O
                         net (fo=18, routed)          1.481    40.073    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ADDRARDADDR[5]
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.124    40.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.574    42.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X1Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.494    61.058    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKBWRCLK
                         clock pessimism              0.491    61.549    
                         clock uncertainty           -0.146    61.403    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    60.837    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0
  -------------------------------------------------------------------
                         required time                         60.838    
                         arrival time                         -42.771    
  -------------------------------------------------------------------
                         slack                                 18.067    

Slack (MET) :             18.076ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        43.642ns  (logic 9.794ns (22.442%)  route 33.848ns (77.558%))
  Logic Levels:           46  (CARRY4=13 LUT2=2 LUT3=7 LUT4=3 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 61.050 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.564    -0.888    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X14Y13         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=60, routed)          1.943     1.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.152     1.724 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_21/O
                         net (fo=7, routed)           1.035     2.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_22
    SLICE_X30Y2          LUT5 (Prop_lut5_I4_O)        0.332     3.092 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__4/O
                         net (fo=4, routed)           0.604     3.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[3]_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.819 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=2, routed)           0.596     4.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]_6
    SLICE_X33Y4          LUT6 (Prop_lut6_I1_O)        0.124     4.539 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0/O
                         net (fo=10, routed)          0.877     5.416    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.118     5.534 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10/O
                         net (fo=8, routed)           0.476     6.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I3_O)        0.326     6.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__1/O
                         net (fo=124, routed)         1.255     7.590    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.117     7.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__4/O
                         net (fo=65, routed)          1.100     8.807    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[30]_5
    SLICE_X39Y13         LUT3 (Prop_lut3_I2_O)        0.358     9.165 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=3, routed)           1.178    10.343    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_65
    SLICE_X54Y15         LUT2 (Prop_lut2_I1_O)        0.318    10.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_6__1/O
                         net (fo=141, routed)         0.818    11.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_3
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.328    11.807 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.692    12.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124    12.622 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__5/O
                         net (fo=35, routed)          1.090    13.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3/O
                         net (fo=1, routed)           0.585    14.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.059 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.176 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.293 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.410    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.644 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.644    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.761 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.761    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.398    17.507    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.295    17.802 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1/O
                         net (fo=19, routed)          0.992    18.794    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.918 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3/O
                         net (fo=2, routed)           0.601    19.519    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    19.643 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32/O
                         net (fo=1, routed)           0.576    20.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.124    20.343 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_29/O
                         net (fo=2, routed)           1.113    21.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[13]_8
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.124    21.581 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_26__1/O
                         net (fo=3, routed)           0.899    22.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_buserr
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3/O
                         net (fo=2, routed)           0.893    23.497    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    23.621 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6/O
                         net (fo=7, routed)           0.665    24.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    24.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5/O
                         net (fo=29, routed)          1.785    26.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124    26.319 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__5/O
                         net (fo=1, routed)           1.149    27.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X29Y17         LUT5 (Prop_lut5_I0_O)        0.124    27.591 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.818    28.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_38[20]
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.124    28.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.533    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[26][1]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.083 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.240 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.930    30.170    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_56[0]
    SLICE_X13Y15         LUT4 (Prop_lut4_I1_O)        0.329    30.499 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8/O
                         net (fo=4, routed)           0.593    31.092    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I3_O)        0.150    31.242 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__23/O
                         net (fo=16, routed)          0.739    31.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.326    32.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          0.914    33.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I1_O)        0.150    33.371 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_12/O
                         net (fo=2, routed)           0.419    33.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu2biu_icb_cmd_addr[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.332    34.122 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    34.122    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.654    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=14, routed)          0.619    35.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X15Y21         LUT6 (Prop_lut6_I3_O)        0.329    35.760 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__11/O
                         net (fo=7, routed)           0.634    36.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_134
    SLICE_X15Y17         LUT6 (Prop_lut6_I4_O)        0.124    36.518 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_55/O
                         net (fo=2, routed)           0.582    37.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[77]_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.124    37.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=29, routed)          1.075    38.298    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[89][0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124    38.422 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.275    39.697    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ADDRARDADDR[10]
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.124    39.821 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.932    42.754    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X2Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.486    61.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.491    61.541    
                         clock uncertainty           -0.146    61.395    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    60.829    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.829    
                         arrival time                         -42.754    
  -------------------------------------------------------------------
                         slack                                 18.076    

Slack (MET) :             18.093ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        43.632ns  (logic 9.794ns (22.447%)  route 33.838ns (77.553%))
  Logic Levels:           46  (CARRY4=13 LUT2=2 LUT3=7 LUT4=3 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 61.057 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.564    -0.888    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X14Y13         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=60, routed)          1.943     1.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.152     1.724 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_21/O
                         net (fo=7, routed)           1.035     2.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_22
    SLICE_X30Y2          LUT5 (Prop_lut5_I4_O)        0.332     3.092 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__4/O
                         net (fo=4, routed)           0.604     3.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[3]_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.819 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=2, routed)           0.596     4.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]_6
    SLICE_X33Y4          LUT6 (Prop_lut6_I1_O)        0.124     4.539 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0/O
                         net (fo=10, routed)          0.877     5.416    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.118     5.534 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10/O
                         net (fo=8, routed)           0.476     6.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I3_O)        0.326     6.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__1/O
                         net (fo=124, routed)         1.255     7.590    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.117     7.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__4/O
                         net (fo=65, routed)          1.100     8.807    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[30]_5
    SLICE_X39Y13         LUT3 (Prop_lut3_I2_O)        0.358     9.165 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=3, routed)           1.178    10.343    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_65
    SLICE_X54Y15         LUT2 (Prop_lut2_I1_O)        0.318    10.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_6__1/O
                         net (fo=141, routed)         0.818    11.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_3
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.328    11.807 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.692    12.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124    12.622 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__5/O
                         net (fo=35, routed)          1.090    13.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3/O
                         net (fo=1, routed)           0.585    14.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.059 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.176 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.293 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.410    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.644 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.644    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.761 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.761    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.398    17.507    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.295    17.802 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1/O
                         net (fo=19, routed)          0.992    18.794    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.918 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3/O
                         net (fo=2, routed)           0.601    19.519    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    19.643 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32/O
                         net (fo=1, routed)           0.576    20.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.124    20.343 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_29/O
                         net (fo=2, routed)           1.113    21.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[13]_8
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.124    21.581 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_26__1/O
                         net (fo=3, routed)           0.899    22.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_buserr
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3/O
                         net (fo=2, routed)           0.893    23.497    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    23.621 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6/O
                         net (fo=7, routed)           0.665    24.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    24.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5/O
                         net (fo=29, routed)          1.785    26.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124    26.319 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__5/O
                         net (fo=1, routed)           1.149    27.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X29Y17         LUT5 (Prop_lut5_I0_O)        0.124    27.591 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.818    28.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_38[20]
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.124    28.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.533    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[26][1]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.083 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.240 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.930    30.170    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_56[0]
    SLICE_X13Y15         LUT4 (Prop_lut4_I1_O)        0.329    30.499 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8/O
                         net (fo=4, routed)           0.593    31.092    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I3_O)        0.150    31.242 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__23/O
                         net (fo=16, routed)          0.739    31.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.326    32.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          0.914    33.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I1_O)        0.150    33.371 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_12/O
                         net (fo=2, routed)           0.419    33.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu2biu_icb_cmd_addr[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.332    34.122 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    34.122    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.654    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=14, routed)          0.619    35.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X15Y21         LUT6 (Prop_lut6_I3_O)        0.329    35.760 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__11/O
                         net (fo=7, routed)           0.634    36.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_134
    SLICE_X15Y17         LUT6 (Prop_lut6_I4_O)        0.124    36.518 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_55/O
                         net (fo=2, routed)           0.582    37.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[77]_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.124    37.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=29, routed)          1.247    38.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[89][0]
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.124    38.594 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          1.467    40.062    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ADDRARDADDR[3]
    SLICE_X12Y17         LUT3 (Prop_lut3_I0_O)        0.124    40.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.558    42.744    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X1Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.493    61.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKBWRCLK
                         clock pessimism              0.491    61.548    
                         clock uncertainty           -0.146    61.402    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    60.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0
  -------------------------------------------------------------------
                         required time                         60.836    
                         arrival time                         -42.744    
  -------------------------------------------------------------------
                         slack                                 18.093    

Slack (MET) :             18.095ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        43.628ns  (logic 9.794ns (22.449%)  route 33.834ns (77.551%))
  Logic Levels:           46  (CARRY4=13 LUT2=2 LUT3=7 LUT4=3 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 61.055 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.564    -0.888    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X14Y13         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=60, routed)          1.943     1.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.152     1.724 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_21/O
                         net (fo=7, routed)           1.035     2.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_22
    SLICE_X30Y2          LUT5 (Prop_lut5_I4_O)        0.332     3.092 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__4/O
                         net (fo=4, routed)           0.604     3.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[3]_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.819 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=2, routed)           0.596     4.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]_6
    SLICE_X33Y4          LUT6 (Prop_lut6_I1_O)        0.124     4.539 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0/O
                         net (fo=10, routed)          0.877     5.416    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.118     5.534 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10/O
                         net (fo=8, routed)           0.476     6.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I3_O)        0.326     6.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__1/O
                         net (fo=124, routed)         1.255     7.590    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.117     7.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__4/O
                         net (fo=65, routed)          1.100     8.807    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[30]_5
    SLICE_X39Y13         LUT3 (Prop_lut3_I2_O)        0.358     9.165 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=3, routed)           1.178    10.343    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_65
    SLICE_X54Y15         LUT2 (Prop_lut2_I1_O)        0.318    10.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_6__1/O
                         net (fo=141, routed)         0.818    11.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_3
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.328    11.807 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.692    12.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124    12.622 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__5/O
                         net (fo=35, routed)          1.090    13.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3/O
                         net (fo=1, routed)           0.585    14.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.059 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.176 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.293 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.410    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.644 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.644    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.761 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.761    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.398    17.507    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.295    17.802 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1/O
                         net (fo=19, routed)          0.992    18.794    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.918 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3/O
                         net (fo=2, routed)           0.601    19.519    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    19.643 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32/O
                         net (fo=1, routed)           0.576    20.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.124    20.343 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_29/O
                         net (fo=2, routed)           1.113    21.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[13]_8
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.124    21.581 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_26__1/O
                         net (fo=3, routed)           0.899    22.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_buserr
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3/O
                         net (fo=2, routed)           0.893    23.497    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    23.621 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6/O
                         net (fo=7, routed)           0.665    24.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    24.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5/O
                         net (fo=29, routed)          1.785    26.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124    26.319 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__5/O
                         net (fo=1, routed)           1.149    27.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X29Y17         LUT5 (Prop_lut5_I0_O)        0.124    27.591 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.818    28.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_38[20]
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.124    28.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.533    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[26][1]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.083 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.240 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.930    30.170    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_56[0]
    SLICE_X13Y15         LUT4 (Prop_lut4_I1_O)        0.329    30.499 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8/O
                         net (fo=4, routed)           0.593    31.092    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I3_O)        0.150    31.242 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__23/O
                         net (fo=16, routed)          0.739    31.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.326    32.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          0.914    33.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I1_O)        0.150    33.371 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_12/O
                         net (fo=2, routed)           0.419    33.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu2biu_icb_cmd_addr[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.332    34.122 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    34.122    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.654    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=14, routed)          0.619    35.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X15Y21         LUT6 (Prop_lut6_I3_O)        0.329    35.760 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__11/O
                         net (fo=7, routed)           0.634    36.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_134
    SLICE_X15Y17         LUT6 (Prop_lut6_I4_O)        0.124    36.518 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_55/O
                         net (fo=2, routed)           0.582    37.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[77]_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.124    37.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=29, routed)          1.247    38.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[89][0]
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.124    38.594 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          1.467    40.062    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ADDRARDADDR[3]
    SLICE_X12Y17         LUT3 (Prop_lut3_I0_O)        0.124    40.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.554    42.740    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X2Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.491    61.055    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKBWRCLK
                         clock pessimism              0.491    61.546    
                         clock uncertainty           -0.146    61.400    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    60.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1
  -------------------------------------------------------------------
                         required time                         60.834    
                         arrival time                         -42.740    
  -------------------------------------------------------------------
                         slack                                 18.095    

Slack (MET) :             18.123ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        43.599ns  (logic 9.794ns (22.464%)  route 33.805ns (77.536%))
  Logic Levels:           46  (CARRY4=13 LUT2=2 LUT3=7 LUT4=3 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 61.055 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.564    -0.888    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X14Y13         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=60, routed)          1.943     1.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.152     1.724 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_21/O
                         net (fo=7, routed)           1.035     2.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_22
    SLICE_X30Y2          LUT5 (Prop_lut5_I4_O)        0.332     3.092 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__4/O
                         net (fo=4, routed)           0.604     3.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[3]_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.819 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=2, routed)           0.596     4.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]_6
    SLICE_X33Y4          LUT6 (Prop_lut6_I1_O)        0.124     4.539 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0/O
                         net (fo=10, routed)          0.877     5.416    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.118     5.534 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10/O
                         net (fo=8, routed)           0.476     6.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I3_O)        0.326     6.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__1/O
                         net (fo=124, routed)         1.255     7.590    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.117     7.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__4/O
                         net (fo=65, routed)          1.100     8.807    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[30]_5
    SLICE_X39Y13         LUT3 (Prop_lut3_I2_O)        0.358     9.165 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=3, routed)           1.178    10.343    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_65
    SLICE_X54Y15         LUT2 (Prop_lut2_I1_O)        0.318    10.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_6__1/O
                         net (fo=141, routed)         0.818    11.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_3
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.328    11.807 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.692    12.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124    12.622 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__5/O
                         net (fo=35, routed)          1.090    13.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3/O
                         net (fo=1, routed)           0.585    14.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.059 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.176 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.293 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.410    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.644 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.644    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.761 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.761    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.398    17.507    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.295    17.802 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1/O
                         net (fo=19, routed)          0.992    18.794    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.918 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3/O
                         net (fo=2, routed)           0.601    19.519    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    19.643 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32/O
                         net (fo=1, routed)           0.576    20.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.124    20.343 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_29/O
                         net (fo=2, routed)           1.113    21.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[13]_8
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.124    21.581 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_26__1/O
                         net (fo=3, routed)           0.899    22.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_buserr
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3/O
                         net (fo=2, routed)           0.893    23.497    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    23.621 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6/O
                         net (fo=7, routed)           0.665    24.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    24.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5/O
                         net (fo=29, routed)          1.785    26.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124    26.319 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__5/O
                         net (fo=1, routed)           1.149    27.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X29Y17         LUT5 (Prop_lut5_I0_O)        0.124    27.591 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.818    28.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_38[20]
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.124    28.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.533    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[26][1]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.083 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.240 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.930    30.170    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_56[0]
    SLICE_X13Y15         LUT4 (Prop_lut4_I1_O)        0.329    30.499 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8/O
                         net (fo=4, routed)           0.593    31.092    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I3_O)        0.150    31.242 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__23/O
                         net (fo=16, routed)          0.739    31.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.326    32.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          0.914    33.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I1_O)        0.150    33.371 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_12/O
                         net (fo=2, routed)           0.419    33.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu2biu_icb_cmd_addr[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.332    34.122 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    34.122    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.654    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=14, routed)          0.619    35.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X15Y21         LUT6 (Prop_lut6_I3_O)        0.329    35.760 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__11/O
                         net (fo=7, routed)           0.634    36.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_134
    SLICE_X15Y17         LUT6 (Prop_lut6_I4_O)        0.124    36.518 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_55/O
                         net (fo=2, routed)           0.582    37.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[77]_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.124    37.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=29, routed)          1.244    38.468    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[89][0]
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.124    38.592 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_9/O
                         net (fo=18, routed)          1.481    40.073    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ADDRARDADDR[5]
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.124    40.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_22/O
                         net (fo=16, routed)          2.514    42.711    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[5]
    RAMB36_X2Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.491    61.055    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKBWRCLK
                         clock pessimism              0.491    61.546    
                         clock uncertainty           -0.146    61.400    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    60.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1
  -------------------------------------------------------------------
                         required time                         60.834    
                         arrival time                         -42.711    
  -------------------------------------------------------------------
                         slack                                 18.123    

Slack (MET) :             18.167ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        43.551ns  (logic 9.794ns (22.489%)  route 33.757ns (77.511%))
  Logic Levels:           46  (CARRY4=13 LUT2=2 LUT3=7 LUT4=3 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 61.050 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.564    -0.888    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X14Y13         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.370 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]/Q
                         net (fo=60, routed)          1.943     1.572    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[13]
    SLICE_X37Y2          LUT3 (Prop_lut3_I2_O)        0.152     1.724 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_21/O
                         net (fo=7, routed)           1.035     2.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_22
    SLICE_X30Y2          LUT5 (Prop_lut5_I4_O)        0.332     3.092 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__4/O
                         net (fo=4, routed)           0.604     3.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_reg[3]_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.819 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=2, routed)           0.596     4.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[5]_6
    SLICE_X33Y4          LUT6 (Prop_lut6_I1_O)        0.124     4.539 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0/O
                         net (fo=10, routed)          0.877     5.416    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_5__0_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.118     5.534 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10/O
                         net (fo=8, routed)           0.476     6.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8__10_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I3_O)        0.326     6.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__1/O
                         net (fo=124, routed)         1.255     7.590    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_27
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.117     7.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__4/O
                         net (fo=65, routed)          1.100     8.807    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[30]_5
    SLICE_X39Y13         LUT3 (Prop_lut3_I2_O)        0.358     9.165 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__2/O
                         net (fo=3, routed)           1.178    10.343    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_65
    SLICE_X54Y15         LUT2 (Prop_lut2_I1_O)        0.318    10.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_6__1/O
                         net (fo=141, routed)         0.818    11.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_3
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.328    11.807 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_24__0/O
                         net (fo=70, routed)          0.692    12.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124    12.622 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_20__5/O
                         net (fo=35, routed)          1.090    13.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_26
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.124    13.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3/O
                         net (fo=1, routed)           0.585    14.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_13__3_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.059 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.176 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.293 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.293    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.410    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5__0_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.527 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5__0_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.644 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    15.644    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5__0_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.761 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.761    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_10_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.878 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.878    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_4_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          1.398    17.507    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32][0]
    SLICE_X40Y5          LUT3 (Prop_lut3_I2_O)        0.295    17.802 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1/O
                         net (fo=19, routed)          0.992    18.794    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_17__1_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.918 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3/O
                         net (fo=2, routed)           0.601    19.519    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_21__3_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    19.643 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32/O
                         net (fo=1, routed)           0.576    20.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_32_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I0_O)        0.124    20.343 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_29/O
                         net (fo=2, routed)           1.113    21.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[13]_8
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.124    21.581 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_26__1/O
                         net (fo=3, routed)           0.899    22.479    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_buserr
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.124    22.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3/O
                         net (fo=2, routed)           0.893    23.497    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_18__3_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    23.621 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6/O
                         net (fo=7, routed)           0.665    24.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_8__6_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I4_O)        0.124    24.410 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5/O
                         net (fo=29, routed)          1.785    26.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_10__5_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.124    26.319 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__5/O
                         net (fo=1, routed)           1.149    27.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X29Y17         LUT5 (Prop_lut5_I0_O)        0.124    27.591 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.818    28.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_38[20]
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.124    28.533 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.533    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/qout_r_reg[26][1]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.083 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.240 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.930    30.170    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_56[0]
    SLICE_X13Y15         LUT4 (Prop_lut4_I1_O)        0.329    30.499 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8/O
                         net (fo=4, routed)           0.593    31.092    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__8_n_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I3_O)        0.150    31.242 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__23/O
                         net (fo=16, routed)          0.739    31.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.326    32.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=24, routed)          0.914    33.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X32Y19         LUT3 (Prop_lut3_I1_O)        0.150    33.371 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_12/O
                         net (fo=2, routed)           0.419    33.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu2biu_icb_cmd_addr[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.332    34.122 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    34.122    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.654 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.654    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=14, routed)          0.619    35.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X15Y21         LUT6 (Prop_lut6_I3_O)        0.329    35.760 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__11/O
                         net (fo=7, routed)           0.634    36.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_134
    SLICE_X15Y17         LUT6 (Prop_lut6_I4_O)        0.124    36.518 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_55/O
                         net (fo=2, routed)           0.582    37.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[77]_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.124    37.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=29, routed)          1.247    38.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[89][0]
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.124    38.594 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          1.467    40.062    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ADDRARDADDR[3]
    SLICE_X12Y17         LUT3 (Prop_lut3_I0_O)        0.124    40.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.477    42.662    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X2Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.486    61.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.491    61.541    
                         clock uncertainty           -0.146    61.395    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    60.829    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.829    
                         arrival time                         -42.662    
  -------------------------------------------------------------------
                         slack                                 18.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.564    -0.560    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X47Y44         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxm/shifter_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/DIA0
    SLICE_X46Y44         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.834    -0.797    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/WCLK
    SLICE_X46Y44         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.250    -0.547    
    SLICE_X46Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_addr_len_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.188ns (42.346%)  route 0.256ns (57.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.565    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X51Y50         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_addr_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.418 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_addr_len_reg[1]/Q
                         net (fo=2, routed)           0.256    -0.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/insn_addr_len_reg[2][1]
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.047    -0.115 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt[1]_i_1_n_0
    SLICE_X52Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.838    -0.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/clk_out2
    SLICE_X52Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt_reg[1]/C
                         clock pessimism              0.507    -0.286    
    SLICE_X52Y47         FDCE (Hold_fdce_C_D)         0.131    -0.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/div_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/prescaler_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.576%)  route 0.167ns (39.424%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.564    -0.560    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/clk_out2
    SLICE_X39Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/div_reg[12]/Q
                         net (fo=5, routed)           0.167    -0.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/Q[8]
    SLICE_X41Y50         LUT3 (Prop_lut3_I1_O)        0.045    -0.207 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/prescaler[8]_i_8__2/O
                         net (fo=1, routed)           0.000    -0.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/prescaler[8]_i_8__2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/prescaler_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/prescaler_reg[8]_i_1__2_n_7
    SLICE_X41Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/prescaler_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.832    -0.799    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/clk_out2
    SLICE_X41Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/prescaler_reg[8]/C
                         clock pessimism              0.507    -0.292    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.105    -0.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxm/prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/cr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/byte_controller/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.704%)  route 0.221ns (54.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.559    -0.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/clk_out2
    SLICE_X36Y60         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/cr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/cr_reg[6]/Q
                         net (fo=6, routed)           0.221    -0.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/byte_controller/bit_controller/cr_reg[6]
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.045    -0.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/byte_controller/bit_controller/FSM_sequential_c_state[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/byte_controller/bit_controller_n_6
    SLICE_X33Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/byte_controller/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.827    -0.803    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/byte_controller/clk_out2
    SLICE_X33Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/byte_controller/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.502    -0.301    
    SLICE_X33Y61         FDCE (Hold_fdce_C_D)         0.091    -0.210    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c_master_top/byte_controller/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/ctrl_sck_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_sck_div_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.638%)  route 0.255ns (64.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.561    -0.563    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/clk_out2
    SLICE_X33Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/ctrl_sck_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/ctrl_sck_div_reg[11]/Q
                         net (fo=2, routed)           0.255    -0.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_sck_div_reg[11]_1[11]
    SLICE_X28Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_sck_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.834    -0.797    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/clk_out2
    SLICE_X28Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_sck_div_reg[11]/C
                         clock pessimism              0.507    -0.290    
    SLICE_X28Y49         FDCE (Hold_fdce_C_D)         0.070    -0.220    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/mac/phy/ctrl_sck_div_reg[11]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.563    -0.561    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/clk_out2
    SLICE_X47Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/T_27_reg[0]/Q
                         net (fo=22, routed)          0.242    -0.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.833    -0.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.250    -0.548    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.563    -0.561    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/clk_out2
    SLICE_X47Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/T_27_reg[0]/Q
                         net (fo=22, routed)          0.242    -0.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.833    -0.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.250    -0.548    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.563    -0.561    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/clk_out2
    SLICE_X47Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/T_27_reg[0]/Q
                         net (fo=22, routed)          0.242    -0.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.833    -0.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.250    -0.548    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.563    -0.561    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/clk_out2
    SLICE_X47Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/T_27_reg[0]/Q
                         net (fo=22, routed)          0.242    -0.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.833    -0.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.250    -0.548    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.563    -0.561    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/clk_out2
    SLICE_X47Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/T_27_reg[0]/Q
                         net (fo=22, routed)          0.242    -0.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/ADDRD0
    SLICE_X46Y50         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.833    -0.798    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/WCLK
    SLICE_X46Y50         RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.250    -0.548    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart1_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X0Y0      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y1      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X0Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X0Y4      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y3      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X1Y0      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y0      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X1Y7      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X10Y45     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X10Y45     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X10Y45     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X10Y45     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X10Y45     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X10Y45     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         31.250      30.000     SLICE_X10Y45     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         31.250      30.000     SLICE_X10Y45     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X10Y44     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X10Y44     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi2_top/u_sirv_qspi_1cs/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X46Y44     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X46Y44     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X46Y44     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X46Y44     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X46Y44     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X46Y44     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         31.250      30.000     SLICE_X46Y44     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         31.250      30.000     SLICE_X46Y44     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X46Y43     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X46Y43     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       51.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.288ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[34]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 0.580ns (5.380%)  route 10.201ns (94.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 61.072 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.552    -0.901    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X9Y63          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.445 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=25, routed)          3.340     2.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/T_1512[23]_i_2/O
                         net (fo=126, routed)         6.861     9.880    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/q_reg_2
    SLICE_X6Y52          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.508    61.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/clk_out2
    SLICE_X6Y52          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[34]/C
                         clock pessimism              0.561    61.633    
                         clock uncertainty           -0.146    61.488    
    SLICE_X6Y52          FDCE (Recov_fdce_C_CLR)     -0.319    61.169    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[34]
  -------------------------------------------------------------------
                         required time                         61.169    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                 51.288    

Slack (MET) :             51.332ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.596ns  (logic 0.580ns (5.474%)  route 10.016ns (94.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 61.003 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.552    -0.901    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X9Y63          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.445 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=25, routed)          3.340     2.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/T_1512[23]_i_2/O
                         net (fo=126, routed)         6.677     9.696    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/q_reg_2
    SLICE_X9Y58          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.439    61.003    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/clk_out2
    SLICE_X9Y58          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[8]/C
                         clock pessimism              0.575    61.578    
                         clock uncertainty           -0.146    61.433    
    SLICE_X9Y58          FDCE (Recov_fdce_C_CLR)     -0.405    61.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         61.028    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                 51.332    

Slack (MET) :             51.339ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[37]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.729ns  (logic 0.580ns (5.406%)  route 10.149ns (94.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 61.070 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.552    -0.901    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X9Y63          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.445 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=25, routed)          3.340     2.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/T_1512[23]_i_2/O
                         net (fo=126, routed)         6.809     9.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/q_reg_2
    SLICE_X6Y57          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.506    61.070    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/clk_out2
    SLICE_X6Y57          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[37]/C
                         clock pessimism              0.561    61.631    
                         clock uncertainty           -0.146    61.486    
    SLICE_X6Y57          FDCE (Recov_fdce_C_CLR)     -0.319    61.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[37]
  -------------------------------------------------------------------
                         required time                         61.167    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                 51.339    

Slack (MET) :             51.552ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.364ns  (logic 0.580ns (5.596%)  route 9.784ns (94.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 61.004 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.552    -0.901    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X9Y63          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.445 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=25, routed)          3.340     2.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/T_1512[23]_i_2/O
                         net (fo=126, routed)         6.444     9.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/q_reg_2
    SLICE_X11Y58         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.440    61.004    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/clk_out2
    SLICE_X11Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[21]/C
                         clock pessimism              0.561    61.565    
                         clock uncertainty           -0.146    61.420    
    SLICE_X11Y58         FDCE (Recov_fdce_C_CLR)     -0.405    61.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[21]
  -------------------------------------------------------------------
                         required time                         61.015    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                 51.552    

Slack (MET) :             51.561ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.367ns  (logic 0.580ns (5.595%)  route 9.787ns (94.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 61.003 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.552    -0.901    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X9Y63          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.445 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=25, routed)          3.340     2.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/T_1512[23]_i_2/O
                         net (fo=126, routed)         6.448     9.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/q_reg_2
    SLICE_X9Y57          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.439    61.003    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/clk_out2
    SLICE_X9Y57          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[9]/C
                         clock pessimism              0.575    61.578    
                         clock uncertainty           -0.146    61.433    
    SLICE_X9Y57          FDCE (Recov_fdce_C_CLR)     -0.405    61.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                         61.028    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                 51.561    

Slack (MET) :             51.618ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[32]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 0.580ns (5.586%)  route 9.803ns (94.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 61.003 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.552    -0.901    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X9Y63          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.445 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=25, routed)          3.340     2.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/T_1512[23]_i_2/O
                         net (fo=126, routed)         6.463     9.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/q_reg_2
    SLICE_X12Y57         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.439    61.003    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/clk_out2
    SLICE_X12Y57         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[32]/C
                         clock pessimism              0.561    61.564    
                         clock uncertainty           -0.146    61.419    
    SLICE_X12Y57         FDCE (Recov_fdce_C_CLR)     -0.319    61.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[32]
  -------------------------------------------------------------------
                         required time                         61.100    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                 51.618    

Slack (MET) :             52.205ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[33]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        9.708ns  (logic 0.580ns (5.974%)  route 9.128ns (94.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 61.002 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.552    -0.901    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X9Y63          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.445 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=25, routed)          3.340     2.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X61Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/T_1512[23]_i_2/O
                         net (fo=126, routed)         5.789     8.807    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/q_reg_2
    SLICE_X13Y60         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.438    61.002    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/clk_out2
    SLICE_X13Y60         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[33]/C
                         clock pessimism              0.561    61.563    
                         clock uncertainty           -0.146    61.418    
    SLICE_X13Y60         FDCE (Recov_fdce_C_CLR)     -0.405    61.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/flop_i_irq.plic_irq_i_dffr/qout_r_reg[33]
  -------------------------------------------------------------------
                         required time                         61.013    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                 52.205    

Slack (MET) :             52.534ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 0.580ns (6.232%)  route 8.727ns (93.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 61.007 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.552    -0.901    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X9Y63          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.445 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=25, routed)          2.647     2.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X51Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.326 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/highIpReg[19]_i_2/O
                         net (fo=57, routed)          6.080     8.406    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X13Y16         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.443    61.007    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X13Y16         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[31]/C
                         clock pessimism              0.483    61.491    
                         clock uncertainty           -0.146    61.345    
    SLICE_X13Y16         FDCE (Recov_fdce_C_CLR)     -0.405    60.940    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                         60.940    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                 52.534    

Slack (MET) :             52.742ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 0.580ns (6.364%)  route 8.534ns (93.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 61.009 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.546    -0.906    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X43Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.171    -0.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.124    -0.155 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_2__2/O
                         net (fo=566, routed)         8.363     8.208    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X15Y13         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.445    61.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/clk_out2
    SLICE_X15Y13         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.491    61.501    
                         clock uncertainty           -0.146    61.355    
    SLICE_X15Y13         FDCE (Recov_fdce_C_CLR)     -0.405    60.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         60.950    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                 52.742    

Slack (MET) :             52.776ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/portReg_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.580ns (6.299%)  route 8.627ns (93.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 61.072 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.552    -0.901    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X9Y63          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.456    -0.445 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=25, routed)          3.338     2.893    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.017 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/T_3256[29]_i_2/O
                         net (fo=126, routed)         5.290     8.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/AR[11]
    SLICE_X3Y57          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/portReg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    N14                                               0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    63.946 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.107    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    57.886 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    59.473    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.564 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        1.508    61.072    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/clk_out2
    SLICE_X3Y57          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/portReg_reg[29]/C
                         clock pessimism              0.561    61.633    
                         clock uncertainty           -0.146    61.488    
    SLICE_X3Y57          FDCE (Recov_fdce_C_CLR)     -0.405    61.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_gpio_top/u_sirv_gpio/portReg_reg[29]
  -------------------------------------------------------------------
                         required time                         61.083    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 52.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_flg_dffl/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.147%)  route 0.431ns (69.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.550    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X43Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_2__2/O
                         net (fo=566, routed)         0.379     0.043    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_flg_dffl/master_gen.rst_sync_r_reg[1]
    SLICE_X34Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_flg_dffl/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.819    -0.812    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_flg_dffl/clk_out2
    SLICE_X34Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_flg_dffl/qout_r_reg[0]/C
                         clock pessimism              0.502    -0.310    
    SLICE_X34Y21         FDCE (Remov_fdce_C_CLR)     -0.067    -0.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_flg_dffl/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.147%)  route 0.431ns (69.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.550    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X43Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_2__2/O
                         net (fo=566, routed)         0.379     0.043    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/master_gen.rst_sync_r_reg[1]
    SLICE_X34Y21         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.819    -0.812    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/clk_out2
    SLICE_X34Y21         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.502    -0.310    
    SLICE_X34Y21         FDCE (Remov_fdce_C_CLR)     -0.067    -0.377    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.704%)  route 0.485ns (72.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.550    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X43Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_2__2/O
                         net (fo=566, routed)         0.433     0.098    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X34Y20         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.820    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/clk_out2
    SLICE_X34Y20         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.502    -0.309    
    SLICE_X34Y20         FDCE (Remov_fdce_C_CLR)     -0.067    -0.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.704%)  route 0.485ns (72.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.550    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X43Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_2__2/O
                         net (fo=566, routed)         0.433     0.098    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X34Y20         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.820    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/clk_out2
    SLICE_X34Y20         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.502    -0.309    
    SLICE_X34Y20         FDCE (Remov_fdce_C_CLR)     -0.067    -0.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.704%)  route 0.485ns (72.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.550    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X43Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_2__2/O
                         net (fo=566, routed)         0.433     0.098    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X34Y20         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.820    -0.811    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/clk_out2
    SLICE_X34Y20         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.502    -0.309    
    SLICE_X34Y20         FDCE (Remov_fdce_C_CLR)     -0.067    -0.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.348%)  route 0.340ns (64.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.550    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X43Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_2__2/O
                         net (fo=566, routed)         0.288    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X39Y25         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.816    -0.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/clk_out2
    SLICE_X39Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.273    -0.542    
    SLICE_X39Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.348%)  route 0.340ns (64.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.550    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X43Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_2__2/O
                         net (fo=566, routed)         0.288    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X39Y25         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.816    -0.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/clk_out2
    SLICE_X39Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.273    -0.542    
    SLICE_X39Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.348%)  route 0.340ns (64.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.550    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X43Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_2__2/O
                         net (fo=566, routed)         0.288    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/master_gen.rst_sync_r_reg[1]
    SLICE_X39Y25         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.816    -0.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X39Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.273    -0.542    
    SLICE_X39Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.348%)  route 0.340ns (64.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.550    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X43Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_2__2/O
                         net (fo=566, routed)         0.288    -0.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_0_dfflrs/master_gen.rst_sync_r_reg[1]
    SLICE_X39Y25         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.816    -0.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_0_dfflrs/clk_out2
    SLICE_X39Y25         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/C
                         clock pessimism              0.273    -0.542    
    SLICE_X39Y25         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.637    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.952%)  route 0.362ns (66.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.550    -0.574    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/clk_out2
    SLICE_X43Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[31]_i_2__2/O
                         net (fo=566, routed)         0.310    -0.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/master_gen.rst_sync_r_reg[1]
    SLICE_X42Y33         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5775, routed)        0.826    -0.805    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/clk_out2
    SLICE_X42Y33         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X42Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.593    





