// Seed: 4081578441
module module_0 (
    output wand id_0,
    output supply0 id_1,
    output tri1 id_2
);
  reg  id_5;
  wire id_6;
  initial begin : id_7
    id_5 <= 1 == 1;
  end
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    inout tri0 id_7,
    input tri0 id_8,
    output tri1 id_9
);
  uwire id_11 = 1'b0;
  module_0(
      id_0, id_7, id_1
  );
  wire id_12;
  wire id_13;
endmodule
