#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001aa9a14be30 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v000001aa9a0337c0_0 .net "PeqQ", 0 0, L_000001aa9a0334a0;  1 drivers
v000001aa9a033360_0 .net "PgrQ", 0 0, L_000001aa9a032d20;  1 drivers
v000001aa9a032dc0_0 .net "PleQ", 0 0, L_000001aa9a0339a0;  1 drivers
v000001aa9a033040_0 .var "p_clk", 0 0;
v000001aa9a033a40_0 .var "q_clk", 0 0;
v000001aa9a0330e0_0 .var "sys_clk", 0 0;
S_000001aa9a0370c0 .scope module, "uut" "des" 2 6, 3 1 0, S_000001aa9a14be30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "p_clk";
    .port_info 2 /INPUT 1 "q_clk";
    .port_info 3 /OUTPUT 1 "PeqQ";
    .port_info 4 /OUTPUT 1 "PleQ";
    .port_info 5 /OUTPUT 1 "PgrQ";
v000001aa9a147190_0 .net "PeqQ", 0 0, L_000001aa9a0334a0;  alias, 1 drivers
v000001aa9a146ee0_0 .net "PgrQ", 0 0, L_000001aa9a032d20;  alias, 1 drivers
v000001aa9a037250_0 .net "PleQ", 0 0, L_000001aa9a0339a0;  alias, 1 drivers
v000001aa9a0372f0_0 .net "p_clk", 0 0, v000001aa9a033040_0;  1 drivers
v000001aa9a037390_0 .var "p_rise", 0 0;
v000001aa9a037430_0 .var "p_sync", 0 0;
v000001aa9a0374d0_0 .var "p_sync2", 0 0;
v000001aa9a0327d0_0 .var "p_sync3", 0 0;
v000001aa9a032870_0 .var "period_p", 7 0;
v000001aa9a032910_0 .var "period_q", 7 0;
v000001aa9a0329b0_0 .net "q_clk", 0 0, v000001aa9a033a40_0;  1 drivers
v000001aa9a032a50_0 .var "q_rise", 0 0;
v000001aa9a032af0_0 .var "q_sync", 0 0;
v000001aa9a032f00_0 .var "q_sync2", 0 0;
v000001aa9a033860_0 .var "q_sync3", 0 0;
v000001aa9a033900_0 .net "sys_clk", 0 0, v000001aa9a0330e0_0;  1 drivers
E_000001aa9a14ac00 .event posedge, v000001aa9a033900_0;
L_000001aa9a0334a0 .cmp/eq 8, v000001aa9a032870_0, v000001aa9a032910_0;
L_000001aa9a032d20 .cmp/gt 8, v000001aa9a032870_0, v000001aa9a032910_0;
L_000001aa9a0339a0 .cmp/gt 8, v000001aa9a032910_0, v000001aa9a032870_0;
    .scope S_000001aa9a0370c0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa9a032870_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa9a032910_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_000001aa9a0370c0;
T_1 ;
    %wait E_000001aa9a14ac00;
    %load/vec4 v000001aa9a0372f0_0;
    %assign/vec4 v000001aa9a037430_0, 0;
    %load/vec4 v000001aa9a037430_0;
    %assign/vec4 v000001aa9a0374d0_0, 0;
    %load/vec4 v000001aa9a0374d0_0;
    %assign/vec4 v000001aa9a0327d0_0, 0;
    %load/vec4 v000001aa9a0327d0_0;
    %inv;
    %load/vec4 v000001aa9a0374d0_0;
    %and;
    %assign/vec4 v000001aa9a037390_0, 0;
    %load/vec4 v000001aa9a0329b0_0;
    %assign/vec4 v000001aa9a032af0_0, 0;
    %load/vec4 v000001aa9a032af0_0;
    %assign/vec4 v000001aa9a032f00_0, 0;
    %load/vec4 v000001aa9a032f00_0;
    %assign/vec4 v000001aa9a033860_0, 0;
    %load/vec4 v000001aa9a033860_0;
    %inv;
    %load/vec4 v000001aa9a032f00_0;
    %and;
    %assign/vec4 v000001aa9a032a50_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001aa9a0370c0;
T_2 ;
    %wait E_000001aa9a14ac00;
    %load/vec4 v000001aa9a037390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa9a032870_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001aa9a032870_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001aa9a032870_0, 0;
T_2.1 ;
    %load/vec4 v000001aa9a032a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa9a032910_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001aa9a032910_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001aa9a032910_0, 0;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001aa9a14be30;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000001aa9a0330e0_0;
    %inv;
    %store/vec4 v000001aa9a0330e0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001aa9a14be30;
T_4 ;
    %delay 10, 0;
    %load/vec4 v000001aa9a033040_0;
    %inv;
    %store/vec4 v000001aa9a033040_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001aa9a14be30;
T_5 ;
    %delay 10, 0;
    %load/vec4 v000001aa9a033a40_0;
    %inv;
    %store/vec4 v000001aa9a033a40_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001aa9a14be30;
T_6 ;
    %vpi_call 2 22 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001aa9a14be30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa9a0330e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa9a033040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa9a033a40_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "design.v";
