
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.113545                       # Number of seconds simulated
sim_ticks                                113544992500                       # Number of ticks simulated
final_tick                               113544992500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 314368                       # Simulator instruction rate (inst/s)
host_op_rate                                   364476                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              179984598                       # Simulator tick rate (ticks/s)
host_mem_usage                                 688660                       # Number of bytes of host memory used
host_seconds                                   630.86                       # Real time elapsed on the host
sim_insts                                   198322096                       # Number of instructions simulated
sim_ops                                     229933423                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          289856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          346304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       850624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1486784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       289856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        289856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         7808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               23231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           122                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                122                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2552785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            3049928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       7491515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13094228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2552785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2552785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           68766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                68766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           68766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2552785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           3049928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      7491515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             13162994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       23231                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        122                       # Number of write requests accepted
system.mem_ctrls.readBursts                     23231                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      122                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1484800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1486784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7808                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  113544928500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 23231                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  122                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.989317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.978868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   322.370265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3624     58.66%     58.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1110     17.97%     76.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          273      4.42%     81.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          144      2.33%     83.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          122      1.97%     85.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           68      1.10%     86.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           56      0.91%     87.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           49      0.79%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          732     11.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6178                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3834.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    558.855947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8159.325307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            4     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.833333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.809662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.983192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     16.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1911098221                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2346098221                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  116000000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     82374.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               101124.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        13.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.23                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17052                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      58                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.33                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4862113.15                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 25753980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 13665795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                93805320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 527220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3058448640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            701846700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            191928480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      6257551200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4812732480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      21256607820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            36413330535                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            320.695169                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         111504867464                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    393283255                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1302472000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  85249124750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  12533110220                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     344337531                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  13722664744                       # Time in different power states
system.mem_ctrls_1.actEnergy                 18449760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9779715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71842680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2016633840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            459973470                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            125554560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4171154550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      3197293440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      23250282420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            33321161115                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            293.462181                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         112208633995                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    254622000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     858676000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  94735312750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   8326299094                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     222777255                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   9147305401                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                69963262                       # Number of BP lookups
system.cpu.branchPred.condPredicted          39091352                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           7667908                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             46928366                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                30801174                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.634448                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                13912985                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect            1497039                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4017694                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3348376                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           669318                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        97803                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    113544992500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        227089986                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9030844                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      367249008                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    69963262                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           48062535                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     209729189                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                15358190                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 5939                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           521                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        17654                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 133578558                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 73174                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          226463242                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.911486                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.061232                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 21271249      9.39%      9.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 74619056     32.95%     42.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 33456654     14.77%     57.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 97116283     42.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            226463242                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.308086                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.617196                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 19261004                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16486187                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 179627538                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3644810                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7443703                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             26888879                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                256212                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              374666887                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              32153843                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                7443703                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 42739520                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11803972                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         664005                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 159540868                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4271174                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              343057369                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              15855885                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1159710                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 637509                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 128514                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1332460                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           458248647                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1605210550                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        443020849                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748955                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                152499692                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10298                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           7273                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5997264                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             40771261                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27607406                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1206205                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6494494                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  327065373                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12635                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 279048780                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           5544296                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        97144584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    275470630                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1120                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     226463242                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.232203                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.074517                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            77542050     34.24%     34.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            50297577     22.21%     56.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            68621455     30.30%     86.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            28500624     12.59%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1501259      0.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 277      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       226463242                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                33634216     69.08%     69.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   5222      0.01%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     69.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10057999     20.66%     89.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4991812     10.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             215117361     77.09%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1921828      0.69%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37815092     13.55%     91.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24191527      8.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              279048780                       # Type of FU issued
system.cpu.iq.rate                           1.228803                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    48689263                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.174483                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          838794315                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         424234884                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    261027201                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              327738013                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           968552                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     15160122                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        48843                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12552                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      5806136                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1387546                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         59226                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7443703                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6692250                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 90858                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           327078058                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              40771261                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             27607406                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6883                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  10991                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 64597                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12552                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        5795752                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      2287453                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              8083205                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             265960511                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              33459441                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          13088269                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            50                       # number of nop insts executed
system.cpu.iew.exec_refs                     56544395                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 39045185                       # Number of branches executed
system.cpu.iew.exec_stores                   23084954                       # Number of stores executed
system.cpu.iew.exec_rate                     1.171168                       # Inst execution rate
system.cpu.iew.wb_sent                      261452868                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     261027217                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 159002443                       # num instructions producing a value
system.cpu.iew.wb_consumers                 357850567                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.149444                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.444326                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        82012545                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           7432516                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    212620248                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.081428                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.552958                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    103126815     48.50%     48.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     53101728     24.97%     73.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     29008573     13.64%     87.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     12747006      6.00%     93.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5471736      2.57%     95.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3115353      1.47%     97.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2118022      1.00%     98.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1046430      0.49%     98.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2884585      1.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    212620248                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322096                       # Number of instructions committed
system.cpu.commit.committedOps              229933423                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412409                       # Number of memory references committed
system.cpu.commit.loads                      25611139                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642995                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035091                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897048     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611139     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801254      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933423                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2884585                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    521680669                       # The number of ROB reads
system.cpu.rob.rob_writes                   637765881                       # The number of ROB writes
system.cpu.timesIdled                           14906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          626744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322096                       # Number of Instructions Simulated
system.cpu.committedOps                     229933423                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.145056                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.145056                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.873319                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.873319                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                324453863                       # number of integer regfile reads
system.cpu.int_regfile_writes               186506903                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 904543434                       # number of cc regfile reads
system.cpu.cc_regfile_writes                159430995                       # number of cc regfile writes
system.cpu.misc_regfile_reads                51234305                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            694934                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.415934                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50429155                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            695958                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             72.460055                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          90588500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.415934                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999430                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999430                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          641                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104344606                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104344606                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     29705013                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29705013                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20712405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20712405                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         6023                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6023                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      50417418                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50417418                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     50417418                       # number of overall hits
system.cpu.dcache.overall_hits::total        50417418                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       695051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        695051                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       699889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       699889                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          254                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          254                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1394940                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1394940                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1394940                       # number of overall misses
system.cpu.dcache.overall_misses::total       1394940                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7094470000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7094470000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6249239216                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6249239216                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1649500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1649500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13343709216                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13343709216                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13343709216                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13343709216                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     30400064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30400064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     51812358                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51812358                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     51812358                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51812358                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.022863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022863                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032686                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.040465                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040465                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.026923                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026923                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.026923                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026923                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10207.121492                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10207.121492                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8928.900463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8928.900463                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  6494.094488                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  6494.094488                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9565.794383                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9565.794383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9565.794383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9565.794383                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          731                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       443284                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               187                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           54427                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.909091                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.144561                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       694934                       # number of writebacks
system.cpu.dcache.writebacks::total            694934                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       185313                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       185313                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       513658                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       513658                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          254                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          254                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       698971                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       698971                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       698971                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       698971                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       509738                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       509738                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186231                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186231                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       695969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       695969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       695969                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       695969                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5081818000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5081818000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1803806350                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1803806350                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6885624350                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6885624350                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6885624350                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6885624350                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016768                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016768                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013432                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013432                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013432                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  9969.470591                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9969.470591                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9685.854396                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9685.854396                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9893.579096                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9893.579096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9893.579096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9893.579096                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            141947                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.709060                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           133424233                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            142459                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            936.579879                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        1664038500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.709060                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         267299336                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        267299336                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    133424233                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       133424233                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     133424233                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        133424233                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    133424233                       # number of overall hits
system.cpu.icache.overall_hits::total       133424233                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       154200                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        154200                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       154200                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         154200                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       154200                       # number of overall misses
system.cpu.icache.overall_misses::total        154200                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1900350465                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1900350465                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1900350465                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1900350465                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1900350465                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1900350465                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    133578433                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    133578433                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    133578433                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    133578433                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    133578433                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    133578433                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001154                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001154                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001154                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001154                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001154                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001154                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12323.932977                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12323.932977                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12323.932977                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12323.932977                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12323.932977                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12323.932977                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       210658                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         3894                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             12178                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.298243                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   389.400000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       141947                       # number of writebacks
system.cpu.icache.writebacks::total            141947                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        11728                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11728                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        11728                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11728                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        11728                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11728                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       142472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       142472                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       142472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       142472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       142472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       142472                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1653255483                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1653255483                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1653255483                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1653255483                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1653255483                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1653255483                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001067                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11604.072962                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11604.072962                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11604.072962                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11604.072962                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11604.072962                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11604.072962                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1439988                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1440347                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  311                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                175997                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       194                       # number of replacements
system.l2.tags.tagsinuse                 14555.768902                       # Cycle average of tags in use
system.l2.tags.total_refs                      751151                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18089                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     41.525292                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14112.869802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   442.899101                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.430691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.444207                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           503                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          479                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10233                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015350                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.530762                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14219918                       # Number of tag accesses
system.l2.tags.data_accesses                 14219918                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       683100                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           683100                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       150143                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           150143                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             182842                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                182842                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          137926                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             137926                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         506498                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            506498                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                137926                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                689340                       # number of demand (read+write) hits
system.l2.demand_hits::total                   827266                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               137926                       # number of overall hits
system.l2.overall_hits::cpu.data               689340                       # number of overall hits
system.l2.overall_hits::total                  827266                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 11                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3391                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3391                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4535                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3227                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3227                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4535                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6618                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11153                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4535                       # number of overall misses
system.l2.overall_misses::cpu.data               6618                       # number of overall misses
system.l2.overall_misses::total                 11153                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    307029000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     307029000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    605558500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    605558500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1002917500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1002917500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     605558500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1309946500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1915505000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    605558500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1309946500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1915505000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       683100                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       683100                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       150143                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       150143                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       142461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         142461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       509725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        509725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            142461                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            695958                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               838419                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           142461                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           695958                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              838419                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018208                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018208                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.031833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.031833                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006331                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.031833                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009509                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013302                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.031833                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009509                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013302                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 90542.317900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90542.317900                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 133529.988975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 133529.988975                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 310789.432910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 310789.432910                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 133529.988975                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 197936.914476                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 171747.960190                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 133529.988975                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 197936.914476                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 171747.960190                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         5                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  122                       # number of writebacks
system.l2.writebacks::total                       122                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          1172                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1172                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           35                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           35                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             1207                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1213                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            1207                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1213                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       198214                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         198214                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            11                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2219                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4529                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4529                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3192                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9940                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       198214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           208154                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1315711334                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1315711334                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       169000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       169000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    260843500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    260843500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    577741500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    577741500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    980290000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    980290000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    577741500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1241133500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1818875000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    577741500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1241133500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1315711334                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3134586334                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.011915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.031791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.031791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006262                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006262                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.031791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011856                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.031791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.248270                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  6637.832514                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  6637.832514                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15363.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15363.636364                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 117550.022533                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117550.022533                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 127564.914992                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 127564.914992                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 307108.395990                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 307108.395990                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 127564.914992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 229372.297172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 182985.412475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 127564.914992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 229372.297172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  6637.832514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 15058.977171                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23436                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21012                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          122                       # Transaction distribution
system.membus.trans_dist::CleanEvict               72                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2219                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2219                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21012                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        46667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1494592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1494592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23242                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23242    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23242                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33887508                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          122094896                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1675322                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       836907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3659                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         184923                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       184923                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 113544992500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            652195                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       683222                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       153781                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              72                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           201228                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186233                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        142472                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       509725                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       426878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2086872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2513750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     18201984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     89017088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              107219072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          201433                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1039863                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.181378                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.385331                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 851255     81.86%     81.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 188608     18.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1039863                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1674542000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         213797814                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1044030324                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
