X86GenFoldTables.inc: /mnt/d/Code/llvm/llvm/include/llvm/CodeGen/SDNodeProperties.td /mnt/d/Code/llvm/llvm/include/llvm/CodeGen/ValueTypes.td /mnt/d/Code/llvm/llvm/include/llvm/IR/Intrinsics.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsAArch64.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsAMDGPU.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsARM.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsBPF.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsDirectX.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsHexagon.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsHexagonDep.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsLoongArch.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsMips.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsNVVM.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsPowerPC.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsRISCV.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsRISCVXAndes.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsRISCVXCV.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsRISCVXTHead.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsRISCVXsf.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsSPIRV.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsSystemZ.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsVE.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsVEVL.gen.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsWebAssembly.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsX86.td /mnt/d/Code/llvm/llvm/include/llvm/IR/IntrinsicsXCore.td /mnt/d/Code/llvm/llvm/include/llvm/Target/GenericOpcodes.td /mnt/d/Code/llvm/llvm/include/llvm/Target/GlobalISel/RegisterBank.td /mnt/d/Code/llvm/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td /mnt/d/Code/llvm/llvm/include/llvm/Target/GlobalISel/Target.td /mnt/d/Code/llvm/llvm/include/llvm/Target/Target.td /mnt/d/Code/llvm/llvm/include/llvm/Target/TargetCallingConv.td /mnt/d/Code/llvm/llvm/include/llvm/Target/TargetInstrPredicate.td /mnt/d/Code/llvm/llvm/include/llvm/Target/TargetItinerary.td /mnt/d/Code/llvm/llvm/include/llvm/Target/TargetMacroFusion.td /mnt/d/Code/llvm/llvm/include/llvm/Target/TargetPfmCounters.td /mnt/d/Code/llvm/llvm/include/llvm/Target/TargetSchedule.td /mnt/d/Code/llvm/llvm/include/llvm/Target/TargetSelectionDAG.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86CallingConv.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86Instr3DNow.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrAMX.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrAVX10.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrAVX512.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrArithmetic.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrAsmAlias.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrCMovSetCC.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrCompiler.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrConditionalCompare.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrControl.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrExtension.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrFMA.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrFPStack.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrFormats.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrFragments.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrGISel.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrInfo.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrKL.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrMMX.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrMisc.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrOperands.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrPredicates.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrRAOINT.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrSGX.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrSNP.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrSSE.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrSVM.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrShiftRotate.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrSystem.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrTBM.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrTDX.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrTSX.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrUtils.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrVMX.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrVecCompiler.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86InstrXOP.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86PfmCounters.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86RegisterBanks.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86RegisterInfo.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86SchedAlderlakeP.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86SchedBroadwell.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86SchedHaswell.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86SchedIceLake.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86SchedLunarlakeP.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86SchedPredicates.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86SchedSandyBridge.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86SchedSapphireRapids.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86SchedSkylakeClient.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86SchedSkylakeServer.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86Schedule.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86ScheduleAtom.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86ScheduleBdVer2.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86ScheduleBtVer2.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86ScheduleSLM.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86ScheduleZnver1.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86ScheduleZnver2.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86ScheduleZnver3.td /mnt/d/Code/llvm/llvm/lib/Target/X86/X86ScheduleZnver4.td
