Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jun  4 02:22:14 2025
| Host         : IVYLIB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file glbl_ctrl_timing_summary_routed.rpt -pb glbl_ctrl_timing_summary_routed.pb -rpx glbl_ctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : glbl_ctrl
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.874        0.000                      0                   28        0.205        0.000                      0                   28        3.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.874        0.000                      0                   28        0.205        0.000                      0                   28        3.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 img_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.251ns (30.540%)  route 2.845ns (69.460%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.478     6.440 r  img_cnt_reg[3]/Q
                         net (fo=5, routed)           1.281     7.721    img_cnt_reg_n_0_[3]
    SLICE_X113Y57        LUT3 (Prop_lut3_I0_O)        0.323     8.044 r  clear_o[1]_i_4/O
                         net (fo=3, routed)           0.728     8.772    clear_o[1]_i_4_n_0
    SLICE_X112Y57        LUT5 (Prop_lut5_I0_O)        0.326     9.098 r  stage[3]_i_3/O
                         net (fo=3, routed)           0.836     9.934    stage[3]_i_3_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I1_O)        0.124    10.058 r  stage[3]_i_1/O
                         net (fo=1, routed)           0.000    10.058    stage[3]_i_1_n_0
    SLICE_X110Y57        FDRE                                         r  stage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685    13.473    clk_i_IBUF_BUFG
    SLICE_X110Y57        FDRE                                         r  stage_reg[3]/C
                         clock pessimism              0.464    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X110Y57        FDRE (Setup_fdre_C_D)        0.031    13.932    stage_reg[3]
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 img_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clear_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.279ns (34.308%)  route 2.449ns (65.692%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.478     6.440 f  img_cnt_reg[3]/Q
                         net (fo=5, routed)           1.281     7.721    img_cnt_reg_n_0_[3]
    SLICE_X113Y57        LUT3 (Prop_lut3_I0_O)        0.323     8.044 f  clear_o[1]_i_4/O
                         net (fo=3, routed)           0.169     8.212    clear_o[1]_i_4_n_0
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     8.538 r  clear_o[1]_i_1/O
                         net (fo=2, routed)           0.664     9.202    clear_o[1]_i_1_n_0
    SLICE_X112Y57        LUT5 (Prop_lut5_I0_O)        0.152     9.354 r  clear_o[0]_i_1/O
                         net (fo=1, routed)           0.336     9.690    clear_o[0]_i_1_n_0
    SLICE_X112Y57        FDRE                                         r  clear_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685    13.473    clk_i_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  clear_o_reg[0]/C
                         clock pessimism              0.464    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X112Y57        FDRE (Setup_fdre_C_D)       -0.255    13.646    clear_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.646    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 img_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clear_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 1.479ns (37.130%)  route 2.504ns (62.870%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.478     6.440 f  img_cnt_reg[3]/Q
                         net (fo=5, routed)           1.281     7.721    img_cnt_reg_n_0_[3]
    SLICE_X113Y57        LUT3 (Prop_lut3_I0_O)        0.323     8.044 f  clear_o[1]_i_4/O
                         net (fo=3, routed)           0.728     8.772    clear_o[1]_i_4_n_0
    SLICE_X112Y57        LUT5 (Prop_lut5_I1_O)        0.350     9.122 f  stage[3]_i_2/O
                         net (fo=2, routed)           0.496     9.617    stage[3]_i_2_n_0
    SLICE_X111Y57        LUT6 (Prop_lut6_I5_O)        0.328     9.945 r  clear_o[2]_i_1/O
                         net (fo=1, routed)           0.000     9.945    clear_o[2]_i_1_n_0
    SLICE_X111Y57        FDRE                                         r  clear_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685    13.473    clk_i_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  clear_o_reg[2]/C
                         clock pessimism              0.464    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X111Y57        FDRE (Setup_fdre_C_D)        0.029    13.930    clear_o_reg[2]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 img_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.251ns (33.765%)  route 2.454ns (66.235%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.478     6.440 f  img_cnt_reg[3]/Q
                         net (fo=5, routed)           1.281     7.721    img_cnt_reg_n_0_[3]
    SLICE_X113Y57        LUT3 (Prop_lut3_I0_O)        0.323     8.044 f  clear_o[1]_i_4/O
                         net (fo=3, routed)           0.728     8.772    clear_o[1]_i_4_n_0
    SLICE_X112Y57        LUT5 (Prop_lut5_I0_O)        0.326     9.098 f  stage[3]_i_3/O
                         net (fo=3, routed)           0.445     9.543    stage[3]_i_3_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     9.667 r  stage[1]_i_1/O
                         net (fo=1, routed)           0.000     9.667    stage[1]_i_1_n_0
    SLICE_X110Y58        FDRE                                         r  stage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685    13.473    clk_i_IBUF_BUFG
    SLICE_X110Y58        FDRE                                         r  stage_reg[1]/C
                         clock pessimism              0.464    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X110Y58        FDRE (Setup_fdre_C_D)        0.029    13.930    stage_reg[1]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 img_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.251ns (33.971%)  route 2.432ns (66.029%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.478     6.440 f  img_cnt_reg[3]/Q
                         net (fo=5, routed)           1.281     7.721    img_cnt_reg_n_0_[3]
    SLICE_X113Y57        LUT3 (Prop_lut3_I0_O)        0.323     8.044 f  clear_o[1]_i_4/O
                         net (fo=3, routed)           0.728     8.772    clear_o[1]_i_4_n_0
    SLICE_X112Y57        LUT5 (Prop_lut5_I0_O)        0.326     9.098 f  stage[3]_i_3/O
                         net (fo=3, routed)           0.423     9.520    stage[3]_i_3_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I0_O)        0.124     9.644 r  stage[2]_i_1/O
                         net (fo=1, routed)           0.000     9.644    stage[2]_i_1_n_0
    SLICE_X110Y57        FDRE                                         r  stage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685    13.473    clk_i_IBUF_BUFG
    SLICE_X110Y57        FDRE                                         r  stage_reg[2]/C
                         clock pessimism              0.464    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X110Y57        FDRE (Setup_fdre_C_D)        0.029    13.930    stage_reg[2]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            done_o_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.704ns (22.946%)  route 2.364ns (77.054%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X111Y58        FDSE                                         r  present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDSE (Prop_fdse_C_Q)         0.456     6.418 f  present_state_reg[0]/Q
                         net (fo=12, routed)          0.850     7.267    present_state[0]
    SLICE_X112Y57        LUT3 (Prop_lut3_I0_O)        0.124     7.391 r  start_o[0]_i_1/O
                         net (fo=10, routed)          0.371     7.763    start_o[0]_i_1_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  done_o_i_1/O
                         net (fo=2, routed)           1.143     9.030    done_o_i_1_n_0
    SLICE_X112Y57        FDRE                                         r  done_o_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685    13.473    clk_i_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  done_o_reg_lopt_replica/C
                         clock pessimism              0.464    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X112Y57        FDRE (Setup_fdre_C_D)       -0.063    13.838    done_o_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clear_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.704ns (23.090%)  route 2.345ns (76.910%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X111Y58        FDSE                                         r  present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDSE (Prop_fdse_C_Q)         0.456     6.418 f  present_state_reg[0]/Q
                         net (fo=12, routed)          0.850     7.267    present_state[0]
    SLICE_X112Y57        LUT3 (Prop_lut3_I0_O)        0.124     7.391 r  start_o[0]_i_1/O
                         net (fo=10, routed)          0.705     8.097    start_o[0]_i_1_n_0
    SLICE_X113Y57        LUT5 (Prop_lut5_I4_O)        0.124     8.221 r  clear_o[3]_i_1/O
                         net (fo=1, routed)           0.790     9.011    clear_o[3]_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  clear_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685    13.473    clk_i_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  clear_o_reg[3]/C
                         clock pessimism              0.464    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X113Y57        FDRE (Setup_fdre_C_D)       -0.081    13.820    clear_o_reg[3]
  -------------------------------------------------------------------
                         required time                         13.820    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 img_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clear_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.127ns (37.994%)  route 1.839ns (62.006%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.478     6.440 f  img_cnt_reg[3]/Q
                         net (fo=5, routed)           1.281     7.721    img_cnt_reg_n_0_[3]
    SLICE_X113Y57        LUT3 (Prop_lut3_I0_O)        0.323     8.044 f  clear_o[1]_i_4/O
                         net (fo=3, routed)           0.169     8.212    clear_o[1]_i_4_n_0
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     8.538 r  clear_o[1]_i_1/O
                         net (fo=2, routed)           0.390     8.928    clear_o[1]_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  clear_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685    13.473    clk_i_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  clear_o_reg[1]/C
                         clock pessimism              0.464    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X113Y57        FDRE (Setup_fdre_C_D)       -0.067    13.834    clear_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            img_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.789%)  route 1.924ns (73.211%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X111Y58        FDSE                                         r  present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDSE (Prop_fdse_C_Q)         0.456     6.418 r  present_state_reg[0]/Q
                         net (fo=12, routed)          0.850     7.267    present_state[0]
    SLICE_X112Y57        LUT3 (Prop_lut3_I0_O)        0.124     7.391 f  start_o[0]_i_1/O
                         net (fo=10, routed)          0.695     8.087    start_o[0]_i_1_n_0
    SLICE_X113Y58        LUT5 (Prop_lut5_I4_O)        0.124     8.211 r  img_cnt[3]_i_1/O
                         net (fo=4, routed)           0.379     8.590    img_cnt[3]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685    13.473    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[0]/C
                         clock pessimism              0.464    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X112Y58        FDRE (Setup_fdre_C_CE)      -0.169    13.732    img_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.732    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            img_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.704ns (26.789%)  route 1.924ns (73.211%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    5.962ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X111Y58        FDSE                                         r  present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDSE (Prop_fdse_C_Q)         0.456     6.418 r  present_state_reg[0]/Q
                         net (fo=12, routed)          0.850     7.267    present_state[0]
    SLICE_X112Y57        LUT3 (Prop_lut3_I0_O)        0.124     7.391 f  start_o[0]_i_1/O
                         net (fo=10, routed)          0.695     8.087    start_o[0]_i_1_n_0
    SLICE_X113Y58        LUT5 (Prop_lut5_I4_O)        0.124     8.211 r  img_cnt[3]_i_1/O
                         net (fo=4, routed)           0.379     8.590    img_cnt[3]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685    13.473    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[1]/C
                         clock pessimism              0.464    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X112Y58        FDRE (Setup_fdre_C_CE)      -0.169    13.732    img_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.732    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  5.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            img_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.436%)  route 0.156ns (45.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X111Y58        FDSE                                         r  present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDSE (Prop_fdse_C_Q)         0.141     1.886 f  present_state_reg[0]/Q
                         net (fo=12, routed)          0.156     2.042    present_state[0]
    SLICE_X112Y58        LUT6 (Prop_lut6_I3_O)        0.045     2.087 r  img_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.087    img_cnt[1]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[1]/C
                         clock pessimism             -0.512     1.761    
    SLICE_X112Y58        FDRE (Hold_fdre_C_D)         0.121     1.882    img_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 done_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.213ns (54.156%)  route 0.180ns (45.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.164     1.909 r  done_o_reg/Q
                         net (fo=2, routed)           0.180     2.089    done_o_OBUF
    SLICE_X111Y57        LUT4 (Prop_lut4_I0_O)        0.049     2.138 r  present_state[2]_i_2/O
                         net (fo=1, routed)           0.000     2.138    next_state[2]
    SLICE_X111Y57        FDRE                                         r  present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  present_state_reg[2]/C
                         clock pessimism             -0.512     1.761    
    SLICE_X111Y57        FDRE (Hold_fdre_C_D)         0.107     1.868    present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X110Y58        FDRE                                         r  stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDRE (Prop_fdre_C_Q)         0.141     1.886 r  stage_reg[1]/Q
                         net (fo=2, routed)           0.184     2.070    stage_reg_n_0_[1]
    SLICE_X110Y58        LUT6 (Prop_lut6_I5_O)        0.045     2.115 r  stage[1]_i_1/O
                         net (fo=1, routed)           0.000     2.115    stage[1]_i_1_n_0
    SLICE_X110Y58        FDRE                                         r  stage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X110Y58        FDRE                                         r  stage_reg[1]/C
                         clock pessimism             -0.528     1.745    
    SLICE_X110Y58        FDRE (Hold_fdre_C_D)         0.091     1.836    stage_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 stage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X110Y57        FDRE                                         r  stage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDRE (Prop_fdre_C_Q)         0.141     1.886 r  stage_reg[2]/Q
                         net (fo=2, routed)           0.185     2.071    stage_reg_n_0_[2]
    SLICE_X110Y57        LUT6 (Prop_lut6_I5_O)        0.045     2.116 r  stage[2]_i_1/O
                         net (fo=1, routed)           0.000     2.116    stage[2]_i_1_n_0
    SLICE_X110Y57        FDRE                                         r  stage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X110Y57        FDRE                                         r  stage_reg[2]/C
                         clock pessimism             -0.528     1.745    
    SLICE_X110Y57        FDRE (Hold_fdre_C_D)         0.091     1.836    stage_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 done_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.685%)  route 0.180ns (46.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.164     1.909 f  done_o_reg/Q
                         net (fo=2, routed)           0.180     2.089    done_o_OBUF
    SLICE_X111Y57        LUT5 (Prop_lut5_I1_O)        0.045     2.134 r  present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.134    next_state[1]
    SLICE_X111Y57        FDRE                                         r  present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  present_state_reg[1]/C
                         clock pessimism             -0.512     1.761    
    SLICE_X111Y57        FDRE (Hold_fdre_C_D)         0.092     1.853    present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            img_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.592%)  route 0.241ns (56.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X111Y58        FDSE                                         r  present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDSE (Prop_fdse_C_Q)         0.141     1.886 f  present_state_reg[0]/Q
                         net (fo=12, routed)          0.241     2.127    present_state[0]
    SLICE_X112Y58        LUT5 (Prop_lut5_I2_O)        0.045     2.172 r  img_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.172    img_cnt[0]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[0]/C
                         clock pessimism             -0.512     1.761    
    SLICE_X112Y58        FDRE (Hold_fdre_C_D)         0.121     1.882    img_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X111Y58        FDSE                                         r  present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDSE (Prop_fdse_C_Q)         0.141     1.886 r  present_state_reg[0]/Q
                         net (fo=12, routed)          0.204     2.090    present_state[0]
    SLICE_X111Y58        LUT4 (Prop_lut4_I2_O)        0.045     2.135 r  present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.135    next_state[0]
    SLICE_X111Y58        FDSE                                         r  present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X111Y58        FDSE                                         r  present_state_reg[0]/C
                         clock pessimism             -0.528     1.745    
    SLICE_X111Y58        FDSE (Hold_fdse_C_D)         0.091     1.836    present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 img_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            img_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.210ns (47.216%)  route 0.235ns (52.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.164     1.909 r  img_cnt_reg[2]/Q
                         net (fo=6, routed)           0.235     2.144    img_cnt_reg_n_0_[2]
    SLICE_X112Y58        LUT5 (Prop_lut5_I3_O)        0.046     2.190 r  img_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     2.190    img_cnt[3]_i_2_n_0
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[3]/C
                         clock pessimism             -0.528     1.745    
    SLICE_X112Y58        FDRE (Hold_fdre_C_D)         0.131     1.876    img_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 img_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            img_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.098%)  route 0.235ns (52.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.164     1.909 r  img_cnt_reg[2]/Q
                         net (fo=6, routed)           0.235     2.144    img_cnt_reg_n_0_[2]
    SLICE_X112Y58        LUT5 (Prop_lut5_I1_O)        0.045     2.189 r  img_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.189    img_cnt[2]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[2]/C
                         clock pessimism             -0.528     1.745    
    SLICE_X112Y58        FDRE (Hold_fdre_C_D)         0.120     1.865    img_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 stage_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X110Y57        FDRE                                         r  stage_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDRE (Prop_fdre_C_Q)         0.141     1.886 r  stage_reg[3]/Q
                         net (fo=2, routed)           0.236     2.122    stage_reg_n_0_[3]
    SLICE_X110Y57        LUT6 (Prop_lut6_I5_O)        0.045     2.167 r  stage[3]_i_1/O
                         net (fo=1, routed)           0.000     2.167    stage[3]_i_1_n_0
    SLICE_X110Y57        FDRE                                         r  stage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X110Y57        FDRE                                         r  stage_reg[3]/C
                         clock pessimism             -0.528     1.745    
    SLICE_X110Y57        FDRE (Hold_fdre_C_D)         0.092     1.837    stage_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y57   clear_o_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y57   clear_o_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y57   clear_o_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y57   clear_o_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y57   done_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y57   done_o_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y58   img_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y58   img_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y58   img_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y57   clear_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y57   clear_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y57   clear_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y57   clear_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y57   clear_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y57   clear_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y57   clear_o_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y57   clear_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y57   done_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y57   done_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y57   clear_o_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y57   clear_o_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y57   clear_o_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y57   clear_o_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y57   clear_o_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y57   clear_o_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y57   clear_o_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y57   clear_o_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y57   done_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y57   done_o_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clear_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clear_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.034ns  (logic 3.152ns (62.620%)  route 1.882ns (37.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  clear_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.518     6.480 r  clear_o_reg[0]/Q
                         net (fo=1, routed)           1.882     8.362    clear_o_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         2.634    10.996 r  clear_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.996    clear_o[0]
    T19                                                               r  clear_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_o_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            start_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.970ns  (logic 3.301ns (66.422%)  route 1.669ns (33.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  start_o_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.478     6.440 r  start_o_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.669     8.109    start_o_reg[3]_lopt_replica_1
    V18                  OBUF (Prop_obuf_I_O)         2.823    10.932 r  start_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.932    start_o[3]
    V18                                                               r  start_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clear_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.945ns  (logic 3.088ns (62.459%)  route 1.856ns (37.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  clear_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.456     6.418 r  clear_o_reg[1]/Q
                         net (fo=1, routed)           1.856     8.274    clear_o_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.632    10.907 r  clear_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.907    clear_o[1]
    P16                                                               r  clear_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clear_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.944ns  (logic 3.084ns (62.371%)  route 1.860ns (37.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  clear_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDRE (Prop_fdre_C_Q)         0.456     6.418 r  clear_o_reg[2]/Q
                         net (fo=1, routed)           1.860     8.278    clear_o_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         2.628    10.906 r  clear_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.906    clear_o[2]
    P15                                                               r  clear_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clear_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.931ns  (logic 3.065ns (62.151%)  route 1.866ns (37.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  clear_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.456     6.418 r  clear_o_reg[3]/Q
                         net (fo=1, routed)           1.866     8.284    clear_o_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         2.609    10.893 r  clear_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.893    clear_o[3]
    P18                                                               r  clear_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            done_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.847ns  (logic 3.177ns (65.541%)  route 1.670ns (34.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.864     5.962    clk_i_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  done_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.518     6.480 r  done_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.670     8.150    done_o_reg_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         2.659    10.809 r  done_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.809    done_o
    V17                                                               r  done_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            start_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.818ns  (logic 3.153ns (65.435%)  route 1.665ns (34.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.865     5.963    clk_i_IBUF_BUFG
    SLICE_X112Y55        FDRE                                         r  start_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDRE (Prop_fdre_C_Q)         0.518     6.481 r  start_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.665     8.146    start_o_reg[1]_lopt_replica_1
    W19                  OBUF (Prop_obuf_I_O)         2.635    10.781 r  start_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.781    start_o[1]
    W19                                                               r  start_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            start_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.757ns  (logic 3.094ns (65.038%)  route 1.663ns (34.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.865     5.963    clk_i_IBUF_BUFG
    SLICE_X110Y56        FDRE                                         r  start_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDRE (Prop_fdre_C_Q)         0.456     6.419 r  start_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.663     8.082    start_o_reg[2]_lopt_replica_1
    W18                  OBUF (Prop_obuf_I_O)         2.638    10.720 r  start_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.720    start_o[2]
    W18                                                               r  start_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            start_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.757ns  (logic 3.080ns (64.746%)  route 1.677ns (35.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.865     5.963    clk_i_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  start_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.456     6.419 r  start_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.677     8.096    start_o_reg[0]_lopt_replica_1
    N17                  OBUF (Prop_obuf_I_O)         2.624    10.720 r  start_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.720    start_o[0]
    N17                                                               r  start_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            start_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.282ns (79.624%)  route 0.328ns (20.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.746    clk_i_IBUF_BUFG
    SLICE_X113Y55        FDRE                                         r  start_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDRE (Prop_fdre_C_Q)         0.141     1.887 r  start_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.328     2.215    start_o_reg[0]_lopt_replica_1
    N17                  OBUF (Prop_obuf_I_O)         1.141     3.356 r  start_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.356    start_o[0]
    N17                                                               r  start_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            start_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.626ns  (logic 1.296ns (79.687%)  route 0.330ns (20.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.746    clk_i_IBUF_BUFG
    SLICE_X110Y56        FDRE                                         r  start_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDRE (Prop_fdre_C_Q)         0.141     1.887 r  start_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.330     2.217    start_o_reg[2]_lopt_replica_1
    W18                  OBUF (Prop_obuf_I_O)         1.155     3.372 r  start_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.372    start_o[2]
    W18                                                               r  start_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            start_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.648ns  (logic 1.315ns (79.832%)  route 0.332ns (20.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.746    clk_i_IBUF_BUFG
    SLICE_X112Y55        FDRE                                         r  start_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDRE (Prop_fdre_C_Q)         0.164     1.910 r  start_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.332     2.242    start_o_reg[1]_lopt_replica_1
    W19                  OBUF (Prop_obuf_I_O)         1.151     3.394 r  start_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.394    start_o[1]
    W19                                                               r  start_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            done_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.339ns (80.510%)  route 0.324ns (19.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  done_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.164     1.909 r  done_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.324     2.233    done_o_reg_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         1.175     3.409 r  done_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.409    done_o
    V17                                                               r  done_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clear_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.672ns  (logic 1.267ns (75.754%)  route 0.405ns (24.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  clear_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     1.886 r  clear_o_reg[3]/Q
                         net (fo=1, routed)           0.405     2.292    clear_o_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         1.126     3.417 r  clear_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.417    clear_o[3]
    P18                                                               r  clear_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clear_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.285ns (76.387%)  route 0.397ns (23.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  clear_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDRE (Prop_fdre_C_Q)         0.141     1.886 r  clear_o_reg[2]/Q
                         net (fo=1, routed)           0.397     2.283    clear_o_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.144     3.428 r  clear_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.428    clear_o[2]
    P15                                                               r  clear_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_o_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            start_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.369ns (80.301%)  route 0.336ns (19.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  start_o_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.148     1.893 r  start_o_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.336     2.229    start_o_reg[3]_lopt_replica_1
    V18                  OBUF (Prop_obuf_I_O)         1.221     3.450 r  start_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.450    start_o[3]
    V18                                                               r  start_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clear_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.290ns (75.694%)  route 0.414ns (24.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  clear_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     1.886 r  clear_o_reg[1]/Q
                         net (fo=1, routed)           0.414     2.300    clear_o_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         1.149     3.450 r  clear_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.450    clear_o[1]
    P16                                                               r  clear_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clear_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.315ns (76.068%)  route 0.414ns (23.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.745    clk_i_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  clear_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDRE (Prop_fdre_C_Q)         0.164     1.909 r  clear_o_reg[0]/Q
                         net (fo=1, routed)           0.414     2.323    clear_o_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         1.151     3.474 r  clear_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.474    clear_o[0]
    T19                                                               r  clear_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 done_i[3]
                            (input port)
  Destination:            clear_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.420ns  (logic 1.364ns (25.165%)  route 4.056ns (74.835%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  done_i[3] (IN)
                         net (fo=0)                   0.000     0.000    done_i[3]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  done_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.358     3.322    done_i_IBUF[3]
    SLICE_X112Y57        LUT4 (Prop_lut4_I3_O)        0.124     3.446 r  clear_o[1]_i_3/O
                         net (fo=3, routed)           0.699     4.144    clear_o[1]_i_3_n_0
    SLICE_X113Y57        LUT6 (Prop_lut6_I1_O)        0.124     4.268 r  clear_o[1]_i_1/O
                         net (fo=2, routed)           0.664     4.932    clear_o[1]_i_1_n_0
    SLICE_X112Y57        LUT5 (Prop_lut5_I0_O)        0.152     5.084 r  clear_o[0]_i_1/O
                         net (fo=1, routed)           0.336     5.420    clear_o[0]_i_1_n_0
    SLICE_X112Y57        FDRE                                         r  clear_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685     5.473    clk_i_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  clear_o_reg[0]/C

Slack:                    inf
  Source:                 done_i[3]
                            (input port)
  Destination:            stage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 1.336ns (26.688%)  route 3.670ns (73.312%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  done_i[3] (IN)
                         net (fo=0)                   0.000     0.000    done_i[3]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  done_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.358     3.322    done_i_IBUF[3]
    SLICE_X112Y57        LUT4 (Prop_lut4_I3_O)        0.124     3.446 f  clear_o[1]_i_3/O
                         net (fo=3, routed)           0.476     3.921    clear_o[1]_i_3_n_0
    SLICE_X112Y57        LUT5 (Prop_lut5_I4_O)        0.124     4.045 r  stage[3]_i_3/O
                         net (fo=3, routed)           0.836     4.882    stage[3]_i_3_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I1_O)        0.124     5.006 r  stage[3]_i_1/O
                         net (fo=1, routed)           0.000     5.006    stage[3]_i_1_n_0
    SLICE_X110Y57        FDRE                                         r  stage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685     5.473    clk_i_IBUF_BUFG
    SLICE_X110Y57        FDRE                                         r  stage_reg[3]/C

Slack:                    inf
  Source:                 done_i[3]
                            (input port)
  Destination:            clear_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.861ns  (logic 1.532ns (31.516%)  route 3.329ns (68.484%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  done_i[3] (IN)
                         net (fo=0)                   0.000     0.000    done_i[3]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  done_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.358     3.322    done_i_IBUF[3]
    SLICE_X112Y57        LUT4 (Prop_lut4_I3_O)        0.124     3.446 r  clear_o[1]_i_3/O
                         net (fo=3, routed)           0.476     3.921    clear_o[1]_i_3_n_0
    SLICE_X112Y57        LUT5 (Prop_lut5_I4_O)        0.116     4.037 f  stage[3]_i_2/O
                         net (fo=2, routed)           0.496     4.533    stage[3]_i_2_n_0
    SLICE_X111Y57        LUT6 (Prop_lut6_I5_O)        0.328     4.861 r  clear_o[2]_i_1/O
                         net (fo=1, routed)           0.000     4.861    clear_o[2]_i_1_n_0
    SLICE_X111Y57        FDRE                                         r  clear_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685     5.473    clk_i_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  clear_o_reg[2]/C

Slack:                    inf
  Source:                 done_i[3]
                            (input port)
  Destination:            done_o_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.813ns  (logic 1.440ns (29.921%)  route 3.373ns (70.079%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  done_i[3] (IN)
                         net (fo=0)                   0.000     0.000    done_i[3]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  done_i_IBUF[3]_inst/O
                         net (fo=7, routed)           1.527     2.491    done_i_IBUF[3]
    SLICE_X113Y58        LUT4 (Prop_lut4_I2_O)        0.150     2.641 f  img_cnt[3]_i_3/O
                         net (fo=3, routed)           0.703     3.343    img_cnt[3]_i_3_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I0_O)        0.326     3.669 r  done_o_i_1/O
                         net (fo=2, routed)           1.143     4.813    done_o_i_1_n_0
    SLICE_X112Y57        FDRE                                         r  done_o_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685     5.473    clk_i_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  done_o_reg_lopt_replica/C

Slack:                    inf
  Source:                 done_i[3]
                            (input port)
  Destination:            clear_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.658ns  (logic 1.212ns (26.017%)  route 3.446ns (73.983%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  done_i[3] (IN)
                         net (fo=0)                   0.000     0.000    done_i[3]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  done_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.358     3.322    done_i_IBUF[3]
    SLICE_X112Y57        LUT4 (Prop_lut4_I3_O)        0.124     3.446 r  clear_o[1]_i_3/O
                         net (fo=3, routed)           0.699     4.144    clear_o[1]_i_3_n_0
    SLICE_X113Y57        LUT6 (Prop_lut6_I1_O)        0.124     4.268 r  clear_o[1]_i_1/O
                         net (fo=2, routed)           0.390     4.658    clear_o[1]_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  clear_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685     5.473    clk_i_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  clear_o_reg[1]/C

Slack:                    inf
  Source:                 done_i[3]
                            (input port)
  Destination:            stage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.615ns  (logic 1.336ns (28.951%)  route 3.279ns (71.049%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  done_i[3] (IN)
                         net (fo=0)                   0.000     0.000    done_i[3]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  done_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.358     3.322    done_i_IBUF[3]
    SLICE_X112Y57        LUT4 (Prop_lut4_I3_O)        0.124     3.446 r  clear_o[1]_i_3/O
                         net (fo=3, routed)           0.476     3.921    clear_o[1]_i_3_n_0
    SLICE_X112Y57        LUT5 (Prop_lut5_I4_O)        0.124     4.045 f  stage[3]_i_3/O
                         net (fo=3, routed)           0.445     4.491    stage[3]_i_3_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124     4.615 r  stage[1]_i_1/O
                         net (fo=1, routed)           0.000     4.615    stage[1]_i_1_n_0
    SLICE_X110Y58        FDRE                                         r  stage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685     5.473    clk_i_IBUF_BUFG
    SLICE_X110Y58        FDRE                                         r  stage_reg[1]/C

Slack:                    inf
  Source:                 done_i[3]
                            (input port)
  Destination:            stage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.336ns (29.092%)  route 3.256ns (70.908%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  done_i[3] (IN)
                         net (fo=0)                   0.000     0.000    done_i[3]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  done_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.358     3.322    done_i_IBUF[3]
    SLICE_X112Y57        LUT4 (Prop_lut4_I3_O)        0.124     3.446 r  clear_o[1]_i_3/O
                         net (fo=3, routed)           0.476     3.921    clear_o[1]_i_3_n_0
    SLICE_X112Y57        LUT5 (Prop_lut5_I4_O)        0.124     4.045 f  stage[3]_i_3/O
                         net (fo=3, routed)           0.423     4.468    stage[3]_i_3_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I0_O)        0.124     4.592 r  stage[2]_i_1/O
                         net (fo=1, routed)           0.000     4.592    stage[2]_i_1_n_0
    SLICE_X110Y57        FDRE                                         r  stage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685     5.473    clk_i_IBUF_BUFG
    SLICE_X110Y57        FDRE                                         r  stage_reg[2]/C

Slack:                    inf
  Source:                 done_i[3]
                            (input port)
  Destination:            clear_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.573ns  (logic 1.440ns (31.486%)  route 3.133ns (68.514%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  done_i[3] (IN)
                         net (fo=0)                   0.000     0.000    done_i[3]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  done_i_IBUF[3]_inst/O
                         net (fo=7, routed)           1.527     2.491    done_i_IBUF[3]
    SLICE_X113Y58        LUT4 (Prop_lut4_I2_O)        0.150     2.641 f  img_cnt[3]_i_3/O
                         net (fo=3, routed)           0.816     3.457    img_cnt[3]_i_3_n_0
    SLICE_X113Y57        LUT5 (Prop_lut5_I0_O)        0.326     3.783 r  clear_o[3]_i_1/O
                         net (fo=1, routed)           0.790     4.573    clear_o[3]_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  clear_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685     5.473    clk_i_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  clear_o_reg[3]/C

Slack:                    inf
  Source:                 done_i[3]
                            (input port)
  Destination:            done_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.203ns  (logic 1.440ns (34.261%)  route 2.763ns (65.739%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  done_i[3] (IN)
                         net (fo=0)                   0.000     0.000    done_i[3]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  done_i_IBUF[3]_inst/O
                         net (fo=7, routed)           1.527     2.491    done_i_IBUF[3]
    SLICE_X113Y58        LUT4 (Prop_lut4_I2_O)        0.150     2.641 f  img_cnt[3]_i_3/O
                         net (fo=3, routed)           0.703     3.343    img_cnt[3]_i_3_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I0_O)        0.326     3.669 r  done_o_i_1/O
                         net (fo=2, routed)           0.534     4.203    done_o_i_1_n_0
    SLICE_X112Y57        FDRE                                         r  done_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685     5.473    clk_i_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  done_o_reg/C

Slack:                    inf
  Source:                 done_i[3]
                            (input port)
  Destination:            img_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.530ns  (logic 1.440ns (40.789%)  route 2.090ns (59.211%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  done_i[3] (IN)
                         net (fo=0)                   0.000     0.000    done_i[3]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  done_i_IBUF[3]_inst/O
                         net (fo=7, routed)           1.527     2.491    done_i_IBUF[3]
    SLICE_X113Y58        LUT4 (Prop_lut4_I2_O)        0.150     2.641 f  img_cnt[3]_i_3/O
                         net (fo=3, routed)           0.185     2.825    img_cnt[3]_i_3_n_0
    SLICE_X113Y58        LUT5 (Prop_lut5_I0_O)        0.326     3.151 r  img_cnt[3]_i_1/O
                         net (fo=4, routed)           0.379     3.530    img_cnt[3]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.685     5.473    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 done_i[1]
                            (input port)
  Destination:            clear_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.241ns (31.849%)  route 0.515ns (68.151%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  done_i[1] (IN)
                         net (fo=0)                   0.000     0.000    done_i[1]
    T17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  done_i_IBUF[1]_inst/O
                         net (fo=8, routed)           0.515     0.711    done_i_IBUF[1]
    SLICE_X111Y57        LUT6 (Prop_lut6_I0_O)        0.045     0.756 r  clear_o[2]_i_1/O
                         net (fo=1, routed)           0.000     0.756    clear_o[2]_i_1_n_0
    SLICE_X111Y57        FDRE                                         r  clear_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  clear_o_reg[2]/C

Slack:                    inf
  Source:                 done_i[0]
                            (input port)
  Destination:            stage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.231ns (27.951%)  route 0.596ns (72.049%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  done_i[0] (IN)
                         net (fo=0)                   0.000     0.000    done_i[0]
    R18                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  done_i_IBUF[0]_inst/O
                         net (fo=8, routed)           0.596     0.783    done_i_IBUF[0]
    SLICE_X110Y57        LUT6 (Prop_lut6_I2_O)        0.045     0.828 r  stage[2]_i_1/O
                         net (fo=1, routed)           0.000     0.828    stage[2]_i_1_n_0
    SLICE_X110Y57        FDRE                                         r  stage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X110Y57        FDRE                                         r  stage_reg[2]/C

Slack:                    inf
  Source:                 done_i[0]
                            (input port)
  Destination:            stage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.231ns (27.906%)  route 0.598ns (72.094%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  done_i[0] (IN)
                         net (fo=0)                   0.000     0.000    done_i[0]
    R18                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  done_i_IBUF[0]_inst/O
                         net (fo=8, routed)           0.598     0.784    done_i_IBUF[0]
    SLICE_X110Y58        LUT6 (Prop_lut6_I2_O)        0.045     0.829 r  stage[1]_i_1/O
                         net (fo=1, routed)           0.000     0.829    stage[1]_i_1_n_0
    SLICE_X110Y58        FDRE                                         r  stage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X110Y58        FDRE                                         r  stage_reg[1]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.257ns (30.908%)  route 0.574ns (69.092%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    V16                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  start_i_IBUF_inst/O
                         net (fo=2, routed)           0.574     0.786    start_i_IBUF
    SLICE_X111Y57        LUT5 (Prop_lut5_I0_O)        0.045     0.831 r  present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.831    next_state[1]
    SLICE_X111Y57        FDRE                                         r  present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  present_state_reg[1]/C

Slack:                    inf
  Source:                 done_i[1]
                            (input port)
  Destination:            img_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.284ns (31.969%)  route 0.604ns (68.031%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  done_i[1] (IN)
                         net (fo=0)                   0.000     0.000    done_i[1]
    T17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 f  done_i_IBUF[1]_inst/O
                         net (fo=8, routed)           0.420     0.616    done_i_IBUF[1]
    SLICE_X113Y58        LUT5 (Prop_lut5_I3_O)        0.045     0.661 f  img_cnt[3]_i_4/O
                         net (fo=4, routed)           0.184     0.845    img_cnt[3]_i_4_n_0
    SLICE_X112Y58        LUT5 (Prop_lut5_I4_O)        0.043     0.888 r  img_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.888    img_cnt[3]_i_2_n_0
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[3]/C

Slack:                    inf
  Source:                 done_i[1]
                            (input port)
  Destination:            img_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.286ns (32.122%)  route 0.604ns (67.878%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  done_i[1] (IN)
                         net (fo=0)                   0.000     0.000    done_i[1]
    T17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 f  done_i_IBUF[1]_inst/O
                         net (fo=8, routed)           0.420     0.616    done_i_IBUF[1]
    SLICE_X113Y58        LUT5 (Prop_lut5_I3_O)        0.045     0.661 f  img_cnt[3]_i_4/O
                         net (fo=4, routed)           0.184     0.845    img_cnt[3]_i_4_n_0
    SLICE_X112Y58        LUT5 (Prop_lut5_I3_O)        0.045     0.890 r  img_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.890    img_cnt[0]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[0]/C

Slack:                    inf
  Source:                 done_i[1]
                            (input port)
  Destination:            img_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.286ns (32.122%)  route 0.604ns (67.878%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  done_i[1] (IN)
                         net (fo=0)                   0.000     0.000    done_i[1]
    T17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  done_i_IBUF[1]_inst/O
                         net (fo=8, routed)           0.420     0.616    done_i_IBUF[1]
    SLICE_X113Y58        LUT5 (Prop_lut5_I3_O)        0.045     0.661 r  img_cnt[3]_i_4/O
                         net (fo=4, routed)           0.184     0.845    img_cnt[3]_i_4_n_0
    SLICE_X112Y58        LUT5 (Prop_lut5_I0_O)        0.045     0.890 r  img_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.890    img_cnt[2]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[2]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            img_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.257ns (28.290%)  route 0.652ns (71.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    W16                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           0.471     0.683    rstn_i_IBUF
    SLICE_X113Y60        LUT1 (Prop_lut1_I0_O)        0.045     0.728 r  present_state[2]_i_1/O
                         net (fo=24, routed)          0.181     0.910    present_state[2]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[0]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            img_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.257ns (28.290%)  route 0.652ns (71.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    W16                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           0.471     0.683    rstn_i_IBUF
    SLICE_X113Y60        LUT1 (Prop_lut1_I0_O)        0.045     0.728 r  present_state[2]_i_1/O
                         net (fo=24, routed)          0.181     0.910    present_state[2]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[1]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            img_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.257ns (28.290%)  route 0.652ns (71.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    W16                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  rstn_i_IBUF_inst/O
                         net (fo=1, routed)           0.471     0.683    rstn_i_IBUF
    SLICE_X113Y60        LUT1 (Prop_lut1_I0_O)        0.045     0.728 r  present_state[2]_i_1/O
                         net (fo=24, routed)          0.181     0.910    present_state[2]_i_1_n_0
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.274    clk_i_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  img_cnt_reg[2]/C





