Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Jan 19 08:36:32 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-330704495.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.303        0.000                      0                10752        0.034        0.000                      0                10752        0.264        0.000                       0                  3399  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           1.223        0.000                      0                   14        0.157        0.000                      0                   14        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.303        0.000                      0                10738        0.034        0.000                      0                10738        3.750        0.000                       0                  3303  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.518     7.033 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.223    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y174       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686     8.163    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.351     8.515    
                         clock uncertainty           -0.053     8.462    
    SLICE_X162Y174       FDPE (Setup_fdpe_C_D)       -0.016     8.446    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.715ns (37.207%)  route 1.207ns (62.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y174       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.872     7.805    reset_counter[1]
    SLICE_X158Y174       LUT4 (Prop_lut4_I0_O)        0.296     8.101 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.335     8.436    reset_counter[3]_i_1_n_0
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X160Y174       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.715ns (37.207%)  route 1.207ns (62.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y174       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.872     7.805    reset_counter[1]
    SLICE_X158Y174       LUT4 (Prop_lut4_I0_O)        0.296     8.101 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.335     8.436    reset_counter[3]_i_1_n_0
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X160Y174       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.715ns (37.207%)  route 1.207ns (62.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y174       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.872     7.805    reset_counter[1]
    SLICE_X158Y174       LUT4 (Prop_lut4_I0_O)        0.296     8.101 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.335     8.436    reset_counter[3]_i_1_n_0
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X160Y174       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.715ns (37.207%)  route 1.207ns (62.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y174       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.872     7.805    reset_counter[1]
    SLICE_X158Y174       LUT4 (Prop_lut4_I0_O)        0.296     8.101 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.335     8.436    reset_counter[3]_i_1_n_0
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X160Y174       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.478ns (47.082%)  route 0.537ns (52.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.478     6.993 r  FDPE_3/Q
                         net (fo=5, routed)           0.537     7.530    clk200_rst
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X160Y174       FDSE (Setup_fdse_C_S)       -0.600    10.840    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.478ns (47.082%)  route 0.537ns (52.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.478     6.993 r  FDPE_3/Q
                         net (fo=5, routed)           0.537     7.530    clk200_rst
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X160Y174       FDSE (Setup_fdse_C_S)       -0.600    10.840    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.478ns (47.082%)  route 0.537ns (52.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.478     6.993 r  FDPE_3/Q
                         net (fo=5, routed)           0.537     7.530    clk200_rst
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X160Y174       FDSE (Setup_fdse_C_S)       -0.600    10.840    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.478ns (47.082%)  route 0.537ns (52.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.478     6.993 r  FDPE_3/Q
                         net (fo=5, routed)           0.537     7.530    clk200_rst
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X160Y174       FDSE (Setup_fdse_C_S)       -0.600    10.840    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.773ns (48.755%)  route 0.812ns (51.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.478     6.993 r  FDPE_3/Q
                         net (fo=5, routed)           0.812     7.805    clk200_rst
    SLICE_X161Y174       LUT6 (Prop_lut6_I5_O)        0.295     8.100 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.100    ic_reset_i_1_n_0
    SLICE_X161Y174       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X161Y174       FDRE (Setup_fdre_C_D)        0.031    11.471    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.471    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  3.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y174       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.076     2.155    reset_counter[2]
    SLICE_X161Y174       LUT6 (Prop_lut6_I2_O)        0.045     2.200 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.200    ic_reset_i_1_n_0
    SLICE_X161Y174       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.540     1.951    
    SLICE_X161Y174       FDRE (Hold_fdre_C_D)         0.092     2.043    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.164     2.102 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.158    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y174       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDPE (Hold_fdpe_C_D)         0.060     1.998    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.232ns (60.259%)  route 0.153ns (39.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y174       FDSE (Prop_fdse_C_Q)         0.128     2.066 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.153     2.219    reset_counter[1]
    SLICE_X160Y174       LUT4 (Prop_lut4_I2_O)        0.104     2.323 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.323    reset_counter[3]_i_2_n_0
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X160Y174       FDSE (Hold_fdse_C_D)         0.107     2.045    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.629%)  route 0.153ns (40.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y174       FDSE (Prop_fdse_C_Q)         0.128     2.066 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.153     2.219    reset_counter[1]
    SLICE_X160Y174       LUT3 (Prop_lut3_I0_O)        0.098     2.317 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.317    reset_counter[2]_i_1_n_0
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X160Y174       FDSE (Hold_fdse_C_D)         0.092     2.030    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.184ns (41.558%)  route 0.259ns (58.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y174       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.259     2.338    reset_counter[0]
    SLICE_X160Y174       LUT2 (Prop_lut2_I0_O)        0.043     2.381 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.381    reset_counter[1]_i_1_n_0
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X160Y174       FDSE (Hold_fdse_C_D)         0.107     2.045    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.821%)  route 0.259ns (58.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y174       FDSE (Prop_fdse_C_Q)         0.141     2.079 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.259     2.338    reset_counter[0]
    SLICE_X160Y174       LUT1 (Prop_lut1_I0_O)        0.045     2.383 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.383    reset_counter0[0]
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X160Y174       FDSE (Hold_fdse_C_D)         0.092     2.030    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.950%)  route 0.181ns (55.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.148     2.086 r  FDPE_3/Q
                         net (fo=5, routed)           0.181     2.267    clk200_rst
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X160Y174       FDSE (Hold_fdse_C_S)        -0.071     1.880    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.950%)  route 0.181ns (55.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.148     2.086 r  FDPE_3/Q
                         net (fo=5, routed)           0.181     2.267    clk200_rst
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X160Y174       FDSE (Hold_fdse_C_S)        -0.071     1.880    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.950%)  route 0.181ns (55.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.148     2.086 r  FDPE_3/Q
                         net (fo=5, routed)           0.181     2.267    clk200_rst
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X160Y174       FDSE (Hold_fdse_C_S)        -0.071     1.880    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.950%)  route 0.181ns (55.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.148     2.086 r  FDPE_3/Q
                         net (fo=5, routed)           0.181     2.267    clk200_rst
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X160Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X160Y174       FDSE (Hold_fdse_C_S)        -0.071     1.880    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.387    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y174   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y174   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X161Y174   ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X160Y174   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X160Y174   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X160Y174   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X160Y174   reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y174   reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y174   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y174   reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y174   reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y174   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y174   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y174   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y174   reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 sdram_bankmachine6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.474ns  (logic 3.139ns (33.132%)  route 6.335ns (66.868%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        1.734     1.734    sys_clk
    SLICE_X144Y167       FDRE                                         r  sdram_bankmachine6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y167       FDRE (Prop_fdre_C_Q)         0.478     2.212 r  sdram_bankmachine6_consume_reg[0]/Q
                         net (fo=27, routed)          1.232     3.444    storage_8_reg_0_7_6_11/ADDRB0
    SLICE_X146Y166       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.323     3.767 r  storage_8_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.994     4.761    p_0_in4_in[0]
    SLICE_X144Y168       LUT6 (Prop_lut6_I0_O)        0.348     5.109 r  bankmachine6_state[2]_i_11/O
                         net (fo=1, routed)           0.000     5.109    bankmachine6_state[2]_i_11_n_0
    SLICE_X144Y168       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.622 r  bankmachine6_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.622    bankmachine6_state_reg[2]_i_6_n_0
    SLICE_X144Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.876 r  bankmachine6_state_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.840     6.716    sdram_bankmachine6_hit
    SLICE_X152Y169       LUT5 (Prop_lut5_I3_O)        0.367     7.083 f  sdram_bandwidth_cmd_is_read_i_12/O
                         net (fo=2, routed)           0.596     7.679    sdram_bandwidth_cmd_is_read_i_12_n_0
    SLICE_X154Y169       LUT4 (Prop_lut4_I3_O)        0.153     7.832 r  sdram_bandwidth_cmd_is_read_i_9/O
                         net (fo=2, routed)           0.636     8.468    sdram_bandwidth_cmd_is_read_i_9_n_0
    SLICE_X159Y168       LUT4 (Prop_lut4_I2_O)        0.331     8.799 r  multiplexer_state[3]_i_20/O
                         net (fo=1, routed)           0.292     9.091    multiplexer_state[3]_i_20_n_0
    SLICE_X156Y168       LUT5 (Prop_lut5_I4_O)        0.124     9.215 f  multiplexer_state[3]_i_10/O
                         net (fo=2, routed)           0.594     9.809    multiplexer_state[3]_i_10_n_0
    SLICE_X160Y168       LUT6 (Prop_lut6_I0_O)        0.124     9.933 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.571    10.504    multiplexer_state[3]_i_3_n_0
    SLICE_X160Y167       LUT6 (Prop_lut6_I0_O)        0.124    10.628 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.580    11.208    multiplexer_next_state
    SLICE_X160Y167       FDRE                                         r  multiplexer_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3304, routed)        1.695    11.695    sys_clk
    SLICE_X160Y167       FDRE                                         r  multiplexer_state_reg[2]/C
                         clock pessimism              0.078    11.773    
                         clock uncertainty           -0.057    11.716    
    SLICE_X160Y167       FDRE (Setup_fdre_C_CE)      -0.205    11.511    multiplexer_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                         -11.208    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 sdram_bankmachine6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 3.139ns (33.305%)  route 6.286ns (66.695%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        1.734     1.734    sys_clk
    SLICE_X144Y167       FDRE                                         r  sdram_bankmachine6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y167       FDRE (Prop_fdre_C_Q)         0.478     2.212 r  sdram_bankmachine6_consume_reg[0]/Q
                         net (fo=27, routed)          1.232     3.444    storage_8_reg_0_7_6_11/ADDRB0
    SLICE_X146Y166       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.323     3.767 r  storage_8_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.994     4.761    p_0_in4_in[0]
    SLICE_X144Y168       LUT6 (Prop_lut6_I0_O)        0.348     5.109 r  bankmachine6_state[2]_i_11/O
                         net (fo=1, routed)           0.000     5.109    bankmachine6_state[2]_i_11_n_0
    SLICE_X144Y168       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.622 r  bankmachine6_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.622    bankmachine6_state_reg[2]_i_6_n_0
    SLICE_X144Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.876 r  bankmachine6_state_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.840     6.716    sdram_bankmachine6_hit
    SLICE_X152Y169       LUT5 (Prop_lut5_I3_O)        0.367     7.083 f  sdram_bandwidth_cmd_is_read_i_12/O
                         net (fo=2, routed)           0.596     7.679    sdram_bandwidth_cmd_is_read_i_12_n_0
    SLICE_X154Y169       LUT4 (Prop_lut4_I3_O)        0.153     7.832 r  sdram_bandwidth_cmd_is_read_i_9/O
                         net (fo=2, routed)           0.636     8.468    sdram_bandwidth_cmd_is_read_i_9_n_0
    SLICE_X159Y168       LUT4 (Prop_lut4_I2_O)        0.331     8.799 r  multiplexer_state[3]_i_20/O
                         net (fo=1, routed)           0.292     9.091    multiplexer_state[3]_i_20_n_0
    SLICE_X156Y168       LUT5 (Prop_lut5_I4_O)        0.124     9.215 f  multiplexer_state[3]_i_10/O
                         net (fo=2, routed)           0.594     9.809    multiplexer_state[3]_i_10_n_0
    SLICE_X160Y168       LUT6 (Prop_lut6_I0_O)        0.124     9.933 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.571    10.504    multiplexer_state[3]_i_3_n_0
    SLICE_X160Y167       LUT6 (Prop_lut6_I0_O)        0.124    10.628 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.531    11.159    multiplexer_next_state
    SLICE_X160Y166       FDRE                                         r  multiplexer_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3304, routed)        1.696    11.696    sys_clk
    SLICE_X160Y166       FDRE                                         r  multiplexer_state_reg[0]/C
                         clock pessimism              0.078    11.774    
                         clock uncertainty           -0.057    11.717    
    SLICE_X160Y166       FDRE (Setup_fdre_C_CE)      -0.205    11.512    multiplexer_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.512    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 sdram_bankmachine6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 3.139ns (33.305%)  route 6.286ns (66.695%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        1.734     1.734    sys_clk
    SLICE_X144Y167       FDRE                                         r  sdram_bankmachine6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y167       FDRE (Prop_fdre_C_Q)         0.478     2.212 r  sdram_bankmachine6_consume_reg[0]/Q
                         net (fo=27, routed)          1.232     3.444    storage_8_reg_0_7_6_11/ADDRB0
    SLICE_X146Y166       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.323     3.767 r  storage_8_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.994     4.761    p_0_in4_in[0]
    SLICE_X144Y168       LUT6 (Prop_lut6_I0_O)        0.348     5.109 r  bankmachine6_state[2]_i_11/O
                         net (fo=1, routed)           0.000     5.109    bankmachine6_state[2]_i_11_n_0
    SLICE_X144Y168       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.622 r  bankmachine6_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.622    bankmachine6_state_reg[2]_i_6_n_0
    SLICE_X144Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.876 r  bankmachine6_state_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.840     6.716    sdram_bankmachine6_hit
    SLICE_X152Y169       LUT5 (Prop_lut5_I3_O)        0.367     7.083 f  sdram_bandwidth_cmd_is_read_i_12/O
                         net (fo=2, routed)           0.596     7.679    sdram_bandwidth_cmd_is_read_i_12_n_0
    SLICE_X154Y169       LUT4 (Prop_lut4_I3_O)        0.153     7.832 r  sdram_bandwidth_cmd_is_read_i_9/O
                         net (fo=2, routed)           0.636     8.468    sdram_bandwidth_cmd_is_read_i_9_n_0
    SLICE_X159Y168       LUT4 (Prop_lut4_I2_O)        0.331     8.799 r  multiplexer_state[3]_i_20/O
                         net (fo=1, routed)           0.292     9.091    multiplexer_state[3]_i_20_n_0
    SLICE_X156Y168       LUT5 (Prop_lut5_I4_O)        0.124     9.215 f  multiplexer_state[3]_i_10/O
                         net (fo=2, routed)           0.594     9.809    multiplexer_state[3]_i_10_n_0
    SLICE_X160Y168       LUT6 (Prop_lut6_I0_O)        0.124     9.933 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.571    10.504    multiplexer_state[3]_i_3_n_0
    SLICE_X160Y167       LUT6 (Prop_lut6_I0_O)        0.124    10.628 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.531    11.159    multiplexer_next_state
    SLICE_X160Y166       FDRE                                         r  multiplexer_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3304, routed)        1.696    11.696    sys_clk
    SLICE_X160Y166       FDRE                                         r  multiplexer_state_reg[1]/C
                         clock pessimism              0.078    11.774    
                         clock uncertainty           -0.057    11.717    
    SLICE_X160Y166       FDRE (Setup_fdre_C_CE)      -0.205    11.512    multiplexer_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.512    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 sdram_bankmachine6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 3.139ns (33.305%)  route 6.286ns (66.695%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        1.734     1.734    sys_clk
    SLICE_X144Y167       FDRE                                         r  sdram_bankmachine6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y167       FDRE (Prop_fdre_C_Q)         0.478     2.212 r  sdram_bankmachine6_consume_reg[0]/Q
                         net (fo=27, routed)          1.232     3.444    storage_8_reg_0_7_6_11/ADDRB0
    SLICE_X146Y166       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.323     3.767 r  storage_8_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.994     4.761    p_0_in4_in[0]
    SLICE_X144Y168       LUT6 (Prop_lut6_I0_O)        0.348     5.109 r  bankmachine6_state[2]_i_11/O
                         net (fo=1, routed)           0.000     5.109    bankmachine6_state[2]_i_11_n_0
    SLICE_X144Y168       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.622 r  bankmachine6_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.622    bankmachine6_state_reg[2]_i_6_n_0
    SLICE_X144Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.876 r  bankmachine6_state_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.840     6.716    sdram_bankmachine6_hit
    SLICE_X152Y169       LUT5 (Prop_lut5_I3_O)        0.367     7.083 f  sdram_bandwidth_cmd_is_read_i_12/O
                         net (fo=2, routed)           0.596     7.679    sdram_bandwidth_cmd_is_read_i_12_n_0
    SLICE_X154Y169       LUT4 (Prop_lut4_I3_O)        0.153     7.832 r  sdram_bandwidth_cmd_is_read_i_9/O
                         net (fo=2, routed)           0.636     8.468    sdram_bandwidth_cmd_is_read_i_9_n_0
    SLICE_X159Y168       LUT4 (Prop_lut4_I2_O)        0.331     8.799 r  multiplexer_state[3]_i_20/O
                         net (fo=1, routed)           0.292     9.091    multiplexer_state[3]_i_20_n_0
    SLICE_X156Y168       LUT5 (Prop_lut5_I4_O)        0.124     9.215 f  multiplexer_state[3]_i_10/O
                         net (fo=2, routed)           0.594     9.809    multiplexer_state[3]_i_10_n_0
    SLICE_X160Y168       LUT6 (Prop_lut6_I0_O)        0.124     9.933 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.571    10.504    multiplexer_state[3]_i_3_n_0
    SLICE_X160Y167       LUT6 (Prop_lut6_I0_O)        0.124    10.628 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.531    11.159    multiplexer_next_state
    SLICE_X160Y166       FDRE                                         r  multiplexer_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3304, routed)        1.696    11.696    sys_clk
    SLICE_X160Y166       FDRE                                         r  multiplexer_state_reg[3]/C
                         clock pessimism              0.078    11.774    
                         clock uncertainty           -0.057    11.717    
    SLICE_X160Y166       FDRE (Setup_fdre_C_CE)      -0.205    11.512    multiplexer_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.512    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 basesoc_eventmanager_storage_full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 1.622ns (18.045%)  route 7.367ns (81.955%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        1.739     1.739    sys_clk
    SLICE_X144Y187       FDRE                                         r  basesoc_eventmanager_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y187       FDRE (Prop_fdre_C_Q)         0.518     2.257 f  basesoc_eventmanager_storage_full_reg/Q
                         net (fo=4, routed)           1.328     3.585    lm32_cpu/interrupt_unit/basesoc_eventmanager_storage
    SLICE_X123Y186       LUT6 (Prop_lut6_I2_O)        0.124     3.709 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.591     4.300    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X123Y189       LUT5 (Prop_lut5_I2_O)        0.124     4.424 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.477     4.901    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X119Y189       LUT6 (Prop_lut6_I0_O)        0.124     5.025 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.796     5.821    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X117Y192       LUT4 (Prop_lut4_I2_O)        0.152     5.973 r  lm32_cpu/load_store_unit/dcache/b[31]_i_10/O
                         net (fo=49, routed)          0.648     6.621    lm32_cpu/instruction_unit/valid_x_reg
    SLICE_X113Y194       LUT5 (Prop_lut5_I3_O)        0.332     6.953 f  lm32_cpu/instruction_unit/b[31]_i_7/O
                         net (fo=2, routed)           1.161     8.113    lm32_cpu/instruction_unit/b[31]_i_7_n_0
    SLICE_X113Y189       LUT5 (Prop_lut5_I1_O)        0.124     8.237 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.297     9.534    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X128Y182       LUT3 (Prop_lut3_I1_O)        0.124     9.658 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_5__2/O
                         net (fo=2, routed)           1.069    10.728    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[3]
    RAMB18_X7Y70         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3304, routed)        1.653    11.653    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y70         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.078    11.731    
                         clock uncertainty           -0.057    11.675    
    RAMB18_X7Y70         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.109    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 basesoc_eventmanager_storage_full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 1.622ns (18.066%)  route 7.356ns (81.934%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        1.739     1.739    sys_clk
    SLICE_X144Y187       FDRE                                         r  basesoc_eventmanager_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y187       FDRE (Prop_fdre_C_Q)         0.518     2.257 f  basesoc_eventmanager_storage_full_reg/Q
                         net (fo=4, routed)           1.328     3.585    lm32_cpu/interrupt_unit/basesoc_eventmanager_storage
    SLICE_X123Y186       LUT6 (Prop_lut6_I2_O)        0.124     3.709 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.591     4.300    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X123Y189       LUT5 (Prop_lut5_I2_O)        0.124     4.424 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.477     4.901    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X119Y189       LUT6 (Prop_lut6_I0_O)        0.124     5.025 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.796     5.821    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X117Y192       LUT4 (Prop_lut4_I2_O)        0.152     5.973 r  lm32_cpu/load_store_unit/dcache/b[31]_i_10/O
                         net (fo=49, routed)          0.648     6.621    lm32_cpu/instruction_unit/valid_x_reg
    SLICE_X113Y194       LUT5 (Prop_lut5_I3_O)        0.332     6.953 f  lm32_cpu/instruction_unit/b[31]_i_7/O
                         net (fo=2, routed)           1.161     8.113    lm32_cpu/instruction_unit/b[31]_i_7_n_0
    SLICE_X113Y189       LUT5 (Prop_lut5_I1_O)        0.124     8.237 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.254     9.491    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X124Y181       LUT3 (Prop_lut3_I1_O)        0.124     9.615 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_7__2/O
                         net (fo=2, routed)           1.102    10.717    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[1]
    RAMB18_X7Y70         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3304, routed)        1.653    11.653    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y70         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.078    11.731    
                         clock uncertainty           -0.057    11.675    
    RAMB18_X7Y70         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    11.109    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 basesoc_eventmanager_storage_full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 1.622ns (18.141%)  route 7.319ns (81.859%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.655 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        1.739     1.739    sys_clk
    SLICE_X144Y187       FDRE                                         r  basesoc_eventmanager_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y187       FDRE (Prop_fdre_C_Q)         0.518     2.257 f  basesoc_eventmanager_storage_full_reg/Q
                         net (fo=4, routed)           1.328     3.585    lm32_cpu/interrupt_unit/basesoc_eventmanager_storage
    SLICE_X123Y186       LUT6 (Prop_lut6_I2_O)        0.124     3.709 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.591     4.300    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X123Y189       LUT5 (Prop_lut5_I2_O)        0.124     4.424 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.477     4.901    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X119Y189       LUT6 (Prop_lut6_I0_O)        0.124     5.025 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.796     5.821    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X117Y192       LUT4 (Prop_lut4_I2_O)        0.152     5.973 r  lm32_cpu/load_store_unit/dcache/b[31]_i_10/O
                         net (fo=49, routed)          0.648     6.621    lm32_cpu/instruction_unit/valid_x_reg
    SLICE_X113Y194       LUT5 (Prop_lut5_I3_O)        0.332     6.953 f  lm32_cpu/instruction_unit/b[31]_i_7/O
                         net (fo=2, routed)           1.161     8.113    lm32_cpu/instruction_unit/b[31]_i_7_n_0
    SLICE_X113Y189       LUT5 (Prop_lut5_I1_O)        0.124     8.237 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.254     9.491    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X124Y181       LUT3 (Prop_lut3_I1_O)        0.124     9.615 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_7__2/O
                         net (fo=2, routed)           1.065    10.680    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ADDRBWRADDR[1]
    RAMB36_X7Y36         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3304, routed)        1.655    11.655    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y36         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.078    11.733    
                         clock uncertainty           -0.057    11.677    
    RAMB36_X7Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    11.111    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.111    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 basesoc_eventmanager_storage_full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 1.622ns (18.181%)  route 7.300ns (81.819%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        1.739     1.739    sys_clk
    SLICE_X144Y187       FDRE                                         r  basesoc_eventmanager_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y187       FDRE (Prop_fdre_C_Q)         0.518     2.257 f  basesoc_eventmanager_storage_full_reg/Q
                         net (fo=4, routed)           1.328     3.585    lm32_cpu/interrupt_unit/basesoc_eventmanager_storage
    SLICE_X123Y186       LUT6 (Prop_lut6_I2_O)        0.124     3.709 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.591     4.300    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X123Y189       LUT5 (Prop_lut5_I2_O)        0.124     4.424 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.477     4.901    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X119Y189       LUT6 (Prop_lut6_I0_O)        0.124     5.025 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.796     5.821    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X117Y192       LUT4 (Prop_lut4_I2_O)        0.152     5.973 r  lm32_cpu/load_store_unit/dcache/b[31]_i_10/O
                         net (fo=49, routed)          0.648     6.621    lm32_cpu/instruction_unit/valid_x_reg
    SLICE_X113Y194       LUT5 (Prop_lut5_I3_O)        0.332     6.953 f  lm32_cpu/instruction_unit/b[31]_i_7/O
                         net (fo=2, routed)           1.161     8.113    lm32_cpu/instruction_unit/b[31]_i_7_n_0
    SLICE_X113Y189       LUT5 (Prop_lut5_I1_O)        0.124     8.237 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.185     9.423    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X129Y183       LUT3 (Prop_lut3_I1_O)        0.124     9.547 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           1.114    10.661    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[7]
    RAMB18_X7Y70         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3304, routed)        1.653    11.653    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y70         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.078    11.731    
                         clock uncertainty           -0.057    11.675    
    RAMB18_X7Y70         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    11.109    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 basesoc_eventmanager_storage_full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 1.622ns (18.182%)  route 7.299ns (81.818%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        1.739     1.739    sys_clk
    SLICE_X144Y187       FDRE                                         r  basesoc_eventmanager_storage_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y187       FDRE (Prop_fdre_C_Q)         0.518     2.257 f  basesoc_eventmanager_storage_full_reg/Q
                         net (fo=4, routed)           1.328     3.585    lm32_cpu/interrupt_unit/basesoc_eventmanager_storage
    SLICE_X123Y186       LUT6 (Prop_lut6_I2_O)        0.124     3.709 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.591     4.300    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X123Y189       LUT5 (Prop_lut5_I2_O)        0.124     4.424 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.477     4.901    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X119Y189       LUT6 (Prop_lut6_I0_O)        0.124     5.025 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.796     5.821    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X117Y192       LUT4 (Prop_lut4_I2_O)        0.152     5.973 r  lm32_cpu/load_store_unit/dcache/b[31]_i_10/O
                         net (fo=49, routed)          0.648     6.621    lm32_cpu/instruction_unit/valid_x_reg
    SLICE_X113Y194       LUT5 (Prop_lut5_I3_O)        0.332     6.953 f  lm32_cpu/instruction_unit/b[31]_i_7/O
                         net (fo=2, routed)           1.161     8.113    lm32_cpu/instruction_unit/b[31]_i_7_n_0
    SLICE_X113Y189       LUT5 (Prop_lut5_I1_O)        0.124     8.237 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.244     9.481    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X124Y181       LUT3 (Prop_lut3_I1_O)        0.124     9.605 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_6__2/O
                         net (fo=2, routed)           1.055    10.660    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[2]
    RAMB18_X7Y70         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3304, routed)        1.653    11.653    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y70         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.078    11.731    
                         clock uncertainty           -0.057    11.675    
    RAMB18_X7Y70         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.109    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.273ns  (logic 3.323ns (35.837%)  route 5.950ns (64.163%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 11.615 - 10.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        1.726     1.726    sys_clk
    SLICE_X152Y176       FDRE                                         r  bridge_word_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y176       FDRE (Prop_fdre_C_Q)         0.518     2.244 r  bridge_word_counter_reg[1]/Q
                         net (fo=5, routed)           0.769     3.013    bridge_word_counter[1]
    SLICE_X153Y173       LUT2 (Prop_lut2_I1_O)        0.124     3.137 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.137    tag_mem_reg_i_42_n_0
    SLICE_X153Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.687 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.687    tag_mem_reg_i_33_n_0
    SLICE_X153Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.801 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.009     3.810    tag_mem_reg_i_32_n_0
    SLICE_X153Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.924 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.924    tag_mem_reg_i_31_n_0
    SLICE_X153Y176       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.258 r  tag_mem_reg_i_37/O[1]
                         net (fo=1, routed)           0.700     4.959    lm32_cpu/load_store_unit/bridge_wishbone_adr[13]
    SLICE_X144Y177       LUT5 (Prop_lut5_I0_O)        0.303     5.262 r  lm32_cpu/load_store_unit/tag_mem_reg_i_23/O
                         net (fo=4, routed)           0.963     6.225    lm32_cpu/load_store_unit/tag_port_dat_w[2]
    SLICE_X155Y174       LUT6 (Prop_lut6_I3_O)        0.124     6.349 r  lm32_cpu/load_store_unit/tag_mem_reg_i_52/O
                         net (fo=1, routed)           0.000     6.349    lm32_cpu/load_store_unit/tag_mem_reg_i_52_n_0
    SLICE_X155Y174       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.881 r  lm32_cpu/load_store_unit/tag_mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.009     6.890    lm32_cpu/load_store_unit/tag_mem_reg_i_44_n_0
    SLICE_X155Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.010     8.014    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X152Y175       LUT3 (Prop_lut3_I0_O)        0.124     8.138 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.425     8.563    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X152Y176       LUT6 (Prop_lut6_I0_O)        0.124     8.687 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.746     9.433    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X152Y179       LUT3 (Prop_lut3_I0_O)        0.124     9.557 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.311     9.868    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X152Y179       LUT6 (Prop_lut6_I5_O)        0.124     9.992 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          1.006    10.999    lm32_cpu_n_92
    SLICE_X142Y182       FDRE                                         r  bridge_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3304, routed)        1.615    11.615    sys_clk
    SLICE_X142Y182       FDRE                                         r  bridge_data_reg[5]/C
                         clock pessimism              0.078    11.693    
                         clock uncertainty           -0.057    11.636    
    SLICE_X142Y182       FDRE (Setup_fdre_C_CE)      -0.169    11.467    bridge_data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.467    
                         arrival time                         -10.999    
  -------------------------------------------------------------------
                         slack                                  0.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.597%)  route 0.221ns (57.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.612     0.612    lm32_cpu/instruction_unit/out
    SLICE_X140Y184       FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y184       FDRE (Prop_fdre_C_Q)         0.164     0.776 r  lm32_cpu/instruction_unit/icache_refill_data_reg[13]/Q
                         net (fo=1, routed)           0.221     0.997    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][13]
    RAMB36_X7Y36         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.923     0.923    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y36         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.256     0.667    
    RAMB36_X7Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     0.963    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.966%)  route 0.287ns (67.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.591     0.591    lm32_cpu/out
    SLICE_X122Y195       FDRE                                         r  lm32_cpu/write_idx_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y195       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  lm32_cpu/write_idx_w_reg[1]/Q
                         net (fo=98, routed)          0.287     1.018    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD1
    SLICE_X124Y195       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.862     0.862    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X124Y195       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.234     0.629    
    SLICE_X124Y195       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.938    lm32_cpu/registers_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.966%)  route 0.287ns (67.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.591     0.591    lm32_cpu/out
    SLICE_X122Y195       FDRE                                         r  lm32_cpu/write_idx_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y195       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  lm32_cpu/write_idx_w_reg[1]/Q
                         net (fo=98, routed)          0.287     1.018    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD1
    SLICE_X124Y195       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.862     0.862    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X124Y195       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.234     0.629    
    SLICE_X124Y195       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.938    lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.966%)  route 0.287ns (67.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.591     0.591    lm32_cpu/out
    SLICE_X122Y195       FDRE                                         r  lm32_cpu/write_idx_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y195       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  lm32_cpu/write_idx_w_reg[1]/Q
                         net (fo=98, routed)          0.287     1.018    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD1
    SLICE_X124Y195       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.862     0.862    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X124Y195       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB/CLK
                         clock pessimism             -0.234     0.629    
    SLICE_X124Y195       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.938    lm32_cpu/registers_reg_r1_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.966%)  route 0.287ns (67.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.591     0.591    lm32_cpu/out
    SLICE_X122Y195       FDRE                                         r  lm32_cpu/write_idx_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y195       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  lm32_cpu/write_idx_w_reg[1]/Q
                         net (fo=98, routed)          0.287     1.018    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD1
    SLICE_X124Y195       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.862     0.862    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X124Y195       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1/CLK
                         clock pessimism             -0.234     0.629    
    SLICE_X124Y195       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.938    lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.966%)  route 0.287ns (67.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.591     0.591    lm32_cpu/out
    SLICE_X122Y195       FDRE                                         r  lm32_cpu/write_idx_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y195       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  lm32_cpu/write_idx_w_reg[1]/Q
                         net (fo=98, routed)          0.287     1.018    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD1
    SLICE_X124Y195       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.862     0.862    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X124Y195       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC/CLK
                         clock pessimism             -0.234     0.629    
    SLICE_X124Y195       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.938    lm32_cpu/registers_reg_r1_0_31_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.966%)  route 0.287ns (67.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.591     0.591    lm32_cpu/out
    SLICE_X122Y195       FDRE                                         r  lm32_cpu/write_idx_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y195       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  lm32_cpu/write_idx_w_reg[1]/Q
                         net (fo=98, routed)          0.287     1.018    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD1
    SLICE_X124Y195       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.862     0.862    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X124Y195       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1/CLK
                         clock pessimism             -0.234     0.629    
    SLICE_X124Y195       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.938    lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.966%)  route 0.287ns (67.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.591     0.591    lm32_cpu/out
    SLICE_X122Y195       FDRE                                         r  lm32_cpu/write_idx_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y195       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  lm32_cpu/write_idx_w_reg[1]/Q
                         net (fo=98, routed)          0.287     1.018    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD1
    SLICE_X124Y195       RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.862     0.862    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X124Y195       RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD/CLK
                         clock pessimism             -0.234     0.629    
    SLICE_X124Y195       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.938    lm32_cpu/registers_reg_r1_0_31_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.966%)  route 0.287ns (67.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.591     0.591    lm32_cpu/out
    SLICE_X122Y195       FDRE                                         r  lm32_cpu/write_idx_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y195       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  lm32_cpu/write_idx_w_reg[1]/Q
                         net (fo=98, routed)          0.287     1.018    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD1
    SLICE_X124Y195       RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.862     0.862    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X124Y195       RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1/CLK
                         clock pessimism             -0.234     0.629    
    SLICE_X124Y195       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.938    lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 info_dna_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            info_dna_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.460%)  route 0.241ns (53.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.615     0.615    sys_clk
    SLICE_X36Y150        FDRE                                         r  info_dna_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y150        FDRE (Prop_fdre_C_Q)         0.164     0.779 r  info_dna_cnt_reg[5]/Q
                         net (fo=5, routed)           0.241     1.020    info_dna_cnt_reg__1[5]
    SLICE_X37Y149        LUT4 (Prop_lut4_I2_O)        0.045     1.065 r  info_dna_cnt[6]_i_2/O
                         net (fo=1, routed)           0.000     1.065    p_0_in__2[6]
    SLICE_X37Y149        FDRE                                         r  info_dna_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3304, routed)        0.889     0.889    sys_clk
    SLICE_X37Y149        FDRE                                         r  info_dna_cnt_reg[6]/C
                         clock pessimism              0.000     0.889    
    SLICE_X37Y149        FDRE (Hold_fdre_C_D)         0.092     0.981    info_dna_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y76     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y77     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y38    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y31    memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y29    memdat_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y32    memdat_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y30    memdat_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y33    memdat_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y35    memdat_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y189  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y189  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y189  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y189  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y189  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y189  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y189  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y189  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y189  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y189  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X150Y169  storage_4_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X150Y169  storage_4_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X150Y169  storage_4_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X150Y169  storage_4_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X150Y169  storage_4_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X150Y169  storage_4_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X150Y169  storage_4_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X150Y169  storage_4_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X150Y170  storage_4_reg_0_7_18_22/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X150Y170  storage_4_reg_0_7_18_22/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.526 (r) | FAST    |     3.769 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.723 (r) | SLOW    |    -0.105 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     7.243 (r) | SLOW    |    -2.796 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     7.219 (r) | SLOW    |    -2.386 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |    10.550 (r) | SLOW    |    -2.621 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.273 (r) | SLOW    |      1.865 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.527 (r) | SLOW    |      1.533 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.821 (r) | SLOW    |      1.651 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.609 (r) | SLOW    |      2.043 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.460 (r) | SLOW    |      1.988 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.807 (r) | SLOW    |      1.644 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.285 (r) | SLOW    |      1.880 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.971 (r) | SLOW    |      1.714 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.610 (r) | SLOW    |      2.041 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.156 (r) | SLOW    |      2.310 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.750 (r) | SLOW    |      2.084 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.821 (r) | SLOW    |      2.136 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.007 (r) | SLOW    |      2.245 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.147 (r) | SLOW    |      2.316 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      8.137 (r) | SLOW    |      2.258 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.149 (r) | SLOW    |      2.311 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.132 (r) | SLOW    |      1.789 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.833 (r) | SLOW    |      2.128 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.133 (r) | SLOW    |      1.791 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.834 (r) | SLOW    |      2.125 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     14.052 (r) | SLOW    |      5.428 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     13.919 (r) | SLOW    |      5.370 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     12.175 (r) | SLOW    |      4.378 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     13.965 (r) | SLOW    |      5.402 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     14.079 (r) | SLOW    |      5.431 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     11.355 (r) | SLOW    |      3.959 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     13.994 (r) | SLOW    |      5.448 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     15.185 (r) | SLOW    |      5.800 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     15.067 (r) | SLOW    |      5.589 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.179 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.697 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.628 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.273 (r) | SLOW    |   1.865 (r) | FAST    |    0.746 |
ddram_dq[1]        |   6.527 (r) | SLOW    |   1.533 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.821 (r) | SLOW    |   1.651 (r) | FAST    |    0.293 |
ddram_dq[3]        |   7.609 (r) | SLOW    |   2.043 (r) | FAST    |    1.081 |
ddram_dq[4]        |   7.460 (r) | SLOW    |   1.988 (r) | FAST    |    0.932 |
ddram_dq[5]        |   6.807 (r) | SLOW    |   1.644 (r) | FAST    |    0.280 |
ddram_dq[6]        |   7.285 (r) | SLOW    |   1.880 (r) | FAST    |    0.758 |
ddram_dq[7]        |   6.971 (r) | SLOW    |   1.714 (r) | FAST    |    0.443 |
ddram_dq[8]        |   7.610 (r) | SLOW    |   2.041 (r) | FAST    |    1.082 |
ddram_dq[9]        |   8.156 (r) | SLOW    |   2.310 (r) | FAST    |    1.628 |
ddram_dq[10]       |   7.750 (r) | SLOW    |   2.084 (r) | FAST    |    1.222 |
ddram_dq[11]       |   7.821 (r) | SLOW    |   2.136 (r) | FAST    |    1.293 |
ddram_dq[12]       |   8.007 (r) | SLOW    |   2.245 (r) | FAST    |    1.479 |
ddram_dq[13]       |   8.147 (r) | SLOW    |   2.316 (r) | FAST    |    1.619 |
ddram_dq[14]       |   8.137 (r) | SLOW    |   2.258 (r) | FAST    |    1.609 |
ddram_dq[15]       |   8.149 (r) | SLOW    |   2.311 (r) | FAST    |    1.621 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.156 (r) | SLOW    |   1.533 (r) | FAST    |    1.628 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.702 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.132 (r) | SLOW    |   1.789 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.833 (r) | SLOW    |   2.128 (r) | FAST    |    0.701 |
ddram_dqs_p[0]     |   7.133 (r) | SLOW    |   1.791 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.834 (r) | SLOW    |   2.125 (r) | FAST    |    0.702 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.834 (r) | SLOW    |   1.789 (r) | FAST    |    0.702 |
-------------------+-------------+---------+-------------+---------+----------+




