C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course13_Lock\lock\impl\synthesize\rev_1   -part GW1N_4  -package LQFP144  -grade -6    -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course13_Lock\lock\impl\synthesize\rev_1\synlog\report\lock_fpga_mapper.xml -merge_inferred_clocks 0  -implementation  rev_1  -flow mapping  -multisrs  -ovm  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course13_Lock\lock\impl\synthesize\rev_1\lock.vm   -autoconstraint  -freq 100.000   D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course13_Lock\lock\impl\synthesize\rev_1\synwork\lock_prem.srd  -sap  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course13_Lock\lock\impl\synthesize\rev_1\lock.sap  -otap  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course13_Lock\lock\impl\synthesize\rev_1\lock.tap  -omap  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course13_Lock\lock\impl\synthesize\rev_1\lock.map  -devicelib  C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\lib\generic\gw1n.v  -ologparam  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course13_Lock\lock\impl\synthesize\rev_1\syntmp\lock.plg  -osyn  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course13_Lock\lock\impl\synthesize\rev_1\lock.srm  -prjdir  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course13_Lock\lock\impl\synthesize\  -prjname  lock  -log  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course13_Lock\lock\impl\synthesize\rev_1\synlog\lock_fpga_mapper.srr  -sn  2019.09  -jobname  "fpga_mapper" 
relcom:C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW1N_4 -package LQFP144 -grade -6 -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\lock_fpga_mapper.xml -merge_inferred_clocks 0 -implementation rev_1 -flow mapping -multisrs -ovm ..\lock.vm -autoconstraint -freq 100.000 ..\synwork\lock_prem.srd -sap ..\lock.sap -otap ..\lock.tap -omap ..\lock.map -devicelib C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\lib\generic\gw1n.v -ologparam lock.plg -osyn ..\lock.srm -prjdir ..\..\ -prjname lock -log ..\synlog\lock_fpga_mapper.srr -sn 2019.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:19
file:..\lock.vm|io:o|time:1589341042|size:35057|exec:0|csum:
file:..\synwork\lock_prem.srd|io:i|time:1589341028|size:20577|exec:0|csum:387F42834707E2EF46F9A5E7575DAA4D
file:..\lock.sap|io:o|time:1589341032|size:1311|exec:0|csum:
file:..\lock.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\lock.map|io:o|time:1589341040|size:0|exec:0|csum:
file:C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\lib\generic\gw1n.v|io:i|time:1582921032|size:163365|exec:0|csum:72413FD6C24A44A1AD96655FFF460C2D
file:lock.plg|io:o|time:1589341046|size:994|exec:0|csum:
file:..\lock.srm|io:o|time:1589341041|size:6631|exec:0|csum:
file:..\synlog\lock_fpga_mapper.srr|io:o|time:1589341046|size:27757|exec:0|csum:
file:C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1583356322|size:41925120|exec:1|csum:F16849560D7337BE2F854162B25FBD4B
