#-----------------------------------------------------------
# xsim v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Jul 21 00:04:31 2025
# Process ID         : 182390
# Current directory  : /home/ucchash/usarkar_work/github_repos/digital-design-verilog/computation_representation/fixed_point_alu/sim
# Command line       : xsim -mode tcl -source {xsim.dir/tb_alu_fixed_point/xsim_script.tcl}
# Log file           : /home/ucchash/usarkar_work/github_repos/digital-design-verilog/computation_representation/fixed_point_alu/sim/xsim.log
# Journal file       : /home/ucchash/usarkar_work/github_repos/digital-design-verilog/computation_representation/fixed_point_alu/sim/xsim.jou
# Running On         : ucchash-pc
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-8500 CPU @ 3.00GHz
# CPU Frequency      : 4000.429 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 6
# Host memory        : 25054 MB
# Swap memory        : 8589 MB
# Total Virtual      : 33644 MB
# Available Virtual  : 20386 MB
#-----------------------------------------------------------
source xsim.dir/tb_alu_fixed_point/xsim_script.tcl
# xsim {tb_alu_fixed_point} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
Starting Fixed-Point ALU Testbench
  Match: ADD=32 [a=16, b=16]
  Match: SUB=0 [a=16, b=16]
  Match: MUL=16 [a=16, b=16]
  Match: DIV=16 [a=16, b=16]
  Match: ADD=8 [a=16, b=-8]
  Match: SUB=24 [a=16, b=-8]
  Match: MUL=-8 [a=16, b=-8]
  Match: DIV=-32 [a=16, b=-8]
  Match: ADD=64 [a=32, b=32]
  Match: SUB=0 [a=32, b=32]
  Mismatch: MUL: Expected=64, Got=-64 [a=32, b=32]
  Match: DIV=16 [a=32, b=32]
  Match: ADD=0 [a=-16, b=16]
  Match: SUB=-32 [a=-16, b=16]
  Match: MUL=-16 [a=-16, b=16]
  Match: DIV=-16 [a=-16, b=16]
  Match: ADD=8 [a=0, b=8]
  Match: SUB=-8 [a=0, b=8]
  Match: MUL=0 [a=0, b=8]
  Match: DIV=0 [a=0, b=8]
-------------------------------------------------
Test Summary: 19 passed, 1 failed
  Some tests failed. Please check the log.
-------------------------------------------------
Testbench completed.
$finish called at time : 100 ns : File "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/computation_representation/fixed_point_alu/tb/tb_alu_fixed_point.sv" Line 44
exit
INFO: [Common 17-206] Exiting xsim at Mon Jul 21 00:04:35 2025...
