$date
	Mon Jul 25 08:01:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sim_full_adder $end
$var wire 2 ! s [1:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module FA $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ Cin $end
$var wire 1 % Cout $end
$var wire 1 & S $end
$var wire 1 ' P $end
$var wire 1 ( H $end
$var wire 1 ) G $end
$scope module ha1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ) Cout $end
$var wire 1 ' S $end
$upscope $end
$scope module ha2 $end
$var wire 1 ' A $end
$var wire 1 $ B $end
$var wire 1 ( Cout $end
$var wire 1 & S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
b0 !
$end
#5000
b1 !
1&
1$
#10000
1'
b1 !
1&
1#
0$
#15000
1%
1(
b10 !
0&
1$
#20000
0%
0(
b1 !
1&
1"
0#
0$
#25000
1%
1(
b10 !
0&
1$
#30000
1)
0'
0(
b10 !
0&
1#
0$
#35000
b11 !
1&
1$
#40000
