/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 296 240)
	(text "Register" (rect 5 0 53 15)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 208 25 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "OpCode_R[6..0]" (rect 0 0 93 15)(font "Intel Clear" (font_size 8)))
		(text "OpCode_R[6..0]" (rect 21 27 114 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 43 38 58)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "rs1_addr[4..0]" (rect 0 0 82 15)(font "Intel Clear" (font_size 8)))
		(text "rs1_addr[4..0]" (rect 21 59 103 74)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "rs2_adrr[4..0]" (rect 0 0 79 15)(font "Intel Clear" (font_size 8)))
		(text "rs2_adrr[4..0]" (rect 21 75 100 90)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "rd_addr[4..0]" (rect 0 0 76 15)(font "Intel Clear" (font_size 8)))
		(text "rd_addr[4..0]" (rect 21 91 97 106)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "OpCodeW[6..0]" (rect 0 0 90 15)(font "Intel Clear" (font_size 8)))
		(text "OpCodeW[6..0]" (rect 21 107 111 122)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "rd_data[31..0]" (rect 0 0 82 15)(font "Intel Clear" (font_size 8)))
		(text "rd_data[31..0]" (rect 21 123 103 138)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "qmemo[31..0]" (rect 0 0 83 15)(font "Intel Clear" (font_size 8)))
		(text "qmemo[31..0]" (rect 21 139 104 154)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "funct3[2..0]" (rect 0 0 68 15)(font "Intel Clear" (font_size 8)))
		(text "funct3[2..0]" (rect 21 155 89 170)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "Imm[31..0]" (rect 0 0 64 15)(font "Intel Clear" (font_size 8)))
		(text "Imm[31..0]" (rect 21 171 85 186)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 280 32)
		(output)
		(text "rs1_data[31..0]" (rect 0 0 88 15)(font "Intel Clear" (font_size 8)))
		(text "rs1_data[31..0]" (rect 171 27 259 42)(font "Intel Clear" (font_size 8)))
		(line (pt 280 32)(pt 264 32)(line_width 3))
	)
	(port
		(pt 280 48)
		(output)
		(text "rs2_data[31..0]" (rect 0 0 88 15)(font "Intel Clear" (font_size 8)))
		(text "rs2_data[31..0]" (rect 171 43 259 58)(font "Intel Clear" (font_size 8)))
		(line (pt 280 48)(pt 264 48)(line_width 3))
	)
	(port
		(pt 280 64)
		(output)
		(text "reg_bank_in[31..0]" (rect 0 0 109 15)(font "Intel Clear" (font_size 8)))
		(text "reg_bank_in[31..0]" (rect 150 59 259 74)(font "Intel Clear" (font_size 8)))
		(line (pt 280 64)(pt 264 64)(line_width 3))
	)
	(port
		(pt 280 80)
		(output)
		(text "mem_address[9..0]" (rect 0 0 113 15)(font "Intel Clear" (font_size 8)))
		(text "mem_address[9..0]" (rect 146 75 259 90)(font "Intel Clear" (font_size 8)))
		(line (pt 280 80)(pt 264 80)(line_width 3))
	)
	(port
		(pt 280 96)
		(output)
		(text "mem_byte_enale[3..0]" (rect 0 0 130 15)(font "Intel Clear" (font_size 8)))
		(text "mem_byte_enale[3..0]" (rect 129 91 259 106)(font "Intel Clear" (font_size 8)))
		(line (pt 280 96)(pt 264 96)(line_width 3))
	)
	(port
		(pt 280 112)
		(output)
		(text "mem_data[31..0]" (rect 0 0 100 15)(font "Intel Clear" (font_size 8)))
		(text "mem_data[31..0]" (rect 159 107 259 122)(font "Intel Clear" (font_size 8)))
		(line (pt 280 112)(pt 264 112)(line_width 3))
	)
	(port
		(pt 280 128)
		(output)
		(text "mem_write" (rect 0 0 66 15)(font "Intel Clear" (font_size 8)))
		(text "mem_write" (rect 193 123 259 138)(font "Intel Clear" (font_size 8)))
		(line (pt 280 128)(pt 264 128))
	)
	(port
		(pt 280 144)
		(output)
		(text "ztestRs2[31..0]" (rect 0 0 88 15)(font "Intel Clear" (font_size 8)))
		(text "ztestRs2[31..0]" (rect 171 139 259 154)(font "Intel Clear" (font_size 8)))
		(line (pt 280 144)(pt 264 144)(line_width 3))
	)
	(port
		(pt 280 160)
		(output)
		(text "zloadstoreout[1..0]" (rect 0 0 112 15)(font "Intel Clear" (font_size 8)))
		(text "zloadstoreout[1..0]" (rect 147 155 259 170)(font "Intel Clear" (font_size 8)))
		(line (pt 280 160)(pt 264 160)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 264 208))
	)
)
