#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Oct 29 21:14:36 2017
# Process ID: 3188
# Current directory: C:/Users/nks/Desktop/TE_725_1023/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15208 C:\Users\nks\Desktop\TE_725_1023\project_1\project_1.xpr
# Log file: C:/Users/nks/Desktop/TE_725_1023/project_1/vivado.log
# Journal file: C:/Users/nks/Desktop/TE_725_1023/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.xpr
create_bd_design "module_ads7056"
create_bd_cell -type module -reference ADS7056 ADS7056_0
create_bd_cell -type module -reference me18 me18_0
connect_bd_net [get_bd_pins ADS7056_0/data] [get_bd_pins me18_0/TxD_data]
set_property location {1.5 417 61} [get_bd_cells me18_0]
create_bd_cell -type module -reference led led_0
set_property location {2 403 -62} [get_bd_cells led_0]
set_property location {1 124 21} [get_bd_cells ADS7056_0]
set_property location {1 118 36} [get_bd_cells ADS7056_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.3 clk_wiz_0
endgroup
set_property location {2 272 -82} [get_bd_cells clk_wiz_0]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {60} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {120} CONFIG.USE_LOCKED {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {48.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {96.000} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.MMCM_CLKOUT2_DIVIDE {8} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {372.827} CONFIG.CLKOUT1_PHASE_ERROR {301.601} CONFIG.CLKOUT2_JITTER {271.524} CONFIG.CLKOUT2_PHASE_ERROR {301.601} CONFIG.CLKOUT3_JITTER {245.813} CONFIG.CLKOUT3_PHASE_ERROR {301.601}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins led_0/clk_led]
set_property location {0.5 85 -72} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins ADS7056_0/clk_60m]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins me18_0/clk2x]
set_property location {2 255 66} [get_bd_cells ADS7056_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_0/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins ADS7056_0/rst]
set_property location {3 543 73} [get_bd_cells me18_0]
create_bd_port -dir O led
set_property location {642 -40} [get_bd_ports led]
startgroup
connect_bd_net [get_bd_ports led] [get_bd_pins led_0/led]
endgroup
set_property location {635 -60} [get_bd_ports led]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
endgroup
set_property -dict [list CONFIG.C_BUF_TYPE {OBUFDS}] [get_bd_cells util_ds_buf_0]
set_property location {4.5 1029 66} [get_bd_cells util_ds_buf_0]
connect_bd_net [get_bd_pins me18_0/tx] [get_bd_pins util_ds_buf_0/OBUF_IN]
create_bd_port -dir O POF_P
set_property location {1224 58} [get_bd_ports POF_P]
connect_bd_net [get_bd_ports POF_P] [get_bd_pins util_ds_buf_0/OBUF_DS_P]
set_property is_enabled false [get_files  C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v]
set_property is_enabled false [get_files  C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADC7961.v]
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
create_bd_port -dir I SDO
create_bd_port -dir I SCK
create_bd_port -dir I NCS
connect_bd_net [get_bd_ports SDO] [get_bd_pins ADS7056_0/data_in]
delete_bd_objs [get_bd_ports SCK]
delete_bd_objs [get_bd_ports NCS]
create_bd_port -dir O NCS
startgroup
connect_bd_net [get_bd_ports NCS] [get_bd_pins ADS7056_0/cnv]
endgroup
create_bd_port -dir O SCK
startgroup
connect_bd_net [get_bd_ports SCK] [get_bd_pins ADS7056_0/clk]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
create_bd_port -dir O POF_M
delete_bd_objs [get_bd_ports POF_M]
create_bd_port -dir I POF_N
delete_bd_objs [get_bd_ports POF_N]
create_bd_port -dir O POF_N
startgroup
connect_bd_net [get_bd_ports POF_N] [get_bd_pins util_ds_buf_0/OBUF_DS_N]
endgroup
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins me18_0/TxD_start]
regenerate_bd_layout -routing
regenerate_bd_layout
delete_bd_objs [get_bd_nets util_ds_buf_0_OBUF_DS_P] [get_bd_ports POF_P]
create_bd_port -dir O POF_P
set_property location {695 177} [get_bd_ports POF_P]
startgroup
connect_bd_net [get_bd_ports POF_P] [get_bd_pins util_ds_buf_0/OBUF_DS_P]
endgroup
validate_bd_design
delete_bd_objs [get_bd_nets reset_rtl_1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_0/reset]
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins me18_0/TxD_start]
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins ADS7056_0/rst]
regenerate_bd_layout
validate_bd_design
reset_run synth_2
save_bd_design
launch_runs impl_2 -jobs 4
wait_on_run impl_2
synth_design -rtl -name rtl_1
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
make_wrapper -files [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd] -top
add_files -norecurse C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v
generate_target all [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
launch_runs module_ads7056_ADS7056_0_0_synth_1
wait_on_run module_ads7056_ADS7056_0_0_synth_1
launch_runs module_ads7056_me18_0_0_synth_1
wait_on_run module_ads7056_me18_0_0_synth_1
launch_runs module_ads7056_led_0_0_synth_1
wait_on_run module_ads7056_led_0_0_synth_1
launch_runs module_ads7056_clk_wiz_0_0_synth_1
wait_on_run module_ads7056_clk_wiz_0_0_synth_1
launch_runs module_ads7056_util_ds_buf_0_0_synth_1
wait_on_run module_ads7056_util_ds_buf_0_0_synth_1
refresh_design
set_property package_pin "" [get_ports [list  {POF_P[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_rtl]]
place_ports {POF_P[0]} A10
set_property IOSTANDARD LVDS_25 [get_ports [list {POF_P[0]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list reset_rtl_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_rtl_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clock_rtl]]
set_property IOSTANDARD LVCMOS33 [get_ports [list NCS]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SCK]]
place_ports SCK P17
startgroup
set_property package_pin "" [get_ports [list  SCK]]
place_ports clock_rtl P17
endgroup
place_ports SCK P5
place_ports reset_rtl_0 K2
place_ports reset_rtl H2
place_ports SDO T4
place_ports NCS U1
set_property IOSTANDARD LVCMOS33 [get_ports [list SDO]]
save_constraints
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
refresh_design
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {s25fl256sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
set_property PULLTYPE PULLDOWN [get_ports [list reset_rtl]]
set_property PULLTYPE PULLDOWN [get_ports [list reset_rtl_0]]
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
set_property location {1 357 -95} [get_bd_cells microblaze_0]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "64KB" ecc "None" cache "32KB" debug_module "Debug & UART" axi_periph "Enabled" axi_intc "1" clk "/clk_wiz_0/clk_out3 (120 MHz)" }  [get_bd_cells microblaze_0]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/microblaze_0_axi_intc/s_axi" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_DC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/microblaze_0_axi_intc/s_axi" Clk "Auto" }  [get_bd_intf_pins microblaze_0/M_AXI_IC]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_clk_wiz_0_120M/ext_reset_in]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {0} CONFIG.C_INTERRUPT_PRESENT {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports gpio_rtl]
connect_bd_net [get_bd_pins microblaze_0_xlconcat/In0] [get_bd_pins mdm_1/Interrupt]
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_INTERRUPT_PRESENT {0}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {0} CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_0]
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In1]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_0/GPIO]
update_module_reference module_ads7056_ADS7056_0_0
update_module_reference module_ads7056_led_0_0
connect_bd_net [get_bd_pins led_0/control] [get_bd_pins led_0/clk_led]
undo
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports gpio_rtl]
connect_bd_net [get_bd_pins led_0/control] [get_bd_pins led_0/clk_led]
undo
set_property location {1 74 318} [get_bd_cells led_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins led_0/control]
save_bd_design
generate_target all [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
launch_runs module_ads7056_ADS7056_0_0_synth_1
wait_on_run module_ads7056_ADS7056_0_0_synth_1
launch_runs module_ads7056_led_0_0_synth_1
wait_on_run module_ads7056_led_0_0_synth_1
launch_runs module_ads7056_microblaze_0_0_synth_1
wait_on_run module_ads7056_microblaze_0_0_synth_1
launch_runs module_ads7056_dlmb_v10_0_synth_1
wait_on_run module_ads7056_dlmb_v10_0_synth_1
launch_runs module_ads7056_ilmb_v10_0_synth_1
wait_on_run module_ads7056_ilmb_v10_0_synth_1
launch_runs module_ads7056_dlmb_bram_if_cntlr_0_synth_1
wait_on_run module_ads7056_dlmb_bram_if_cntlr_0_synth_1
launch_runs module_ads7056_ilmb_bram_if_cntlr_0_synth_1
wait_on_run module_ads7056_ilmb_bram_if_cntlr_0_synth_1
launch_runs module_ads7056_lmb_bram_0_synth_1
wait_on_run module_ads7056_lmb_bram_0_synth_1
launch_runs module_ads7056_microblaze_0_axi_intc_0_synth_1
wait_on_run module_ads7056_microblaze_0_axi_intc_0_synth_1
launch_runs module_ads7056_microblaze_0_xlconcat_0_synth_1
wait_on_run module_ads7056_microblaze_0_xlconcat_0_synth_1
launch_runs module_ads7056_mdm_1_0_synth_1
wait_on_run module_ads7056_mdm_1_0_synth_1
launch_runs module_ads7056_xbar_0_synth_1
wait_on_run module_ads7056_xbar_0_synth_1
launch_runs module_ads7056_rst_clk_wiz_0_120M_0_synth_1
wait_on_run module_ads7056_rst_clk_wiz_0_120M_0_synth_1
launch_runs module_ads7056_axi_gpio_0_0_synth_1
wait_on_run module_ads7056_axi_gpio_0_0_synth_1
launch_runs module_ads7056_auto_pc_0_synth_1
wait_on_run module_ads7056_auto_pc_0_synth_1
launch_runs module_ads7056_auto_pc_1_synth_1
wait_on_run module_ads7056_auto_pc_1_synth_1
refresh_design
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
refresh_design
place_ports clock_rtl P17
set_property IOSTANDARD LVCMOS33 [get_ports [list clock_rtl]]
place_ports led M16
set_property IOSTANDARD LVCMOS33 [get_ports [list led]]
place_ports NCS U1
set_property IOSTANDARD LVCMOS33 [get_ports [list NCS]]
place_ports {POF_P[0]} A10
set_property IOSTANDARD LVDS_25 [get_ports [list {POF_P[0]}]]
set_property IOSTANDARD k2 [get_ports [list reset_rtl]]
place_ports reset_rtl K2
place_ports reset_rtl_0 H2
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_rtl]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_rtl_0]]
place_ports reset_rtl_0_1 F4
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_rtl_0_1]]
place_ports SCK P5
place_ports SDO T4
set_property IOSTANDARD LVCMOS33 [get_ports [list SCK]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SDO]]
save_constraints
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
regenerate_bd_layout
set_property -dict [list CONFIG.POLARITY {ACTIVE_HIGH}] [get_bd_ports reset_rtl_0_1]
save_bd_design
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PULLTYPE PULLDOWN [get_ports [list reset_rtl]]
set_property PULLTYPE PULLDOWN [get_ports [list reset_rtl_0]]
set_property PULLTYPE PULLDOWN [get_ports [list reset_rtl_0_1]]
save_constraints -force
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
file mkdir C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk
write_hwdef -force  -file C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk/module_ads7056_wrapper.hdf
launch_sdk -workspace C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk -hwspec C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk/module_ads7056_wrapper.hdf
file copy -force C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.sysdef C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk/module_ads7056_wrapper.hdf

open_run impl_2
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
update_module_reference module_ads7056_led_0_0
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
open_run synth_2 -name synth_2
current_design impl_2
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
refresh_design
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_1
endgroup
set_property location {7 2097 565} [get_bd_cells util_ds_buf_1]
set_property location {6 2067 1043} [get_bd_cells util_ds_buf_1]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2]
connect_bd_net [get_bd_pins ADS7056_0/clk_60m] [get_bd_pins util_ds_buf_1/IBUF_OUT]
startgroup
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG}] [get_bd_cells util_ds_buf_1]
delete_bd_objs [get_bd_nets util_ds_buf_1_IBUF_OUT]
endgroup
connect_bd_net [get_bd_pins ADS7056_0/clk_60m] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins util_ds_buf_1/BUFG_I] [get_bd_pins clk_wiz_0/clk_out2]
save_bd_design
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
reset_run synth_2
update_module_reference module_ads7056_ADS7056_0_0
launch_runs impl_2 -jobs 4
wait_on_run impl_2
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
refresh_design
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
refresh_design
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
update_module_reference module_ads7056_ADS7056_0_0
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
reset_run synth_2
reset_run module_ads7056_ADS7056_0_0_synth_1
update_module_reference module_ads7056_ADS7056_0_0
launch_runs synth_2 -jobs 4
wait_on_run synth_2
update_module_reference module_ads7056_ADS7056_0_0
update_module_reference module_ads7056_ADS7056_0_0
connect_bd_net [get_bd_ports SCK] [get_bd_pins ADS7056_0/clk_out]
save_bd_design
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
update_module_reference module_ads7056_ADS7056_0_0
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
file copy -force C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.sysdef C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk/module_ads7056_wrapper.hdf

launch_sdk -workspace C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk -hwspec C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.sdk/module_ads7056_wrapper.hdf
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/module_ads7056_wrapper.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
set_property location {1 149 160} [get_bd_cells axi_quad_spi_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
endgroup
startgroup
set_property -dict [list CONFIG.C_SPI_MEMORY {3} CONFIG.C_USE_STARTUP {1} CONFIG.C_SPI_MODE {2} CONFIG.C_TYPE_OF_AXI4_INTERFACE {0} CONFIG.C_USE_STARTUP_INT {1} CONFIG.C_SCK_RATIO {2}] [get_bd_cells axi_quad_spi_0]
endgroup
current_design rtl_1
reset_run module_ads7056_xbar_0_synth_1
launch_runs module_ads7056_xbar_0_synth_1
wait_on_run module_ads7056_xbar_0_synth_1
generate_target all [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
generate_target all [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
startgroup
set_property -dict [list CONFIG.C_USE_STARTUP {0} CONFIG.C_SHARED_STARTUP {0} CONFIG.C_USE_STARTUP_INT {0}] [get_bd_cells axi_quad_spi_0]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells microblaze_0_xlconcat]
endgroup
connect_bd_net [get_bd_pins axi_quad_spi_0/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In2]
save_bd_design
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
reset_run module_ads7056_microblaze_0_xlconcat_0_synth_1
reset_run synth_2
launch_runs synth_2 -jobs 4
connect_bd_net [get_bd_pins axi_quad_spi_0/ext_spi_clk] [get_bd_pins clk_wiz_0/clk_out2]
regenerate_bd_layout
validate_bd_design
reset_run module_ads7056_microblaze_0_axi_intc_0_synth_1
launch_runs module_ads7056_microblaze_0_axi_intc_0_synth_1
wait_on_run module_ads7056_microblaze_0_axi_intc_0_synth_1
reset_run module_ads7056_microblaze_0_xlconcat_0_synth_1
launch_runs module_ads7056_microblaze_0_xlconcat_0_synth_1
wait_on_run module_ads7056_microblaze_0_xlconcat_0_synth_1
reset_run module_ads7056_xbar_0_synth_1
launch_runs module_ads7056_xbar_0_synth_1
wait_on_run module_ads7056_xbar_0_synth_1
reset_run module_ads7056_axi_quad_spi_0_0_synth_1
launch_runs module_ads7056_axi_quad_spi_0_0_synth_1
wait_on_run module_ads7056_axi_quad_spi_0_0_synth_1
generate_target all [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
launch_runs module_ads7056_auto_pc_0_synth_1
wait_on_run module_ads7056_auto_pc_0_synth_1
launch_runs module_ads7056_auto_pc_1_synth_1
wait_on_run module_ads7056_auto_pc_1_synth_1
refresh_design
set_property package_pin "" [get_ports [list  spi_rtl_io3_io]]
place_ports spi_rtl_io0_io K17
set_property IOSTANDARD LVCMOS33 [get_ports [list spi_rtl_io0_io]]
place_ports spi_rtl_io1_io K18
place_ports spi_rtl_io2_io L14
place_ports spi_rtl_io3_io M14
set_property IOSTANDARD LVCMOS33 [get_ports [list spi_rtl_io1_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list spi_rtl_io2_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list spi_rtl_io3_io]]
place_ports {spi_rtl_ss_io[0]} L13
set_property IOSTANDARD LVCMOS33 [get_ports [list {spi_rtl_ss_io[0]}]]
open_bd_design {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
save_bd_design
save_constraints
