// Seed: 3928999572
module module_0 (
    input  tri1  id_0,
    output logic id_1,
    input  uwire id_2
);
  initial id_1 <= -1;
  assign id_1 = id_2;
  logic [7:0] id_4;
  for (id_5 = 1; id_4; id_4[1'b0] = id_0) assign id_1 = -1;
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    output tri0 id_2,
    input supply0 id_3
);
  wire id_5;
  wire id_6, id_7, id_8, id_9;
  parameter id_10 = this;
  always
    if (1)
      @(posedge id_7) begin : LABEL_0
        begin : LABEL_1
          id_0 <= id_3;
        end
      end
  assign id_6 = id_3;
  task id_11;
    ;
  endtask
  wire id_12, id_13, id_14;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3
  );
endmodule : SymbolIdentifier
