Version 3.2 HI-TECH Software Intermediate Code
[p mainexit ]
"11289 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f18324.h
[v _OSCCON1 `Vuc ~T0 @X0 0 e@2329 ]
"11630
[v _OSCFRQ `Vuc ~T0 @X0 0 e@2335 ]
"60 main.c
[v _ADC_Init `(v ~T0 @X0 0 ef ]
"61
[v _Timer0_Init `(v ~T0 @X0 0 ef ]
"1631 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f18324.h
[v _TRISC `Vuc ~T0 @X0 0 e@142 ]
"1637
[s S83 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S83 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 ]
"1636
[u S82 `S83 1 ]
[n S82 . . ]
"1646
[v _TRISCbits `VS82 ~T0 @X0 0 e@142 ]
"4800
[v _SSP1CON1 `Vuc ~T0 @X0 0 e@533 ]
"13440
[v _RC5PPS `Vuc ~T0 @X0 0 e@3749 ]
"13388
[v _RC4PPS `Vuc ~T0 @X0 0 e@3748 ]
"11676
[v _PPSLOCK `Vuc ~T0 @X0 0 e@3599 ]
"62 main.c
[v _MAX7219_Init `(v ~T0 @X0 0 ef ]
"65
[v _TestDisplay `(v ~T0 @X0 0 ef ]
"63
[v _MAX7219_Transfer `(v ~T0 @X0 0 ef2`uc`uc ]
"20323 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f18324.h
[v _TMR0IF `Vb ~T0 @X0 0 e@133 ]
[v F7223 `(v ~T0 @X0 1 tf1`ul ]
"153 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic.h
[v __delay `JF7223 ~T0 @X0 0 e ]
[p i __delay ]
"66 main.c
[v _UpdateDisplay `(v ~T0 @X0 0 ef ]
"2906 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f18324.h
[s S141 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S141 . ANSC0 ANSC1 ANSC2 ANSC3 ANSC4 ANSC5 ]
"2905
[u S140 `S141 1 ]
[n S140 . . ]
"2915
[v _ANSELCbits `VS140 ~T0 @X0 0 e@398 ]
"2057
[v _ADCON0 `Vuc ~T0 @X0 0 e@157 ]
"2143
[v _ADCON1 `Vuc ~T0 @X0 0 e@158 ]
"2671
[v _FVRCON `Vuc ~T0 @X0 0 e@279 ]
"438
[s S30 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S30 . RC0 RC1 RC2 RC3 RC4 RC5 ]
"437
[u S29 `S30 1 ]
[n S29 . . ]
"447
[v _PORTCbits `VS29 ~T0 @X0 0 e@14 ]
"1144
[v _T0CON0 `Vuc ~T0 @X0 0 e@23 ]
"1209
[v _T0CON1 `Vuc ~T0 @X0 0 e@24 ]
"1681
[v _PIE0 `Vuc ~T0 @X0 0 e@144 ]
"355
[s S26 :1 `uc 1 :5 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S26 . INTEDG . PEIE GIE ]
"354
[u S25 `S26 1 ]
[n S25 . . ]
"362
[v _INTCONbits `VS25 ~T0 @X0 0 e@11 ]
"901
[s S48 :8 `uc 1 ]
[n S48 . TMR0H ]
"904
[s S49 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S49 . TMR08 TMR09 TMR010 TMR011 TMR012 TMR013 TMR014 TMR015 ]
"914
[s S50 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S50 . PR00 PR01 PR02 PR03 PR04 PR05 PR06 PR07 ]
"924
[s S51 :8 `uc 1 ]
[n S51 . PR0 ]
"900
[u S47 `S48 1 `S49 1 `S50 1 `S51 1 ]
[n S47 . . . . . ]
"928
[v _TMR0Hbits `VS47 ~T0 @X0 0 e@22 ]
"64 main.c
[v _SPI_SHIFT_8 `(uc ~T0 @X0 0 ef1`uc ]
"20321 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f18324.h
[v _TMR0IE `Vb ~T0 @X0 0 e@1157 ]
"2063
[s S102 :1 `uc 1 :1 `uc 1 :6 `uc 1 ]
[n S102 . ADON GO_nDONE CHS ]
"2068
[s S103 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S103 . . ADGO CHS0 CHS1 CHS2 CHS3 CHS4 CHS5 ]
"2078
[s S104 :1 `uc 1 :1 `uc 1 ]
[n S104 . . GO ]
"2062
[u S101 `S102 1 `S103 1 `S104 1 ]
[n S101 . . . . ]
"2083
[v _ADCON0bits `VS101 ~T0 @X0 0 e@157 ]
"2037
[v _ADRESH `Vuc ~T0 @X0 0 e@156 ]
"5006
[s S240 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S240 . SSPM CKP SSPEN SSPOV WCOL ]
"5013
[s S241 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S241 . SSPM0 SSPM1 SSPM2 SSPM3 ]
"5005
[u S239 `S240 1 `S241 1 ]
[n S239 . . . ]
"5020
[v _SSP1CONbits `VS239 ~T0 @X0 0 e@533 ]
"3916
[v _SSP1BUF `Vuc ~T0 @X0 0 e@529 ]
"4689
[s S227 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S227 . BF UA R_nW S P D_nA CKE SMP ]
"4688
[u S226 `S227 1 ]
[n S226 . . ]
"4700
[v _SSP1STATbits `VS226 ~T0 @X0 0 e@532 ]
"15 main.c
[p x FEXTOSC=OFF ]
"16
[p x RSTOSC=HFINT1 ]
"17
[p x CLKOUTEN=OFF ]
"18
[p x CSWEN=ON ]
"19
[p x FCMEN=ON ]
"22
[p x MCLRE=ON ]
"23
[p x PWRTE=OFF ]
"24
[p x WDTE=OFF ]
"25
[p x LPBOREN=OFF ]
"26
[p x BOREN=ON ]
"27
[p x BORV=LOW ]
"28
[p x PPS1WAY=ON ]
"29
[p x STVREN=ON ]
"30
[p x DEBUG=OFF ]
"33
[p x WRT=OFF ]
"34
[p x LVP=ON ]
"37
[p x CP=OFF ]
"38
[p x CPD=OFF ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f18324.h: 50: extern volatile unsigned char INDF0 @ 0x000;
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f18324.h
[; ;pic16f18324.h: 52: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f18324.h: 55: typedef union {
[; ;pic16f18324.h: 56: struct {
[; ;pic16f18324.h: 57: unsigned INDF0 :8;
[; ;pic16f18324.h: 58: };
[; ;pic16f18324.h: 59: } INDF0bits_t;
[; ;pic16f18324.h: 60: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f18324.h: 70: extern volatile unsigned char INDF1 @ 0x001;
"72
[; ;pic16f18324.h: 72: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f18324.h: 75: typedef union {
[; ;pic16f18324.h: 76: struct {
[; ;pic16f18324.h: 77: unsigned INDF1 :8;
[; ;pic16f18324.h: 78: };
[; ;pic16f18324.h: 79: } INDF1bits_t;
[; ;pic16f18324.h: 80: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f18324.h: 90: extern volatile unsigned char PCL @ 0x002;
"92
[; ;pic16f18324.h: 92: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f18324.h: 95: typedef union {
[; ;pic16f18324.h: 96: struct {
[; ;pic16f18324.h: 97: unsigned PCL :8;
[; ;pic16f18324.h: 98: };
[; ;pic16f18324.h: 99: } PCLbits_t;
[; ;pic16f18324.h: 100: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f18324.h: 110: extern volatile unsigned char STATUS @ 0x003;
"112
[; ;pic16f18324.h: 112: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f18324.h: 115: typedef union {
[; ;pic16f18324.h: 116: struct {
[; ;pic16f18324.h: 117: unsigned C :1;
[; ;pic16f18324.h: 118: unsigned DC :1;
[; ;pic16f18324.h: 119: unsigned Z :1;
[; ;pic16f18324.h: 120: unsigned nPD :1;
[; ;pic16f18324.h: 121: unsigned nTO :1;
[; ;pic16f18324.h: 122: };
[; ;pic16f18324.h: 123: struct {
[; ;pic16f18324.h: 124: unsigned CARRY :1;
[; ;pic16f18324.h: 125: unsigned :1;
[; ;pic16f18324.h: 126: unsigned ZERO :1;
[; ;pic16f18324.h: 127: };
[; ;pic16f18324.h: 128: } STATUSbits_t;
[; ;pic16f18324.h: 129: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f18324.h: 169: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f18324.h: 173: extern volatile unsigned char FSR0L @ 0x004;
"175
[; ;pic16f18324.h: 175: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f18324.h: 178: typedef union {
[; ;pic16f18324.h: 179: struct {
[; ;pic16f18324.h: 180: unsigned FSR0L :8;
[; ;pic16f18324.h: 181: };
[; ;pic16f18324.h: 182: } FSR0Lbits_t;
[; ;pic16f18324.h: 183: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f18324.h: 193: extern volatile unsigned char FSR0H @ 0x005;
"195
[; ;pic16f18324.h: 195: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f18324.h: 198: typedef union {
[; ;pic16f18324.h: 199: struct {
[; ;pic16f18324.h: 200: unsigned FSR0H :8;
[; ;pic16f18324.h: 201: };
[; ;pic16f18324.h: 202: } FSR0Hbits_t;
[; ;pic16f18324.h: 203: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f18324.h: 213: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f18324.h: 217: extern volatile unsigned char FSR1L @ 0x006;
"219
[; ;pic16f18324.h: 219: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f18324.h: 222: typedef union {
[; ;pic16f18324.h: 223: struct {
[; ;pic16f18324.h: 224: unsigned FSR1L :8;
[; ;pic16f18324.h: 225: };
[; ;pic16f18324.h: 226: } FSR1Lbits_t;
[; ;pic16f18324.h: 227: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f18324.h: 237: extern volatile unsigned char FSR1H @ 0x007;
"239
[; ;pic16f18324.h: 239: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f18324.h: 242: typedef union {
[; ;pic16f18324.h: 243: struct {
[; ;pic16f18324.h: 244: unsigned FSR1H :8;
[; ;pic16f18324.h: 245: };
[; ;pic16f18324.h: 246: } FSR1Hbits_t;
[; ;pic16f18324.h: 247: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f18324.h: 257: extern volatile unsigned char BSR @ 0x008;
"259
[; ;pic16f18324.h: 259: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f18324.h: 262: typedef union {
[; ;pic16f18324.h: 263: struct {
[; ;pic16f18324.h: 264: unsigned BSR :5;
[; ;pic16f18324.h: 265: };
[; ;pic16f18324.h: 266: struct {
[; ;pic16f18324.h: 267: unsigned BSR0 :1;
[; ;pic16f18324.h: 268: unsigned BSR1 :1;
[; ;pic16f18324.h: 269: unsigned BSR2 :1;
[; ;pic16f18324.h: 270: unsigned BSR3 :1;
[; ;pic16f18324.h: 271: unsigned BSR4 :1;
[; ;pic16f18324.h: 272: };
[; ;pic16f18324.h: 273: } BSRbits_t;
[; ;pic16f18324.h: 274: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f18324.h: 309: extern volatile unsigned char WREG @ 0x009;
"311
[; ;pic16f18324.h: 311: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f18324.h: 314: typedef union {
[; ;pic16f18324.h: 315: struct {
[; ;pic16f18324.h: 316: unsigned WREG0 :8;
[; ;pic16f18324.h: 317: };
[; ;pic16f18324.h: 318: } WREGbits_t;
[; ;pic16f18324.h: 319: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f18324.h: 329: extern volatile unsigned char PCLATH @ 0x00A;
"331
[; ;pic16f18324.h: 331: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f18324.h: 334: typedef union {
[; ;pic16f18324.h: 335: struct {
[; ;pic16f18324.h: 336: unsigned PCLATH :7;
[; ;pic16f18324.h: 337: };
[; ;pic16f18324.h: 338: } PCLATHbits_t;
[; ;pic16f18324.h: 339: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f18324.h: 349: extern volatile unsigned char INTCON @ 0x00B;
"351
[; ;pic16f18324.h: 351: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f18324.h: 354: typedef union {
[; ;pic16f18324.h: 355: struct {
[; ;pic16f18324.h: 356: unsigned INTEDG :1;
[; ;pic16f18324.h: 357: unsigned :5;
[; ;pic16f18324.h: 358: unsigned PEIE :1;
[; ;pic16f18324.h: 359: unsigned GIE :1;
[; ;pic16f18324.h: 360: };
[; ;pic16f18324.h: 361: } INTCONbits_t;
[; ;pic16f18324.h: 362: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f18324.h: 382: extern volatile unsigned char PORTA @ 0x00C;
"384
[; ;pic16f18324.h: 384: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f18324.h: 387: typedef union {
[; ;pic16f18324.h: 388: struct {
[; ;pic16f18324.h: 389: unsigned RA0 :1;
[; ;pic16f18324.h: 390: unsigned RA1 :1;
[; ;pic16f18324.h: 391: unsigned RA2 :1;
[; ;pic16f18324.h: 392: unsigned RA3 :1;
[; ;pic16f18324.h: 393: unsigned RA4 :1;
[; ;pic16f18324.h: 394: unsigned RA5 :1;
[; ;pic16f18324.h: 395: };
[; ;pic16f18324.h: 396: } PORTAbits_t;
[; ;pic16f18324.h: 397: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f18324.h: 432: extern volatile unsigned char PORTC @ 0x00E;
"434
[; ;pic16f18324.h: 434: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f18324.h: 437: typedef union {
[; ;pic16f18324.h: 438: struct {
[; ;pic16f18324.h: 439: unsigned RC0 :1;
[; ;pic16f18324.h: 440: unsigned RC1 :1;
[; ;pic16f18324.h: 441: unsigned RC2 :1;
[; ;pic16f18324.h: 442: unsigned RC3 :1;
[; ;pic16f18324.h: 443: unsigned RC4 :1;
[; ;pic16f18324.h: 444: unsigned RC5 :1;
[; ;pic16f18324.h: 445: };
[; ;pic16f18324.h: 446: } PORTCbits_t;
[; ;pic16f18324.h: 447: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f18324.h: 482: extern volatile unsigned char PIR0 @ 0x010;
"484
[; ;pic16f18324.h: 484: asm("PIR0 equ 010h");
[; <" PIR0 equ 010h ;# ">
[; ;pic16f18324.h: 487: typedef union {
[; ;pic16f18324.h: 488: struct {
[; ;pic16f18324.h: 489: unsigned INTF :1;
[; ;pic16f18324.h: 490: unsigned :3;
[; ;pic16f18324.h: 491: unsigned IOCIF :1;
[; ;pic16f18324.h: 492: unsigned TMR0IF :1;
[; ;pic16f18324.h: 493: };
[; ;pic16f18324.h: 494: } PIR0bits_t;
[; ;pic16f18324.h: 495: extern volatile PIR0bits_t PIR0bits @ 0x010;
[; ;pic16f18324.h: 515: extern volatile unsigned char PIR1 @ 0x011;
"517
[; ;pic16f18324.h: 517: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f18324.h: 520: typedef union {
[; ;pic16f18324.h: 521: struct {
[; ;pic16f18324.h: 522: unsigned TMR1IF :1;
[; ;pic16f18324.h: 523: unsigned TMR2IF :1;
[; ;pic16f18324.h: 524: unsigned BCL1IF :1;
[; ;pic16f18324.h: 525: unsigned SSP1IF :1;
[; ;pic16f18324.h: 526: unsigned TXIF :1;
[; ;pic16f18324.h: 527: unsigned RCIF :1;
[; ;pic16f18324.h: 528: unsigned ADIF :1;
[; ;pic16f18324.h: 529: unsigned TMR1GIF :1;
[; ;pic16f18324.h: 530: };
[; ;pic16f18324.h: 531: } PIR1bits_t;
[; ;pic16f18324.h: 532: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f18324.h: 577: extern volatile unsigned char PIR2 @ 0x012;
"579
[; ;pic16f18324.h: 579: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f18324.h: 582: typedef union {
[; ;pic16f18324.h: 583: struct {
[; ;pic16f18324.h: 584: unsigned NCO1IF :1;
[; ;pic16f18324.h: 585: unsigned TMR4IF :1;
[; ;pic16f18324.h: 586: unsigned :2;
[; ;pic16f18324.h: 587: unsigned NVMIF :1;
[; ;pic16f18324.h: 588: unsigned C1IF :1;
[; ;pic16f18324.h: 589: unsigned C2IF :1;
[; ;pic16f18324.h: 590: unsigned TMR6IF :1;
[; ;pic16f18324.h: 591: };
[; ;pic16f18324.h: 592: } PIR2bits_t;
[; ;pic16f18324.h: 593: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f18324.h: 628: extern volatile unsigned char PIR3 @ 0x013;
"630
[; ;pic16f18324.h: 630: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f18324.h: 633: typedef union {
[; ;pic16f18324.h: 634: struct {
[; ;pic16f18324.h: 635: unsigned CLC1IF :1;
[; ;pic16f18324.h: 636: unsigned CLC2IF :1;
[; ;pic16f18324.h: 637: unsigned CLC3IF :1;
[; ;pic16f18324.h: 638: unsigned CLC4IF :1;
[; ;pic16f18324.h: 639: unsigned TMR3IF :1;
[; ;pic16f18324.h: 640: unsigned TMR3GIF :1;
[; ;pic16f18324.h: 641: unsigned CSWIF :1;
[; ;pic16f18324.h: 642: unsigned OSFIF :1;
[; ;pic16f18324.h: 643: };
[; ;pic16f18324.h: 644: } PIR3bits_t;
[; ;pic16f18324.h: 645: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f18324.h: 690: extern volatile unsigned char PIR4 @ 0x014;
"692
[; ;pic16f18324.h: 692: asm("PIR4 equ 014h");
[; <" PIR4 equ 014h ;# ">
[; ;pic16f18324.h: 695: typedef union {
[; ;pic16f18324.h: 696: struct {
[; ;pic16f18324.h: 697: unsigned CCP1IF :1;
[; ;pic16f18324.h: 698: unsigned CCP2IF :1;
[; ;pic16f18324.h: 699: unsigned CCP3IF :1;
[; ;pic16f18324.h: 700: unsigned CCP4IF :1;
[; ;pic16f18324.h: 701: unsigned TMR5IF :1;
[; ;pic16f18324.h: 702: unsigned TMR5GIF :1;
[; ;pic16f18324.h: 703: unsigned CWG1IF :1;
[; ;pic16f18324.h: 704: unsigned CWG2IF :1;
[; ;pic16f18324.h: 705: };
[; ;pic16f18324.h: 706: } PIR4bits_t;
[; ;pic16f18324.h: 707: extern volatile PIR4bits_t PIR4bits @ 0x014;
[; ;pic16f18324.h: 752: extern volatile unsigned char TMR0L @ 0x015;
"754
[; ;pic16f18324.h: 754: asm("TMR0L equ 015h");
[; <" TMR0L equ 015h ;# ">
[; ;pic16f18324.h: 757: extern volatile unsigned char TMR0 @ 0x015;
"759
[; ;pic16f18324.h: 759: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f18324.h: 762: typedef union {
[; ;pic16f18324.h: 763: struct {
[; ;pic16f18324.h: 764: unsigned TMR0L :8;
[; ;pic16f18324.h: 765: };
[; ;pic16f18324.h: 766: struct {
[; ;pic16f18324.h: 767: unsigned TMR00 :1;
[; ;pic16f18324.h: 768: unsigned TMR01 :1;
[; ;pic16f18324.h: 769: unsigned TMR02 :1;
[; ;pic16f18324.h: 770: unsigned TMR03 :1;
[; ;pic16f18324.h: 771: unsigned TMR04 :1;
[; ;pic16f18324.h: 772: unsigned TMR05 :1;
[; ;pic16f18324.h: 773: unsigned TMR06 :1;
[; ;pic16f18324.h: 774: unsigned TMR07 :1;
[; ;pic16f18324.h: 775: };
[; ;pic16f18324.h: 776: } TMR0Lbits_t;
[; ;pic16f18324.h: 777: extern volatile TMR0Lbits_t TMR0Lbits @ 0x015;
[; ;pic16f18324.h: 825: typedef union {
[; ;pic16f18324.h: 826: struct {
[; ;pic16f18324.h: 827: unsigned TMR0L :8;
[; ;pic16f18324.h: 828: };
[; ;pic16f18324.h: 829: struct {
[; ;pic16f18324.h: 830: unsigned TMR00 :1;
[; ;pic16f18324.h: 831: unsigned TMR01 :1;
[; ;pic16f18324.h: 832: unsigned TMR02 :1;
[; ;pic16f18324.h: 833: unsigned TMR03 :1;
[; ;pic16f18324.h: 834: unsigned TMR04 :1;
[; ;pic16f18324.h: 835: unsigned TMR05 :1;
[; ;pic16f18324.h: 836: unsigned TMR06 :1;
[; ;pic16f18324.h: 837: unsigned TMR07 :1;
[; ;pic16f18324.h: 838: };
[; ;pic16f18324.h: 839: } TMR0bits_t;
[; ;pic16f18324.h: 840: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f18324.h: 890: extern volatile unsigned char TMR0H @ 0x016;
"892
[; ;pic16f18324.h: 892: asm("TMR0H equ 016h");
[; <" TMR0H equ 016h ;# ">
[; ;pic16f18324.h: 895: extern volatile unsigned char PR0 @ 0x016;
"897
[; ;pic16f18324.h: 897: asm("PR0 equ 016h");
[; <" PR0 equ 016h ;# ">
[; ;pic16f18324.h: 900: typedef union {
[; ;pic16f18324.h: 901: struct {
[; ;pic16f18324.h: 902: unsigned TMR0H :8;
[; ;pic16f18324.h: 903: };
[; ;pic16f18324.h: 904: struct {
[; ;pic16f18324.h: 905: unsigned TMR08 :1;
[; ;pic16f18324.h: 906: unsigned TMR09 :1;
[; ;pic16f18324.h: 907: unsigned TMR010 :1;
[; ;pic16f18324.h: 908: unsigned TMR011 :1;
[; ;pic16f18324.h: 909: unsigned TMR012 :1;
[; ;pic16f18324.h: 910: unsigned TMR013 :1;
[; ;pic16f18324.h: 911: unsigned TMR014 :1;
[; ;pic16f18324.h: 912: unsigned TMR015 :1;
[; ;pic16f18324.h: 913: };
[; ;pic16f18324.h: 914: struct {
[; ;pic16f18324.h: 915: unsigned PR00 :1;
[; ;pic16f18324.h: 916: unsigned PR01 :1;
[; ;pic16f18324.h: 917: unsigned PR02 :1;
[; ;pic16f18324.h: 918: unsigned PR03 :1;
[; ;pic16f18324.h: 919: unsigned PR04 :1;
[; ;pic16f18324.h: 920: unsigned PR05 :1;
[; ;pic16f18324.h: 921: unsigned PR06 :1;
[; ;pic16f18324.h: 922: unsigned PR07 :1;
[; ;pic16f18324.h: 923: };
[; ;pic16f18324.h: 924: struct {
[; ;pic16f18324.h: 925: unsigned PR0 :8;
[; ;pic16f18324.h: 926: };
[; ;pic16f18324.h: 927: } TMR0Hbits_t;
[; ;pic16f18324.h: 928: extern volatile TMR0Hbits_t TMR0Hbits @ 0x016;
[; ;pic16f18324.h: 1021: typedef union {
[; ;pic16f18324.h: 1022: struct {
[; ;pic16f18324.h: 1023: unsigned TMR0H :8;
[; ;pic16f18324.h: 1024: };
[; ;pic16f18324.h: 1025: struct {
[; ;pic16f18324.h: 1026: unsigned TMR08 :1;
[; ;pic16f18324.h: 1027: unsigned TMR09 :1;
[; ;pic16f18324.h: 1028: unsigned TMR010 :1;
[; ;pic16f18324.h: 1029: unsigned TMR011 :1;
[; ;pic16f18324.h: 1030: unsigned TMR012 :1;
[; ;pic16f18324.h: 1031: unsigned TMR013 :1;
[; ;pic16f18324.h: 1032: unsigned TMR014 :1;
[; ;pic16f18324.h: 1033: unsigned TMR015 :1;
[; ;pic16f18324.h: 1034: };
[; ;pic16f18324.h: 1035: struct {
[; ;pic16f18324.h: 1036: unsigned PR00 :1;
[; ;pic16f18324.h: 1037: unsigned PR01 :1;
[; ;pic16f18324.h: 1038: unsigned PR02 :1;
[; ;pic16f18324.h: 1039: unsigned PR03 :1;
[; ;pic16f18324.h: 1040: unsigned PR04 :1;
[; ;pic16f18324.h: 1041: unsigned PR05 :1;
[; ;pic16f18324.h: 1042: unsigned PR06 :1;
[; ;pic16f18324.h: 1043: unsigned PR07 :1;
[; ;pic16f18324.h: 1044: };
[; ;pic16f18324.h: 1045: struct {
[; ;pic16f18324.h: 1046: unsigned PR0 :8;
[; ;pic16f18324.h: 1047: };
[; ;pic16f18324.h: 1048: } PR0bits_t;
[; ;pic16f18324.h: 1049: extern volatile PR0bits_t PR0bits @ 0x016;
[; ;pic16f18324.h: 1144: extern volatile unsigned char T0CON0 @ 0x017;
"1146
[; ;pic16f18324.h: 1146: asm("T0CON0 equ 017h");
[; <" T0CON0 equ 017h ;# ">
[; ;pic16f18324.h: 1149: typedef union {
[; ;pic16f18324.h: 1150: struct {
[; ;pic16f18324.h: 1151: unsigned T0OUTPS :4;
[; ;pic16f18324.h: 1152: unsigned T016BIT :1;
[; ;pic16f18324.h: 1153: unsigned T0OUT :1;
[; ;pic16f18324.h: 1154: unsigned :1;
[; ;pic16f18324.h: 1155: unsigned T0EN :1;
[; ;pic16f18324.h: 1156: };
[; ;pic16f18324.h: 1157: struct {
[; ;pic16f18324.h: 1158: unsigned T0OUTPS0 :1;
[; ;pic16f18324.h: 1159: unsigned T0OUTPS1 :1;
[; ;pic16f18324.h: 1160: unsigned T0OUTPS2 :1;
[; ;pic16f18324.h: 1161: unsigned T0OUTPS3 :1;
[; ;pic16f18324.h: 1162: };
[; ;pic16f18324.h: 1163: } T0CON0bits_t;
[; ;pic16f18324.h: 1164: extern volatile T0CON0bits_t T0CON0bits @ 0x017;
[; ;pic16f18324.h: 1209: extern volatile unsigned char T0CON1 @ 0x018;
"1211
[; ;pic16f18324.h: 1211: asm("T0CON1 equ 018h");
[; <" T0CON1 equ 018h ;# ">
[; ;pic16f18324.h: 1214: typedef union {
[; ;pic16f18324.h: 1215: struct {
[; ;pic16f18324.h: 1216: unsigned T0CKPS :4;
[; ;pic16f18324.h: 1217: unsigned T0ASYNC :1;
[; ;pic16f18324.h: 1218: unsigned T0CS :3;
[; ;pic16f18324.h: 1219: };
[; ;pic16f18324.h: 1220: struct {
[; ;pic16f18324.h: 1221: unsigned T0CKPS0 :1;
[; ;pic16f18324.h: 1222: unsigned T0CKPS1 :1;
[; ;pic16f18324.h: 1223: unsigned T0CKPS2 :1;
[; ;pic16f18324.h: 1224: unsigned T0CKPS3 :1;
[; ;pic16f18324.h: 1225: unsigned :1;
[; ;pic16f18324.h: 1226: unsigned T0CS0 :1;
[; ;pic16f18324.h: 1227: unsigned T0CS1 :1;
[; ;pic16f18324.h: 1228: unsigned T0CS2 :1;
[; ;pic16f18324.h: 1229: };
[; ;pic16f18324.h: 1230: } T0CON1bits_t;
[; ;pic16f18324.h: 1231: extern volatile T0CON1bits_t T0CON1bits @ 0x018;
[; ;pic16f18324.h: 1286: extern volatile unsigned short TMR1 @ 0x019;
"1288
[; ;pic16f18324.h: 1288: asm("TMR1 equ 019h");
[; <" TMR1 equ 019h ;# ">
[; ;pic16f18324.h: 1293: extern volatile unsigned char TMR1L @ 0x019;
"1295
[; ;pic16f18324.h: 1295: asm("TMR1L equ 019h");
[; <" TMR1L equ 019h ;# ">
[; ;pic16f18324.h: 1298: typedef union {
[; ;pic16f18324.h: 1299: struct {
[; ;pic16f18324.h: 1300: unsigned TMR1L :8;
[; ;pic16f18324.h: 1301: };
[; ;pic16f18324.h: 1302: } TMR1Lbits_t;
[; ;pic16f18324.h: 1303: extern volatile TMR1Lbits_t TMR1Lbits @ 0x019;
[; ;pic16f18324.h: 1313: extern volatile unsigned char TMR1H @ 0x01A;
"1315
[; ;pic16f18324.h: 1315: asm("TMR1H equ 01Ah");
[; <" TMR1H equ 01Ah ;# ">
[; ;pic16f18324.h: 1318: typedef union {
[; ;pic16f18324.h: 1319: struct {
[; ;pic16f18324.h: 1320: unsigned TMR1H :8;
[; ;pic16f18324.h: 1321: };
[; ;pic16f18324.h: 1322: } TMR1Hbits_t;
[; ;pic16f18324.h: 1323: extern volatile TMR1Hbits_t TMR1Hbits @ 0x01A;
[; ;pic16f18324.h: 1333: extern volatile unsigned char T1CON @ 0x01B;
"1335
[; ;pic16f18324.h: 1335: asm("T1CON equ 01Bh");
[; <" T1CON equ 01Bh ;# ">
[; ;pic16f18324.h: 1338: typedef union {
[; ;pic16f18324.h: 1339: struct {
[; ;pic16f18324.h: 1340: unsigned TMR1ON :1;
[; ;pic16f18324.h: 1341: unsigned :1;
[; ;pic16f18324.h: 1342: unsigned T1SYNC :1;
[; ;pic16f18324.h: 1343: unsigned T1SOSC :1;
[; ;pic16f18324.h: 1344: unsigned T1CKPS :2;
[; ;pic16f18324.h: 1345: unsigned TMR1CS :2;
[; ;pic16f18324.h: 1346: };
[; ;pic16f18324.h: 1347: struct {
[; ;pic16f18324.h: 1348: unsigned :4;
[; ;pic16f18324.h: 1349: unsigned T1CKPS0 :1;
[; ;pic16f18324.h: 1350: unsigned T1CKPS1 :1;
[; ;pic16f18324.h: 1351: unsigned TMR1CS0 :1;
[; ;pic16f18324.h: 1352: unsigned TMR1CS1 :1;
[; ;pic16f18324.h: 1353: };
[; ;pic16f18324.h: 1354: } T1CONbits_t;
[; ;pic16f18324.h: 1355: extern volatile T1CONbits_t T1CONbits @ 0x01B;
[; ;pic16f18324.h: 1405: extern volatile unsigned char T1GCON @ 0x01C;
"1407
[; ;pic16f18324.h: 1407: asm("T1GCON equ 01Ch");
[; <" T1GCON equ 01Ch ;# ">
[; ;pic16f18324.h: 1410: typedef union {
[; ;pic16f18324.h: 1411: struct {
[; ;pic16f18324.h: 1412: unsigned T1GSS :2;
[; ;pic16f18324.h: 1413: unsigned T1GVAL :1;
[; ;pic16f18324.h: 1414: unsigned T1GGO_nDONE :1;
[; ;pic16f18324.h: 1415: unsigned T1GSPM :1;
[; ;pic16f18324.h: 1416: unsigned T1GTM :1;
[; ;pic16f18324.h: 1417: unsigned T1GPOL :1;
[; ;pic16f18324.h: 1418: unsigned TMR1GE :1;
[; ;pic16f18324.h: 1419: };
[; ;pic16f18324.h: 1420: struct {
[; ;pic16f18324.h: 1421: unsigned T1GSS0 :1;
[; ;pic16f18324.h: 1422: unsigned T1GSS1 :1;
[; ;pic16f18324.h: 1423: };
[; ;pic16f18324.h: 1424: } T1GCONbits_t;
[; ;pic16f18324.h: 1425: extern volatile T1GCONbits_t T1GCONbits @ 0x01C;
[; ;pic16f18324.h: 1475: extern volatile unsigned char TMR2 @ 0x01D;
"1477
[; ;pic16f18324.h: 1477: asm("TMR2 equ 01Dh");
[; <" TMR2 equ 01Dh ;# ">
[; ;pic16f18324.h: 1480: typedef union {
[; ;pic16f18324.h: 1481: struct {
[; ;pic16f18324.h: 1482: unsigned TMR2 :8;
[; ;pic16f18324.h: 1483: };
[; ;pic16f18324.h: 1484: } TMR2bits_t;
[; ;pic16f18324.h: 1485: extern volatile TMR2bits_t TMR2bits @ 0x01D;
[; ;pic16f18324.h: 1495: extern volatile unsigned char PR2 @ 0x01E;
"1497
[; ;pic16f18324.h: 1497: asm("PR2 equ 01Eh");
[; <" PR2 equ 01Eh ;# ">
[; ;pic16f18324.h: 1500: typedef union {
[; ;pic16f18324.h: 1501: struct {
[; ;pic16f18324.h: 1502: unsigned PR2 :8;
[; ;pic16f18324.h: 1503: };
[; ;pic16f18324.h: 1504: } PR2bits_t;
[; ;pic16f18324.h: 1505: extern volatile PR2bits_t PR2bits @ 0x01E;
[; ;pic16f18324.h: 1515: extern volatile unsigned char T2CON @ 0x01F;
"1517
[; ;pic16f18324.h: 1517: asm("T2CON equ 01Fh");
[; <" T2CON equ 01Fh ;# ">
[; ;pic16f18324.h: 1520: typedef union {
[; ;pic16f18324.h: 1521: struct {
[; ;pic16f18324.h: 1522: unsigned T2CKPS :2;
[; ;pic16f18324.h: 1523: unsigned TMR2ON :1;
[; ;pic16f18324.h: 1524: unsigned T2OUTPS :4;
[; ;pic16f18324.h: 1525: };
[; ;pic16f18324.h: 1526: struct {
[; ;pic16f18324.h: 1527: unsigned T2CKPS0 :1;
[; ;pic16f18324.h: 1528: unsigned T2CKPS1 :1;
[; ;pic16f18324.h: 1529: unsigned :1;
[; ;pic16f18324.h: 1530: unsigned T2OUTPS0 :1;
[; ;pic16f18324.h: 1531: unsigned T2OUTPS1 :1;
[; ;pic16f18324.h: 1532: unsigned T2OUTPS2 :1;
[; ;pic16f18324.h: 1533: unsigned T2OUTPS3 :1;
[; ;pic16f18324.h: 1534: };
[; ;pic16f18324.h: 1535: } T2CONbits_t;
[; ;pic16f18324.h: 1536: extern volatile T2CONbits_t T2CONbits @ 0x01F;
[; ;pic16f18324.h: 1586: extern volatile unsigned char TRISA @ 0x08C;
"1588
[; ;pic16f18324.h: 1588: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f18324.h: 1591: typedef union {
[; ;pic16f18324.h: 1592: struct {
[; ;pic16f18324.h: 1593: unsigned TRISA0 :1;
[; ;pic16f18324.h: 1594: unsigned TRISA1 :1;
[; ;pic16f18324.h: 1595: unsigned TRISA2 :1;
[; ;pic16f18324.h: 1596: unsigned :1;
[; ;pic16f18324.h: 1597: unsigned TRISA4 :1;
[; ;pic16f18324.h: 1598: unsigned TRISA5 :1;
[; ;pic16f18324.h: 1599: };
[; ;pic16f18324.h: 1600: } TRISAbits_t;
[; ;pic16f18324.h: 1601: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f18324.h: 1631: extern volatile unsigned char TRISC @ 0x08E;
"1633
[; ;pic16f18324.h: 1633: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f18324.h: 1636: typedef union {
[; ;pic16f18324.h: 1637: struct {
[; ;pic16f18324.h: 1638: unsigned TRISC0 :1;
[; ;pic16f18324.h: 1639: unsigned TRISC1 :1;
[; ;pic16f18324.h: 1640: unsigned TRISC2 :1;
[; ;pic16f18324.h: 1641: unsigned TRISC3 :1;
[; ;pic16f18324.h: 1642: unsigned TRISC4 :1;
[; ;pic16f18324.h: 1643: unsigned TRISC5 :1;
[; ;pic16f18324.h: 1644: };
[; ;pic16f18324.h: 1645: } TRISCbits_t;
[; ;pic16f18324.h: 1646: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f18324.h: 1681: extern volatile unsigned char PIE0 @ 0x090;
"1683
[; ;pic16f18324.h: 1683: asm("PIE0 equ 090h");
[; <" PIE0 equ 090h ;# ">
[; ;pic16f18324.h: 1686: typedef union {
[; ;pic16f18324.h: 1687: struct {
[; ;pic16f18324.h: 1688: unsigned INTE :1;
[; ;pic16f18324.h: 1689: unsigned :3;
[; ;pic16f18324.h: 1690: unsigned IOCIE :1;
[; ;pic16f18324.h: 1691: unsigned TMR0IE :1;
[; ;pic16f18324.h: 1692: };
[; ;pic16f18324.h: 1693: } PIE0bits_t;
[; ;pic16f18324.h: 1694: extern volatile PIE0bits_t PIE0bits @ 0x090;
[; ;pic16f18324.h: 1714: extern volatile unsigned char PIE1 @ 0x091;
"1716
[; ;pic16f18324.h: 1716: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f18324.h: 1719: typedef union {
[; ;pic16f18324.h: 1720: struct {
[; ;pic16f18324.h: 1721: unsigned TMR1IE :1;
[; ;pic16f18324.h: 1722: unsigned TMR2IE :1;
[; ;pic16f18324.h: 1723: unsigned BCL1IE :1;
[; ;pic16f18324.h: 1724: unsigned SSP1IE :1;
[; ;pic16f18324.h: 1725: unsigned TXIE :1;
[; ;pic16f18324.h: 1726: unsigned RCIE :1;
[; ;pic16f18324.h: 1727: unsigned ADIE :1;
[; ;pic16f18324.h: 1728: unsigned TMR1GIE :1;
[; ;pic16f18324.h: 1729: };
[; ;pic16f18324.h: 1730: } PIE1bits_t;
[; ;pic16f18324.h: 1731: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f18324.h: 1776: extern volatile unsigned char PIE2 @ 0x092;
"1778
[; ;pic16f18324.h: 1778: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f18324.h: 1781: typedef union {
[; ;pic16f18324.h: 1782: struct {
[; ;pic16f18324.h: 1783: unsigned NCO1IE :1;
[; ;pic16f18324.h: 1784: unsigned TMR4IE :1;
[; ;pic16f18324.h: 1785: unsigned :2;
[; ;pic16f18324.h: 1786: unsigned NVMIE :1;
[; ;pic16f18324.h: 1787: unsigned C1IE :1;
[; ;pic16f18324.h: 1788: unsigned C2IE :1;
[; ;pic16f18324.h: 1789: unsigned TMR6IE :1;
[; ;pic16f18324.h: 1790: };
[; ;pic16f18324.h: 1791: } PIE2bits_t;
[; ;pic16f18324.h: 1792: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f18324.h: 1827: extern volatile unsigned char PIE3 @ 0x093;
"1829
[; ;pic16f18324.h: 1829: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f18324.h: 1832: typedef union {
[; ;pic16f18324.h: 1833: struct {
[; ;pic16f18324.h: 1834: unsigned CLC1IE :1;
[; ;pic16f18324.h: 1835: unsigned CLC2IE :1;
[; ;pic16f18324.h: 1836: unsigned CLC3IE :1;
[; ;pic16f18324.h: 1837: unsigned CLC4IE :1;
[; ;pic16f18324.h: 1838: unsigned TMR3IE :1;
[; ;pic16f18324.h: 1839: unsigned TMR3GIE :1;
[; ;pic16f18324.h: 1840: unsigned CSWIE :1;
[; ;pic16f18324.h: 1841: unsigned OSFIE :1;
[; ;pic16f18324.h: 1842: };
[; ;pic16f18324.h: 1843: } PIE3bits_t;
[; ;pic16f18324.h: 1844: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f18324.h: 1889: extern volatile unsigned char PIE4 @ 0x094;
"1891
[; ;pic16f18324.h: 1891: asm("PIE4 equ 094h");
[; <" PIE4 equ 094h ;# ">
[; ;pic16f18324.h: 1894: typedef union {
[; ;pic16f18324.h: 1895: struct {
[; ;pic16f18324.h: 1896: unsigned CCP1IE :1;
[; ;pic16f18324.h: 1897: unsigned CCP2IE :1;
[; ;pic16f18324.h: 1898: unsigned CCP3IE :1;
[; ;pic16f18324.h: 1899: unsigned CCP4IE :1;
[; ;pic16f18324.h: 1900: unsigned TMR5IE :1;
[; ;pic16f18324.h: 1901: unsigned TMR5GIE :1;
[; ;pic16f18324.h: 1902: unsigned CWG1IE :1;
[; ;pic16f18324.h: 1903: unsigned CWG2IE :1;
[; ;pic16f18324.h: 1904: };
[; ;pic16f18324.h: 1905: } PIE4bits_t;
[; ;pic16f18324.h: 1906: extern volatile PIE4bits_t PIE4bits @ 0x094;
[; ;pic16f18324.h: 1951: extern volatile unsigned char WDTCON @ 0x097;
"1953
[; ;pic16f18324.h: 1953: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f18324.h: 1956: typedef union {
[; ;pic16f18324.h: 1957: struct {
[; ;pic16f18324.h: 1958: unsigned SWDTEN :1;
[; ;pic16f18324.h: 1959: unsigned WDTPS :5;
[; ;pic16f18324.h: 1960: };
[; ;pic16f18324.h: 1961: struct {
[; ;pic16f18324.h: 1962: unsigned :1;
[; ;pic16f18324.h: 1963: unsigned WDTPS0 :1;
[; ;pic16f18324.h: 1964: unsigned WDTPS1 :1;
[; ;pic16f18324.h: 1965: unsigned WDTPS2 :1;
[; ;pic16f18324.h: 1966: unsigned WDTPS3 :1;
[; ;pic16f18324.h: 1967: unsigned WDTPS4 :1;
[; ;pic16f18324.h: 1968: };
[; ;pic16f18324.h: 1969: } WDTCONbits_t;
[; ;pic16f18324.h: 1970: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f18324.h: 2010: extern volatile unsigned short ADRES @ 0x09B;
"2012
[; ;pic16f18324.h: 2012: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f18324.h: 2017: extern volatile unsigned char ADRESL @ 0x09B;
"2019
[; ;pic16f18324.h: 2019: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f18324.h: 2022: typedef union {
[; ;pic16f18324.h: 2023: struct {
[; ;pic16f18324.h: 2024: unsigned ADRESL :8;
[; ;pic16f18324.h: 2025: };
[; ;pic16f18324.h: 2026: } ADRESLbits_t;
[; ;pic16f18324.h: 2027: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f18324.h: 2037: extern volatile unsigned char ADRESH @ 0x09C;
"2039
[; ;pic16f18324.h: 2039: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f18324.h: 2042: typedef union {
[; ;pic16f18324.h: 2043: struct {
[; ;pic16f18324.h: 2044: unsigned ADRESH :8;
[; ;pic16f18324.h: 2045: };
[; ;pic16f18324.h: 2046: } ADRESHbits_t;
[; ;pic16f18324.h: 2047: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f18324.h: 2057: extern volatile unsigned char ADCON0 @ 0x09D;
"2059
[; ;pic16f18324.h: 2059: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f18324.h: 2062: typedef union {
[; ;pic16f18324.h: 2063: struct {
[; ;pic16f18324.h: 2064: unsigned ADON :1;
[; ;pic16f18324.h: 2065: unsigned GO_nDONE :1;
[; ;pic16f18324.h: 2066: unsigned CHS :6;
[; ;pic16f18324.h: 2067: };
[; ;pic16f18324.h: 2068: struct {
[; ;pic16f18324.h: 2069: unsigned :1;
[; ;pic16f18324.h: 2070: unsigned ADGO :1;
[; ;pic16f18324.h: 2071: unsigned CHS0 :1;
[; ;pic16f18324.h: 2072: unsigned CHS1 :1;
[; ;pic16f18324.h: 2073: unsigned CHS2 :1;
[; ;pic16f18324.h: 2074: unsigned CHS3 :1;
[; ;pic16f18324.h: 2075: unsigned CHS4 :1;
[; ;pic16f18324.h: 2076: unsigned CHS5 :1;
[; ;pic16f18324.h: 2077: };
[; ;pic16f18324.h: 2078: struct {
[; ;pic16f18324.h: 2079: unsigned :1;
[; ;pic16f18324.h: 2080: unsigned GO :1;
[; ;pic16f18324.h: 2081: };
[; ;pic16f18324.h: 2082: } ADCON0bits_t;
[; ;pic16f18324.h: 2083: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f18324.h: 2143: extern volatile unsigned char ADCON1 @ 0x09E;
"2145
[; ;pic16f18324.h: 2145: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f18324.h: 2148: typedef union {
[; ;pic16f18324.h: 2149: struct {
[; ;pic16f18324.h: 2150: unsigned ADPREF :2;
[; ;pic16f18324.h: 2151: unsigned ADNREF :1;
[; ;pic16f18324.h: 2152: unsigned :1;
[; ;pic16f18324.h: 2153: unsigned ADCS :3;
[; ;pic16f18324.h: 2154: unsigned ADFM :1;
[; ;pic16f18324.h: 2155: };
[; ;pic16f18324.h: 2156: struct {
[; ;pic16f18324.h: 2157: unsigned ADPREF0 :1;
[; ;pic16f18324.h: 2158: unsigned ADPREF1 :1;
[; ;pic16f18324.h: 2159: unsigned :2;
[; ;pic16f18324.h: 2160: unsigned ADCS0 :1;
[; ;pic16f18324.h: 2161: unsigned ADCS1 :1;
[; ;pic16f18324.h: 2162: unsigned ADCS2 :1;
[; ;pic16f18324.h: 2163: };
[; ;pic16f18324.h: 2164: } ADCON1bits_t;
[; ;pic16f18324.h: 2165: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f18324.h: 2215: extern volatile unsigned char ADACT @ 0x09F;
"2217
[; ;pic16f18324.h: 2217: asm("ADACT equ 09Fh");
[; <" ADACT equ 09Fh ;# ">
[; ;pic16f18324.h: 2220: typedef union {
[; ;pic16f18324.h: 2221: struct {
[; ;pic16f18324.h: 2222: unsigned ADACT :5;
[; ;pic16f18324.h: 2223: };
[; ;pic16f18324.h: 2224: struct {
[; ;pic16f18324.h: 2225: unsigned ADACT0 :1;
[; ;pic16f18324.h: 2226: unsigned ADACT1 :1;
[; ;pic16f18324.h: 2227: unsigned ADACT2 :1;
[; ;pic16f18324.h: 2228: unsigned ADACT3 :1;
[; ;pic16f18324.h: 2229: unsigned ADACT4 :1;
[; ;pic16f18324.h: 2230: };
[; ;pic16f18324.h: 2231: } ADACTbits_t;
[; ;pic16f18324.h: 2232: extern volatile ADACTbits_t ADACTbits @ 0x09F;
[; ;pic16f18324.h: 2267: extern volatile unsigned char LATA @ 0x10C;
"2269
[; ;pic16f18324.h: 2269: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f18324.h: 2272: typedef union {
[; ;pic16f18324.h: 2273: struct {
[; ;pic16f18324.h: 2274: unsigned LATA0 :1;
[; ;pic16f18324.h: 2275: unsigned LATA1 :1;
[; ;pic16f18324.h: 2276: unsigned LATA2 :1;
[; ;pic16f18324.h: 2277: unsigned :1;
[; ;pic16f18324.h: 2278: unsigned LATA4 :1;
[; ;pic16f18324.h: 2279: unsigned LATA5 :1;
[; ;pic16f18324.h: 2280: };
[; ;pic16f18324.h: 2281: } LATAbits_t;
[; ;pic16f18324.h: 2282: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f18324.h: 2312: extern volatile unsigned char LATC @ 0x10E;
"2314
[; ;pic16f18324.h: 2314: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f18324.h: 2317: typedef union {
[; ;pic16f18324.h: 2318: struct {
[; ;pic16f18324.h: 2319: unsigned LATC0 :1;
[; ;pic16f18324.h: 2320: unsigned LATC1 :1;
[; ;pic16f18324.h: 2321: unsigned LATC2 :1;
[; ;pic16f18324.h: 2322: unsigned LATC3 :1;
[; ;pic16f18324.h: 2323: unsigned LATC4 :1;
[; ;pic16f18324.h: 2324: unsigned LATC5 :1;
[; ;pic16f18324.h: 2325: };
[; ;pic16f18324.h: 2326: } LATCbits_t;
[; ;pic16f18324.h: 2327: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f18324.h: 2362: extern volatile unsigned char CM1CON0 @ 0x111;
"2364
[; ;pic16f18324.h: 2364: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f18324.h: 2367: typedef union {
[; ;pic16f18324.h: 2368: struct {
[; ;pic16f18324.h: 2369: unsigned C1SYNC :1;
[; ;pic16f18324.h: 2370: unsigned C1HYS :1;
[; ;pic16f18324.h: 2371: unsigned C1SP :1;
[; ;pic16f18324.h: 2372: unsigned :1;
[; ;pic16f18324.h: 2373: unsigned C1POL :1;
[; ;pic16f18324.h: 2374: unsigned :1;
[; ;pic16f18324.h: 2375: unsigned C1OUT :1;
[; ;pic16f18324.h: 2376: unsigned C1ON :1;
[; ;pic16f18324.h: 2377: };
[; ;pic16f18324.h: 2378: } CM1CON0bits_t;
[; ;pic16f18324.h: 2379: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f18324.h: 2414: extern volatile unsigned char CM1CON1 @ 0x112;
"2416
[; ;pic16f18324.h: 2416: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f18324.h: 2419: typedef union {
[; ;pic16f18324.h: 2420: struct {
[; ;pic16f18324.h: 2421: unsigned C1NCH :3;
[; ;pic16f18324.h: 2422: unsigned C1PCH :3;
[; ;pic16f18324.h: 2423: unsigned C1INTN :1;
[; ;pic16f18324.h: 2424: unsigned C1INTP :1;
[; ;pic16f18324.h: 2425: };
[; ;pic16f18324.h: 2426: struct {
[; ;pic16f18324.h: 2427: unsigned C1NCH0 :1;
[; ;pic16f18324.h: 2428: unsigned C1NCH1 :1;
[; ;pic16f18324.h: 2429: unsigned C1NCH2 :1;
[; ;pic16f18324.h: 2430: unsigned C1PCH0 :1;
[; ;pic16f18324.h: 2431: unsigned C1PCH1 :1;
[; ;pic16f18324.h: 2432: unsigned C1PCH2 :1;
[; ;pic16f18324.h: 2433: };
[; ;pic16f18324.h: 2434: } CM1CON1bits_t;
[; ;pic16f18324.h: 2435: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f18324.h: 2490: extern volatile unsigned char CM2CON0 @ 0x113;
"2492
[; ;pic16f18324.h: 2492: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f18324.h: 2495: typedef union {
[; ;pic16f18324.h: 2496: struct {
[; ;pic16f18324.h: 2497: unsigned C2SYNC :1;
[; ;pic16f18324.h: 2498: unsigned C2HYS :1;
[; ;pic16f18324.h: 2499: unsigned C2SP :1;
[; ;pic16f18324.h: 2500: unsigned :1;
[; ;pic16f18324.h: 2501: unsigned C2POL :1;
[; ;pic16f18324.h: 2502: unsigned :1;
[; ;pic16f18324.h: 2503: unsigned C2OUT :1;
[; ;pic16f18324.h: 2504: unsigned C2ON :1;
[; ;pic16f18324.h: 2505: };
[; ;pic16f18324.h: 2506: } CM2CON0bits_t;
[; ;pic16f18324.h: 2507: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f18324.h: 2542: extern volatile unsigned char CM2CON1 @ 0x114;
"2544
[; ;pic16f18324.h: 2544: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f18324.h: 2547: typedef union {
[; ;pic16f18324.h: 2548: struct {
[; ;pic16f18324.h: 2549: unsigned C2NCH :3;
[; ;pic16f18324.h: 2550: unsigned C2PCH :3;
[; ;pic16f18324.h: 2551: unsigned C2INTN :1;
[; ;pic16f18324.h: 2552: unsigned C2INTP :1;
[; ;pic16f18324.h: 2553: };
[; ;pic16f18324.h: 2554: struct {
[; ;pic16f18324.h: 2555: unsigned C2NCH0 :1;
[; ;pic16f18324.h: 2556: unsigned C2NCH1 :1;
[; ;pic16f18324.h: 2557: unsigned C2NCH2 :1;
[; ;pic16f18324.h: 2558: unsigned C2PCH0 :1;
[; ;pic16f18324.h: 2559: unsigned C2PCH1 :1;
[; ;pic16f18324.h: 2560: unsigned C2PCH2 :1;
[; ;pic16f18324.h: 2561: };
[; ;pic16f18324.h: 2562: } CM2CON1bits_t;
[; ;pic16f18324.h: 2563: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f18324.h: 2618: extern volatile unsigned char CMOUT @ 0x115;
"2620
[; ;pic16f18324.h: 2620: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f18324.h: 2623: typedef union {
[; ;pic16f18324.h: 2624: struct {
[; ;pic16f18324.h: 2625: unsigned MC1OUT :1;
[; ;pic16f18324.h: 2626: unsigned MC2OUT :1;
[; ;pic16f18324.h: 2627: };
[; ;pic16f18324.h: 2628: } CMOUTbits_t;
[; ;pic16f18324.h: 2629: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f18324.h: 2644: extern volatile unsigned char BORCON @ 0x116;
"2646
[; ;pic16f18324.h: 2646: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f18324.h: 2649: typedef union {
[; ;pic16f18324.h: 2650: struct {
[; ;pic16f18324.h: 2651: unsigned BORRDY :1;
[; ;pic16f18324.h: 2652: unsigned :6;
[; ;pic16f18324.h: 2653: unsigned SBOREN :1;
[; ;pic16f18324.h: 2654: };
[; ;pic16f18324.h: 2655: } BORCONbits_t;
[; ;pic16f18324.h: 2656: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f18324.h: 2671: extern volatile unsigned char FVRCON @ 0x117;
"2673
[; ;pic16f18324.h: 2673: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f18324.h: 2676: typedef union {
[; ;pic16f18324.h: 2677: struct {
[; ;pic16f18324.h: 2678: unsigned ADFVR :2;
[; ;pic16f18324.h: 2679: unsigned CDAFVR :2;
[; ;pic16f18324.h: 2680: unsigned TSRNG :1;
[; ;pic16f18324.h: 2681: unsigned TSEN :1;
[; ;pic16f18324.h: 2682: unsigned FVRRDY :1;
[; ;pic16f18324.h: 2683: unsigned FVREN :1;
[; ;pic16f18324.h: 2684: };
[; ;pic16f18324.h: 2685: struct {
[; ;pic16f18324.h: 2686: unsigned ADFVR0 :1;
[; ;pic16f18324.h: 2687: unsigned ADFVR1 :1;
[; ;pic16f18324.h: 2688: unsigned CDAFVR0 :1;
[; ;pic16f18324.h: 2689: unsigned CDAFVR1 :1;
[; ;pic16f18324.h: 2690: };
[; ;pic16f18324.h: 2691: } FVRCONbits_t;
[; ;pic16f18324.h: 2692: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f18324.h: 2747: extern volatile unsigned char DACCON0 @ 0x118;
"2749
[; ;pic16f18324.h: 2749: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic16f18324.h: 2752: typedef union {
[; ;pic16f18324.h: 2753: struct {
[; ;pic16f18324.h: 2754: unsigned DAC1NSS :1;
[; ;pic16f18324.h: 2755: unsigned :1;
[; ;pic16f18324.h: 2756: unsigned DAC1PSS :2;
[; ;pic16f18324.h: 2757: unsigned :1;
[; ;pic16f18324.h: 2758: unsigned DAC1OE :1;
[; ;pic16f18324.h: 2759: unsigned :1;
[; ;pic16f18324.h: 2760: unsigned DAC1EN :1;
[; ;pic16f18324.h: 2761: };
[; ;pic16f18324.h: 2762: struct {
[; ;pic16f18324.h: 2763: unsigned :2;
[; ;pic16f18324.h: 2764: unsigned DAC1PSS0 :1;
[; ;pic16f18324.h: 2765: unsigned DAC1PSS1 :1;
[; ;pic16f18324.h: 2766: };
[; ;pic16f18324.h: 2767: } DACCON0bits_t;
[; ;pic16f18324.h: 2768: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic16f18324.h: 2803: extern volatile unsigned char DACCON1 @ 0x119;
"2805
[; ;pic16f18324.h: 2805: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic16f18324.h: 2808: typedef union {
[; ;pic16f18324.h: 2809: struct {
[; ;pic16f18324.h: 2810: unsigned DAC1R :5;
[; ;pic16f18324.h: 2811: };
[; ;pic16f18324.h: 2812: struct {
[; ;pic16f18324.h: 2813: unsigned DAC1R0 :1;
[; ;pic16f18324.h: 2814: unsigned DAC1R1 :1;
[; ;pic16f18324.h: 2815: unsigned DAC1R2 :1;
[; ;pic16f18324.h: 2816: unsigned DAC1R3 :1;
[; ;pic16f18324.h: 2817: unsigned DAC1R4 :1;
[; ;pic16f18324.h: 2818: };
[; ;pic16f18324.h: 2819: } DACCON1bits_t;
[; ;pic16f18324.h: 2820: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic16f18324.h: 2855: extern volatile unsigned char ANSELA @ 0x18C;
"2857
[; ;pic16f18324.h: 2857: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f18324.h: 2860: typedef union {
[; ;pic16f18324.h: 2861: struct {
[; ;pic16f18324.h: 2862: unsigned ANSA0 :1;
[; ;pic16f18324.h: 2863: unsigned ANSA1 :1;
[; ;pic16f18324.h: 2864: unsigned ANSA2 :1;
[; ;pic16f18324.h: 2865: unsigned :1;
[; ;pic16f18324.h: 2866: unsigned ANSA4 :1;
[; ;pic16f18324.h: 2867: unsigned ANSA5 :1;
[; ;pic16f18324.h: 2868: };
[; ;pic16f18324.h: 2869: } ANSELAbits_t;
[; ;pic16f18324.h: 2870: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f18324.h: 2900: extern volatile unsigned char ANSELC @ 0x18E;
"2902
[; ;pic16f18324.h: 2902: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f18324.h: 2905: typedef union {
[; ;pic16f18324.h: 2906: struct {
[; ;pic16f18324.h: 2907: unsigned ANSC0 :1;
[; ;pic16f18324.h: 2908: unsigned ANSC1 :1;
[; ;pic16f18324.h: 2909: unsigned ANSC2 :1;
[; ;pic16f18324.h: 2910: unsigned ANSC3 :1;
[; ;pic16f18324.h: 2911: unsigned ANSC4 :1;
[; ;pic16f18324.h: 2912: unsigned ANSC5 :1;
[; ;pic16f18324.h: 2913: };
[; ;pic16f18324.h: 2914: } ANSELCbits_t;
[; ;pic16f18324.h: 2915: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f18324.h: 2950: extern volatile unsigned char VREGCON @ 0x197;
"2952
[; ;pic16f18324.h: 2952: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic16f18324.h: 2955: typedef union {
[; ;pic16f18324.h: 2956: struct {
[; ;pic16f18324.h: 2957: unsigned :1;
[; ;pic16f18324.h: 2958: unsigned VREGPM :1;
[; ;pic16f18324.h: 2959: };
[; ;pic16f18324.h: 2960: } VREGCONbits_t;
[; ;pic16f18324.h: 2961: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic16f18324.h: 2971: extern volatile unsigned char RC1REG @ 0x199;
"2973
[; ;pic16f18324.h: 2973: asm("RC1REG equ 0199h");
[; <" RC1REG equ 0199h ;# ">
[; ;pic16f18324.h: 2976: extern volatile unsigned char RCREG @ 0x199;
"2978
[; ;pic16f18324.h: 2978: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f18324.h: 2980: extern volatile unsigned char RCREG1 @ 0x199;
"2982
[; ;pic16f18324.h: 2982: asm("RCREG1 equ 0199h");
[; <" RCREG1 equ 0199h ;# ">
[; ;pic16f18324.h: 2985: typedef union {
[; ;pic16f18324.h: 2986: struct {
[; ;pic16f18324.h: 2987: unsigned RC1REG :8;
[; ;pic16f18324.h: 2988: };
[; ;pic16f18324.h: 2989: } RC1REGbits_t;
[; ;pic16f18324.h: 2990: extern volatile RC1REGbits_t RC1REGbits @ 0x199;
[; ;pic16f18324.h: 2998: typedef union {
[; ;pic16f18324.h: 2999: struct {
[; ;pic16f18324.h: 3000: unsigned RC1REG :8;
[; ;pic16f18324.h: 3001: };
[; ;pic16f18324.h: 3002: } RCREGbits_t;
[; ;pic16f18324.h: 3003: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f18324.h: 3010: typedef union {
[; ;pic16f18324.h: 3011: struct {
[; ;pic16f18324.h: 3012: unsigned RC1REG :8;
[; ;pic16f18324.h: 3013: };
[; ;pic16f18324.h: 3014: } RCREG1bits_t;
[; ;pic16f18324.h: 3015: extern volatile RCREG1bits_t RCREG1bits @ 0x199;
[; ;pic16f18324.h: 3025: extern volatile unsigned char TX1REG @ 0x19A;
"3027
[; ;pic16f18324.h: 3027: asm("TX1REG equ 019Ah");
[; <" TX1REG equ 019Ah ;# ">
[; ;pic16f18324.h: 3030: extern volatile unsigned char TXREG1 @ 0x19A;
"3032
[; ;pic16f18324.h: 3032: asm("TXREG1 equ 019Ah");
[; <" TXREG1 equ 019Ah ;# ">
[; ;pic16f18324.h: 3034: extern volatile unsigned char TXREG @ 0x19A;
"3036
[; ;pic16f18324.h: 3036: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f18324.h: 3039: typedef union {
[; ;pic16f18324.h: 3040: struct {
[; ;pic16f18324.h: 3041: unsigned TX1REG :8;
[; ;pic16f18324.h: 3042: };
[; ;pic16f18324.h: 3043: } TX1REGbits_t;
[; ;pic16f18324.h: 3044: extern volatile TX1REGbits_t TX1REGbits @ 0x19A;
[; ;pic16f18324.h: 3052: typedef union {
[; ;pic16f18324.h: 3053: struct {
[; ;pic16f18324.h: 3054: unsigned TX1REG :8;
[; ;pic16f18324.h: 3055: };
[; ;pic16f18324.h: 3056: } TXREG1bits_t;
[; ;pic16f18324.h: 3057: extern volatile TXREG1bits_t TXREG1bits @ 0x19A;
[; ;pic16f18324.h: 3064: typedef union {
[; ;pic16f18324.h: 3065: struct {
[; ;pic16f18324.h: 3066: unsigned TX1REG :8;
[; ;pic16f18324.h: 3067: };
[; ;pic16f18324.h: 3068: } TXREGbits_t;
[; ;pic16f18324.h: 3069: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f18324.h: 3079: extern volatile unsigned short SP1BRG @ 0x19B;
"3081
[; ;pic16f18324.h: 3081: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16f18324.h: 3086: extern volatile unsigned char SP1BRGL @ 0x19B;
"3088
[; ;pic16f18324.h: 3088: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16f18324.h: 3091: extern volatile unsigned char SPBRG @ 0x19B;
"3093
[; ;pic16f18324.h: 3093: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f18324.h: 3095: extern volatile unsigned char SPBRG1 @ 0x19B;
"3097
[; ;pic16f18324.h: 3097: asm("SPBRG1 equ 019Bh");
[; <" SPBRG1 equ 019Bh ;# ">
[; ;pic16f18324.h: 3099: extern volatile unsigned char SPBRGL @ 0x19B;
"3101
[; ;pic16f18324.h: 3101: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f18324.h: 3104: typedef union {
[; ;pic16f18324.h: 3105: struct {
[; ;pic16f18324.h: 3106: unsigned SP1BRGL :8;
[; ;pic16f18324.h: 3107: };
[; ;pic16f18324.h: 3108: } SP1BRGLbits_t;
[; ;pic16f18324.h: 3109: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16f18324.h: 3117: typedef union {
[; ;pic16f18324.h: 3118: struct {
[; ;pic16f18324.h: 3119: unsigned SP1BRGL :8;
[; ;pic16f18324.h: 3120: };
[; ;pic16f18324.h: 3121: } SPBRGbits_t;
[; ;pic16f18324.h: 3122: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16f18324.h: 3129: typedef union {
[; ;pic16f18324.h: 3130: struct {
[; ;pic16f18324.h: 3131: unsigned SP1BRGL :8;
[; ;pic16f18324.h: 3132: };
[; ;pic16f18324.h: 3133: } SPBRG1bits_t;
[; ;pic16f18324.h: 3134: extern volatile SPBRG1bits_t SPBRG1bits @ 0x19B;
[; ;pic16f18324.h: 3141: typedef union {
[; ;pic16f18324.h: 3142: struct {
[; ;pic16f18324.h: 3143: unsigned SP1BRGL :8;
[; ;pic16f18324.h: 3144: };
[; ;pic16f18324.h: 3145: } SPBRGLbits_t;
[; ;pic16f18324.h: 3146: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f18324.h: 3156: extern volatile unsigned char SP1BRGH @ 0x19C;
"3158
[; ;pic16f18324.h: 3158: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16f18324.h: 3161: extern volatile unsigned char SPBRGH @ 0x19C;
"3163
[; ;pic16f18324.h: 3163: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f18324.h: 3165: extern volatile unsigned char SPBRGH1 @ 0x19C;
"3167
[; ;pic16f18324.h: 3167: asm("SPBRGH1 equ 019Ch");
[; <" SPBRGH1 equ 019Ch ;# ">
[; ;pic16f18324.h: 3170: typedef union {
[; ;pic16f18324.h: 3171: struct {
[; ;pic16f18324.h: 3172: unsigned SP1BRGH :8;
[; ;pic16f18324.h: 3173: };
[; ;pic16f18324.h: 3174: } SP1BRGHbits_t;
[; ;pic16f18324.h: 3175: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16f18324.h: 3183: typedef union {
[; ;pic16f18324.h: 3184: struct {
[; ;pic16f18324.h: 3185: unsigned SP1BRGH :8;
[; ;pic16f18324.h: 3186: };
[; ;pic16f18324.h: 3187: } SPBRGHbits_t;
[; ;pic16f18324.h: 3188: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f18324.h: 3195: typedef union {
[; ;pic16f18324.h: 3196: struct {
[; ;pic16f18324.h: 3197: unsigned SP1BRGH :8;
[; ;pic16f18324.h: 3198: };
[; ;pic16f18324.h: 3199: } SPBRGH1bits_t;
[; ;pic16f18324.h: 3200: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0x19C;
[; ;pic16f18324.h: 3210: extern volatile unsigned char RC1STA @ 0x19D;
"3212
[; ;pic16f18324.h: 3212: asm("RC1STA equ 019Dh");
[; <" RC1STA equ 019Dh ;# ">
[; ;pic16f18324.h: 3215: extern volatile unsigned char RCSTA1 @ 0x19D;
"3217
[; ;pic16f18324.h: 3217: asm("RCSTA1 equ 019Dh");
[; <" RCSTA1 equ 019Dh ;# ">
[; ;pic16f18324.h: 3219: extern volatile unsigned char RCSTA @ 0x19D;
"3221
[; ;pic16f18324.h: 3221: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f18324.h: 3224: typedef union {
[; ;pic16f18324.h: 3225: struct {
[; ;pic16f18324.h: 3226: unsigned RX9D :1;
[; ;pic16f18324.h: 3227: unsigned OERR :1;
[; ;pic16f18324.h: 3228: unsigned FERR :1;
[; ;pic16f18324.h: 3229: unsigned ADDEN :1;
[; ;pic16f18324.h: 3230: unsigned CREN :1;
[; ;pic16f18324.h: 3231: unsigned SREN :1;
[; ;pic16f18324.h: 3232: unsigned RX9 :1;
[; ;pic16f18324.h: 3233: unsigned SPEN :1;
[; ;pic16f18324.h: 3234: };
[; ;pic16f18324.h: 3235: } RC1STAbits_t;
[; ;pic16f18324.h: 3236: extern volatile RC1STAbits_t RC1STAbits @ 0x19D;
[; ;pic16f18324.h: 3279: typedef union {
[; ;pic16f18324.h: 3280: struct {
[; ;pic16f18324.h: 3281: unsigned RX9D :1;
[; ;pic16f18324.h: 3282: unsigned OERR :1;
[; ;pic16f18324.h: 3283: unsigned FERR :1;
[; ;pic16f18324.h: 3284: unsigned ADDEN :1;
[; ;pic16f18324.h: 3285: unsigned CREN :1;
[; ;pic16f18324.h: 3286: unsigned SREN :1;
[; ;pic16f18324.h: 3287: unsigned RX9 :1;
[; ;pic16f18324.h: 3288: unsigned SPEN :1;
[; ;pic16f18324.h: 3289: };
[; ;pic16f18324.h: 3290: } RCSTA1bits_t;
[; ;pic16f18324.h: 3291: extern volatile RCSTA1bits_t RCSTA1bits @ 0x19D;
[; ;pic16f18324.h: 3333: typedef union {
[; ;pic16f18324.h: 3334: struct {
[; ;pic16f18324.h: 3335: unsigned RX9D :1;
[; ;pic16f18324.h: 3336: unsigned OERR :1;
[; ;pic16f18324.h: 3337: unsigned FERR :1;
[; ;pic16f18324.h: 3338: unsigned ADDEN :1;
[; ;pic16f18324.h: 3339: unsigned CREN :1;
[; ;pic16f18324.h: 3340: unsigned SREN :1;
[; ;pic16f18324.h: 3341: unsigned RX9 :1;
[; ;pic16f18324.h: 3342: unsigned SPEN :1;
[; ;pic16f18324.h: 3343: };
[; ;pic16f18324.h: 3344: } RCSTAbits_t;
[; ;pic16f18324.h: 3345: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f18324.h: 3390: extern volatile unsigned char TX1STA @ 0x19E;
"3392
[; ;pic16f18324.h: 3392: asm("TX1STA equ 019Eh");
[; <" TX1STA equ 019Eh ;# ">
[; ;pic16f18324.h: 3395: extern volatile unsigned char TXSTA1 @ 0x19E;
"3397
[; ;pic16f18324.h: 3397: asm("TXSTA1 equ 019Eh");
[; <" TXSTA1 equ 019Eh ;# ">
[; ;pic16f18324.h: 3399: extern volatile unsigned char TXSTA @ 0x19E;
"3401
[; ;pic16f18324.h: 3401: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f18324.h: 3404: typedef union {
[; ;pic16f18324.h: 3405: struct {
[; ;pic16f18324.h: 3406: unsigned TX9D :1;
[; ;pic16f18324.h: 3407: unsigned TRMT :1;
[; ;pic16f18324.h: 3408: unsigned BRGH :1;
[; ;pic16f18324.h: 3409: unsigned SENDB :1;
[; ;pic16f18324.h: 3410: unsigned SYNC :1;
[; ;pic16f18324.h: 3411: unsigned TXEN :1;
[; ;pic16f18324.h: 3412: unsigned TX9 :1;
[; ;pic16f18324.h: 3413: unsigned CSRC :1;
[; ;pic16f18324.h: 3414: };
[; ;pic16f18324.h: 3415: } TX1STAbits_t;
[; ;pic16f18324.h: 3416: extern volatile TX1STAbits_t TX1STAbits @ 0x19E;
[; ;pic16f18324.h: 3459: typedef union {
[; ;pic16f18324.h: 3460: struct {
[; ;pic16f18324.h: 3461: unsigned TX9D :1;
[; ;pic16f18324.h: 3462: unsigned TRMT :1;
[; ;pic16f18324.h: 3463: unsigned BRGH :1;
[; ;pic16f18324.h: 3464: unsigned SENDB :1;
[; ;pic16f18324.h: 3465: unsigned SYNC :1;
[; ;pic16f18324.h: 3466: unsigned TXEN :1;
[; ;pic16f18324.h: 3467: unsigned TX9 :1;
[; ;pic16f18324.h: 3468: unsigned CSRC :1;
[; ;pic16f18324.h: 3469: };
[; ;pic16f18324.h: 3470: } TXSTA1bits_t;
[; ;pic16f18324.h: 3471: extern volatile TXSTA1bits_t TXSTA1bits @ 0x19E;
[; ;pic16f18324.h: 3513: typedef union {
[; ;pic16f18324.h: 3514: struct {
[; ;pic16f18324.h: 3515: unsigned TX9D :1;
[; ;pic16f18324.h: 3516: unsigned TRMT :1;
[; ;pic16f18324.h: 3517: unsigned BRGH :1;
[; ;pic16f18324.h: 3518: unsigned SENDB :1;
[; ;pic16f18324.h: 3519: unsigned SYNC :1;
[; ;pic16f18324.h: 3520: unsigned TXEN :1;
[; ;pic16f18324.h: 3521: unsigned TX9 :1;
[; ;pic16f18324.h: 3522: unsigned CSRC :1;
[; ;pic16f18324.h: 3523: };
[; ;pic16f18324.h: 3524: } TXSTAbits_t;
[; ;pic16f18324.h: 3525: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f18324.h: 3570: extern volatile unsigned char BAUD1CON @ 0x19F;
"3572
[; ;pic16f18324.h: 3572: asm("BAUD1CON equ 019Fh");
[; <" BAUD1CON equ 019Fh ;# ">
[; ;pic16f18324.h: 3575: extern volatile unsigned char BAUDCON1 @ 0x19F;
"3577
[; ;pic16f18324.h: 3577: asm("BAUDCON1 equ 019Fh");
[; <" BAUDCON1 equ 019Fh ;# ">
[; ;pic16f18324.h: 3579: extern volatile unsigned char BAUDCTL1 @ 0x19F;
"3581
[; ;pic16f18324.h: 3581: asm("BAUDCTL1 equ 019Fh");
[; <" BAUDCTL1 equ 019Fh ;# ">
[; ;pic16f18324.h: 3583: extern volatile unsigned char BAUDCON @ 0x19F;
"3585
[; ;pic16f18324.h: 3585: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f18324.h: 3587: extern volatile unsigned char BAUDCTL @ 0x19F;
"3589
[; ;pic16f18324.h: 3589: asm("BAUDCTL equ 019Fh");
[; <" BAUDCTL equ 019Fh ;# ">
[; ;pic16f18324.h: 3592: typedef union {
[; ;pic16f18324.h: 3593: struct {
[; ;pic16f18324.h: 3594: unsigned ABDEN :1;
[; ;pic16f18324.h: 3595: unsigned WUE :1;
[; ;pic16f18324.h: 3596: unsigned :1;
[; ;pic16f18324.h: 3597: unsigned BRG16 :1;
[; ;pic16f18324.h: 3598: unsigned SCKP :1;
[; ;pic16f18324.h: 3599: unsigned :1;
[; ;pic16f18324.h: 3600: unsigned RCIDL :1;
[; ;pic16f18324.h: 3601: unsigned ABDOVF :1;
[; ;pic16f18324.h: 3602: };
[; ;pic16f18324.h: 3603: } BAUD1CONbits_t;
[; ;pic16f18324.h: 3604: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0x19F;
[; ;pic16f18324.h: 3637: typedef union {
[; ;pic16f18324.h: 3638: struct {
[; ;pic16f18324.h: 3639: unsigned ABDEN :1;
[; ;pic16f18324.h: 3640: unsigned WUE :1;
[; ;pic16f18324.h: 3641: unsigned :1;
[; ;pic16f18324.h: 3642: unsigned BRG16 :1;
[; ;pic16f18324.h: 3643: unsigned SCKP :1;
[; ;pic16f18324.h: 3644: unsigned :1;
[; ;pic16f18324.h: 3645: unsigned RCIDL :1;
[; ;pic16f18324.h: 3646: unsigned ABDOVF :1;
[; ;pic16f18324.h: 3647: };
[; ;pic16f18324.h: 3648: } BAUDCON1bits_t;
[; ;pic16f18324.h: 3649: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0x19F;
[; ;pic16f18324.h: 3681: typedef union {
[; ;pic16f18324.h: 3682: struct {
[; ;pic16f18324.h: 3683: unsigned ABDEN :1;
[; ;pic16f18324.h: 3684: unsigned WUE :1;
[; ;pic16f18324.h: 3685: unsigned :1;
[; ;pic16f18324.h: 3686: unsigned BRG16 :1;
[; ;pic16f18324.h: 3687: unsigned SCKP :1;
[; ;pic16f18324.h: 3688: unsigned :1;
[; ;pic16f18324.h: 3689: unsigned RCIDL :1;
[; ;pic16f18324.h: 3690: unsigned ABDOVF :1;
[; ;pic16f18324.h: 3691: };
[; ;pic16f18324.h: 3692: } BAUDCTL1bits_t;
[; ;pic16f18324.h: 3693: extern volatile BAUDCTL1bits_t BAUDCTL1bits @ 0x19F;
[; ;pic16f18324.h: 3725: typedef union {
[; ;pic16f18324.h: 3726: struct {
[; ;pic16f18324.h: 3727: unsigned ABDEN :1;
[; ;pic16f18324.h: 3728: unsigned WUE :1;
[; ;pic16f18324.h: 3729: unsigned :1;
[; ;pic16f18324.h: 3730: unsigned BRG16 :1;
[; ;pic16f18324.h: 3731: unsigned SCKP :1;
[; ;pic16f18324.h: 3732: unsigned :1;
[; ;pic16f18324.h: 3733: unsigned RCIDL :1;
[; ;pic16f18324.h: 3734: unsigned ABDOVF :1;
[; ;pic16f18324.h: 3735: };
[; ;pic16f18324.h: 3736: } BAUDCONbits_t;
[; ;pic16f18324.h: 3737: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f18324.h: 3769: typedef union {
[; ;pic16f18324.h: 3770: struct {
[; ;pic16f18324.h: 3771: unsigned ABDEN :1;
[; ;pic16f18324.h: 3772: unsigned WUE :1;
[; ;pic16f18324.h: 3773: unsigned :1;
[; ;pic16f18324.h: 3774: unsigned BRG16 :1;
[; ;pic16f18324.h: 3775: unsigned SCKP :1;
[; ;pic16f18324.h: 3776: unsigned :1;
[; ;pic16f18324.h: 3777: unsigned RCIDL :1;
[; ;pic16f18324.h: 3778: unsigned ABDOVF :1;
[; ;pic16f18324.h: 3779: };
[; ;pic16f18324.h: 3780: } BAUDCTLbits_t;
[; ;pic16f18324.h: 3781: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0x19F;
[; ;pic16f18324.h: 3816: extern volatile unsigned char WPUA @ 0x20C;
"3818
[; ;pic16f18324.h: 3818: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f18324.h: 3821: typedef union {
[; ;pic16f18324.h: 3822: struct {
[; ;pic16f18324.h: 3823: unsigned WPUA0 :1;
[; ;pic16f18324.h: 3824: unsigned WPUA1 :1;
[; ;pic16f18324.h: 3825: unsigned WPUA2 :1;
[; ;pic16f18324.h: 3826: unsigned WPUA3 :1;
[; ;pic16f18324.h: 3827: unsigned WPUA4 :1;
[; ;pic16f18324.h: 3828: unsigned WPUA5 :1;
[; ;pic16f18324.h: 3829: };
[; ;pic16f18324.h: 3830: } WPUAbits_t;
[; ;pic16f18324.h: 3831: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f18324.h: 3866: extern volatile unsigned char WPUC @ 0x20E;
"3868
[; ;pic16f18324.h: 3868: asm("WPUC equ 020Eh");
[; <" WPUC equ 020Eh ;# ">
[; ;pic16f18324.h: 3871: typedef union {
[; ;pic16f18324.h: 3872: struct {
[; ;pic16f18324.h: 3873: unsigned WPUC0 :1;
[; ;pic16f18324.h: 3874: unsigned WPUC1 :1;
[; ;pic16f18324.h: 3875: unsigned WPUC2 :1;
[; ;pic16f18324.h: 3876: unsigned WPUC3 :1;
[; ;pic16f18324.h: 3877: unsigned WPUC4 :1;
[; ;pic16f18324.h: 3878: unsigned WPUC5 :1;
[; ;pic16f18324.h: 3879: };
[; ;pic16f18324.h: 3880: } WPUCbits_t;
[; ;pic16f18324.h: 3881: extern volatile WPUCbits_t WPUCbits @ 0x20E;
[; ;pic16f18324.h: 3916: extern volatile unsigned char SSP1BUF @ 0x211;
"3918
[; ;pic16f18324.h: 3918: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f18324.h: 3921: extern volatile unsigned char SSPBUF @ 0x211;
"3923
[; ;pic16f18324.h: 3923: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f18324.h: 3926: typedef union {
[; ;pic16f18324.h: 3927: struct {
[; ;pic16f18324.h: 3928: unsigned SSP1BUF0 :1;
[; ;pic16f18324.h: 3929: unsigned SSP1BUF1 :1;
[; ;pic16f18324.h: 3930: unsigned SSP1BUF2 :1;
[; ;pic16f18324.h: 3931: unsigned SSP1BUF3 :1;
[; ;pic16f18324.h: 3932: unsigned SSP1BUF4 :1;
[; ;pic16f18324.h: 3933: unsigned SSP1BUF5 :1;
[; ;pic16f18324.h: 3934: unsigned SSP1BUF6 :1;
[; ;pic16f18324.h: 3935: unsigned SSP1BUF7 :1;
[; ;pic16f18324.h: 3936: };
[; ;pic16f18324.h: 3937: struct {
[; ;pic16f18324.h: 3938: unsigned BUF :8;
[; ;pic16f18324.h: 3939: };
[; ;pic16f18324.h: 3940: struct {
[; ;pic16f18324.h: 3941: unsigned BUF0 :1;
[; ;pic16f18324.h: 3942: unsigned BUF1 :1;
[; ;pic16f18324.h: 3943: unsigned BUF2 :1;
[; ;pic16f18324.h: 3944: unsigned BUF3 :1;
[; ;pic16f18324.h: 3945: unsigned BUF4 :1;
[; ;pic16f18324.h: 3946: unsigned BUF5 :1;
[; ;pic16f18324.h: 3947: unsigned BUF6 :1;
[; ;pic16f18324.h: 3948: unsigned BUF7 :1;
[; ;pic16f18324.h: 3949: };
[; ;pic16f18324.h: 3950: struct {
[; ;pic16f18324.h: 3951: unsigned SSP1BUF :8;
[; ;pic16f18324.h: 3952: };
[; ;pic16f18324.h: 3953: } SSP1BUFbits_t;
[; ;pic16f18324.h: 3954: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f18324.h: 4047: typedef union {
[; ;pic16f18324.h: 4048: struct {
[; ;pic16f18324.h: 4049: unsigned SSP1BUF0 :1;
[; ;pic16f18324.h: 4050: unsigned SSP1BUF1 :1;
[; ;pic16f18324.h: 4051: unsigned SSP1BUF2 :1;
[; ;pic16f18324.h: 4052: unsigned SSP1BUF3 :1;
[; ;pic16f18324.h: 4053: unsigned SSP1BUF4 :1;
[; ;pic16f18324.h: 4054: unsigned SSP1BUF5 :1;
[; ;pic16f18324.h: 4055: unsigned SSP1BUF6 :1;
[; ;pic16f18324.h: 4056: unsigned SSP1BUF7 :1;
[; ;pic16f18324.h: 4057: };
[; ;pic16f18324.h: 4058: struct {
[; ;pic16f18324.h: 4059: unsigned BUF :8;
[; ;pic16f18324.h: 4060: };
[; ;pic16f18324.h: 4061: struct {
[; ;pic16f18324.h: 4062: unsigned BUF0 :1;
[; ;pic16f18324.h: 4063: unsigned BUF1 :1;
[; ;pic16f18324.h: 4064: unsigned BUF2 :1;
[; ;pic16f18324.h: 4065: unsigned BUF3 :1;
[; ;pic16f18324.h: 4066: unsigned BUF4 :1;
[; ;pic16f18324.h: 4067: unsigned BUF5 :1;
[; ;pic16f18324.h: 4068: unsigned BUF6 :1;
[; ;pic16f18324.h: 4069: unsigned BUF7 :1;
[; ;pic16f18324.h: 4070: };
[; ;pic16f18324.h: 4071: struct {
[; ;pic16f18324.h: 4072: unsigned SSP1BUF :8;
[; ;pic16f18324.h: 4073: };
[; ;pic16f18324.h: 4074: } SSPBUFbits_t;
[; ;pic16f18324.h: 4075: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f18324.h: 4170: extern volatile unsigned char SSP1ADD @ 0x212;
"4172
[; ;pic16f18324.h: 4172: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f18324.h: 4175: extern volatile unsigned char SSPADD @ 0x212;
"4177
[; ;pic16f18324.h: 4177: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f18324.h: 4180: typedef union {
[; ;pic16f18324.h: 4181: struct {
[; ;pic16f18324.h: 4182: unsigned SSP1ADD0 :1;
[; ;pic16f18324.h: 4183: unsigned SSP1ADD1 :1;
[; ;pic16f18324.h: 4184: unsigned SSP1ADD2 :1;
[; ;pic16f18324.h: 4185: unsigned SSP1ADD3 :1;
[; ;pic16f18324.h: 4186: unsigned SSP1ADD4 :1;
[; ;pic16f18324.h: 4187: unsigned SSP1ADD5 :1;
[; ;pic16f18324.h: 4188: unsigned SSP1ADD6 :1;
[; ;pic16f18324.h: 4189: unsigned SSP1ADD7 :1;
[; ;pic16f18324.h: 4190: };
[; ;pic16f18324.h: 4191: struct {
[; ;pic16f18324.h: 4192: unsigned ADD :8;
[; ;pic16f18324.h: 4193: };
[; ;pic16f18324.h: 4194: struct {
[; ;pic16f18324.h: 4195: unsigned ADD0 :1;
[; ;pic16f18324.h: 4196: unsigned ADD1 :1;
[; ;pic16f18324.h: 4197: unsigned ADD2 :1;
[; ;pic16f18324.h: 4198: unsigned ADD3 :1;
[; ;pic16f18324.h: 4199: unsigned ADD4 :1;
[; ;pic16f18324.h: 4200: unsigned ADD5 :1;
[; ;pic16f18324.h: 4201: unsigned ADD6 :1;
[; ;pic16f18324.h: 4202: unsigned ADD7 :1;
[; ;pic16f18324.h: 4203: };
[; ;pic16f18324.h: 4204: struct {
[; ;pic16f18324.h: 4205: unsigned SSP1ADD :8;
[; ;pic16f18324.h: 4206: };
[; ;pic16f18324.h: 4207: } SSP1ADDbits_t;
[; ;pic16f18324.h: 4208: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f18324.h: 4301: typedef union {
[; ;pic16f18324.h: 4302: struct {
[; ;pic16f18324.h: 4303: unsigned SSP1ADD0 :1;
[; ;pic16f18324.h: 4304: unsigned SSP1ADD1 :1;
[; ;pic16f18324.h: 4305: unsigned SSP1ADD2 :1;
[; ;pic16f18324.h: 4306: unsigned SSP1ADD3 :1;
[; ;pic16f18324.h: 4307: unsigned SSP1ADD4 :1;
[; ;pic16f18324.h: 4308: unsigned SSP1ADD5 :1;
[; ;pic16f18324.h: 4309: unsigned SSP1ADD6 :1;
[; ;pic16f18324.h: 4310: unsigned SSP1ADD7 :1;
[; ;pic16f18324.h: 4311: };
[; ;pic16f18324.h: 4312: struct {
[; ;pic16f18324.h: 4313: unsigned ADD :8;
[; ;pic16f18324.h: 4314: };
[; ;pic16f18324.h: 4315: struct {
[; ;pic16f18324.h: 4316: unsigned ADD0 :1;
[; ;pic16f18324.h: 4317: unsigned ADD1 :1;
[; ;pic16f18324.h: 4318: unsigned ADD2 :1;
[; ;pic16f18324.h: 4319: unsigned ADD3 :1;
[; ;pic16f18324.h: 4320: unsigned ADD4 :1;
[; ;pic16f18324.h: 4321: unsigned ADD5 :1;
[; ;pic16f18324.h: 4322: unsigned ADD6 :1;
[; ;pic16f18324.h: 4323: unsigned ADD7 :1;
[; ;pic16f18324.h: 4324: };
[; ;pic16f18324.h: 4325: struct {
[; ;pic16f18324.h: 4326: unsigned SSP1ADD :8;
[; ;pic16f18324.h: 4327: };
[; ;pic16f18324.h: 4328: } SSPADDbits_t;
[; ;pic16f18324.h: 4329: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f18324.h: 4424: extern volatile unsigned char SSP1MSK @ 0x213;
"4426
[; ;pic16f18324.h: 4426: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f18324.h: 4429: extern volatile unsigned char SSPMSK @ 0x213;
"4431
[; ;pic16f18324.h: 4431: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f18324.h: 4434: typedef union {
[; ;pic16f18324.h: 4435: struct {
[; ;pic16f18324.h: 4436: unsigned SSP1MSK0 :1;
[; ;pic16f18324.h: 4437: unsigned SSP1MSK1 :1;
[; ;pic16f18324.h: 4438: unsigned SSP1MSK2 :1;
[; ;pic16f18324.h: 4439: unsigned SSP1MSK3 :1;
[; ;pic16f18324.h: 4440: unsigned SSP1MSK4 :1;
[; ;pic16f18324.h: 4441: unsigned SSP1MSK5 :1;
[; ;pic16f18324.h: 4442: unsigned SSP1MSK6 :1;
[; ;pic16f18324.h: 4443: unsigned SSP1MSK7 :1;
[; ;pic16f18324.h: 4444: };
[; ;pic16f18324.h: 4445: struct {
[; ;pic16f18324.h: 4446: unsigned MSK :8;
[; ;pic16f18324.h: 4447: };
[; ;pic16f18324.h: 4448: struct {
[; ;pic16f18324.h: 4449: unsigned MSK0 :1;
[; ;pic16f18324.h: 4450: unsigned MSK1 :1;
[; ;pic16f18324.h: 4451: unsigned MSK2 :1;
[; ;pic16f18324.h: 4452: unsigned MSK3 :1;
[; ;pic16f18324.h: 4453: unsigned MSK4 :1;
[; ;pic16f18324.h: 4454: unsigned MSK5 :1;
[; ;pic16f18324.h: 4455: unsigned MSK6 :1;
[; ;pic16f18324.h: 4456: unsigned MSK7 :1;
[; ;pic16f18324.h: 4457: };
[; ;pic16f18324.h: 4458: struct {
[; ;pic16f18324.h: 4459: unsigned SSP1MSK :8;
[; ;pic16f18324.h: 4460: };
[; ;pic16f18324.h: 4461: } SSP1MSKbits_t;
[; ;pic16f18324.h: 4462: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f18324.h: 4555: typedef union {
[; ;pic16f18324.h: 4556: struct {
[; ;pic16f18324.h: 4557: unsigned SSP1MSK0 :1;
[; ;pic16f18324.h: 4558: unsigned SSP1MSK1 :1;
[; ;pic16f18324.h: 4559: unsigned SSP1MSK2 :1;
[; ;pic16f18324.h: 4560: unsigned SSP1MSK3 :1;
[; ;pic16f18324.h: 4561: unsigned SSP1MSK4 :1;
[; ;pic16f18324.h: 4562: unsigned SSP1MSK5 :1;
[; ;pic16f18324.h: 4563: unsigned SSP1MSK6 :1;
[; ;pic16f18324.h: 4564: unsigned SSP1MSK7 :1;
[; ;pic16f18324.h: 4565: };
[; ;pic16f18324.h: 4566: struct {
[; ;pic16f18324.h: 4567: unsigned MSK :8;
[; ;pic16f18324.h: 4568: };
[; ;pic16f18324.h: 4569: struct {
[; ;pic16f18324.h: 4570: unsigned MSK0 :1;
[; ;pic16f18324.h: 4571: unsigned MSK1 :1;
[; ;pic16f18324.h: 4572: unsigned MSK2 :1;
[; ;pic16f18324.h: 4573: unsigned MSK3 :1;
[; ;pic16f18324.h: 4574: unsigned MSK4 :1;
[; ;pic16f18324.h: 4575: unsigned MSK5 :1;
[; ;pic16f18324.h: 4576: unsigned MSK6 :1;
[; ;pic16f18324.h: 4577: unsigned MSK7 :1;
[; ;pic16f18324.h: 4578: };
[; ;pic16f18324.h: 4579: struct {
[; ;pic16f18324.h: 4580: unsigned SSP1MSK :8;
[; ;pic16f18324.h: 4581: };
[; ;pic16f18324.h: 4582: } SSPMSKbits_t;
[; ;pic16f18324.h: 4583: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f18324.h: 4678: extern volatile unsigned char SSP1STAT @ 0x214;
"4680
[; ;pic16f18324.h: 4680: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f18324.h: 4683: extern volatile unsigned char SSPSTAT @ 0x214;
"4685
[; ;pic16f18324.h: 4685: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f18324.h: 4688: typedef union {
[; ;pic16f18324.h: 4689: struct {
[; ;pic16f18324.h: 4690: unsigned BF :1;
[; ;pic16f18324.h: 4691: unsigned UA :1;
[; ;pic16f18324.h: 4692: unsigned R_nW :1;
[; ;pic16f18324.h: 4693: unsigned S :1;
[; ;pic16f18324.h: 4694: unsigned P :1;
[; ;pic16f18324.h: 4695: unsigned D_nA :1;
[; ;pic16f18324.h: 4696: unsigned CKE :1;
[; ;pic16f18324.h: 4697: unsigned SMP :1;
[; ;pic16f18324.h: 4698: };
[; ;pic16f18324.h: 4699: } SSP1STATbits_t;
[; ;pic16f18324.h: 4700: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f18324.h: 4743: typedef union {
[; ;pic16f18324.h: 4744: struct {
[; ;pic16f18324.h: 4745: unsigned BF :1;
[; ;pic16f18324.h: 4746: unsigned UA :1;
[; ;pic16f18324.h: 4747: unsigned R_nW :1;
[; ;pic16f18324.h: 4748: unsigned S :1;
[; ;pic16f18324.h: 4749: unsigned P :1;
[; ;pic16f18324.h: 4750: unsigned D_nA :1;
[; ;pic16f18324.h: 4751: unsigned CKE :1;
[; ;pic16f18324.h: 4752: unsigned SMP :1;
[; ;pic16f18324.h: 4753: };
[; ;pic16f18324.h: 4754: } SSPSTATbits_t;
[; ;pic16f18324.h: 4755: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f18324.h: 4800: extern volatile unsigned char SSP1CON1 @ 0x215;
"4802
[; ;pic16f18324.h: 4802: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f18324.h: 4805: extern volatile unsigned char SSPCON @ 0x215;
"4807
[; ;pic16f18324.h: 4807: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f18324.h: 4809: extern volatile unsigned char SSPCON1 @ 0x215;
"4811
[; ;pic16f18324.h: 4811: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f18324.h: 4813: extern volatile unsigned char SSP1CON @ 0x215;
"4815
[; ;pic16f18324.h: 4815: asm("SSP1CON equ 0215h");
[; <" SSP1CON equ 0215h ;# ">
[; ;pic16f18324.h: 4818: typedef union {
[; ;pic16f18324.h: 4819: struct {
[; ;pic16f18324.h: 4820: unsigned SSPM :4;
[; ;pic16f18324.h: 4821: unsigned CKP :1;
[; ;pic16f18324.h: 4822: unsigned SSPEN :1;
[; ;pic16f18324.h: 4823: unsigned SSPOV :1;
[; ;pic16f18324.h: 4824: unsigned WCOL :1;
[; ;pic16f18324.h: 4825: };
[; ;pic16f18324.h: 4826: struct {
[; ;pic16f18324.h: 4827: unsigned SSPM0 :1;
[; ;pic16f18324.h: 4828: unsigned SSPM1 :1;
[; ;pic16f18324.h: 4829: unsigned SSPM2 :1;
[; ;pic16f18324.h: 4830: unsigned SSPM3 :1;
[; ;pic16f18324.h: 4831: };
[; ;pic16f18324.h: 4832: } SSP1CON1bits_t;
[; ;pic16f18324.h: 4833: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f18324.h: 4881: typedef union {
[; ;pic16f18324.h: 4882: struct {
[; ;pic16f18324.h: 4883: unsigned SSPM :4;
[; ;pic16f18324.h: 4884: unsigned CKP :1;
[; ;pic16f18324.h: 4885: unsigned SSPEN :1;
[; ;pic16f18324.h: 4886: unsigned SSPOV :1;
[; ;pic16f18324.h: 4887: unsigned WCOL :1;
[; ;pic16f18324.h: 4888: };
[; ;pic16f18324.h: 4889: struct {
[; ;pic16f18324.h: 4890: unsigned SSPM0 :1;
[; ;pic16f18324.h: 4891: unsigned SSPM1 :1;
[; ;pic16f18324.h: 4892: unsigned SSPM2 :1;
[; ;pic16f18324.h: 4893: unsigned SSPM3 :1;
[; ;pic16f18324.h: 4894: };
[; ;pic16f18324.h: 4895: } SSPCONbits_t;
[; ;pic16f18324.h: 4896: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f18324.h: 4943: typedef union {
[; ;pic16f18324.h: 4944: struct {
[; ;pic16f18324.h: 4945: unsigned SSPM :4;
[; ;pic16f18324.h: 4946: unsigned CKP :1;
[; ;pic16f18324.h: 4947: unsigned SSPEN :1;
[; ;pic16f18324.h: 4948: unsigned SSPOV :1;
[; ;pic16f18324.h: 4949: unsigned WCOL :1;
[; ;pic16f18324.h: 4950: };
[; ;pic16f18324.h: 4951: struct {
[; ;pic16f18324.h: 4952: unsigned SSPM0 :1;
[; ;pic16f18324.h: 4953: unsigned SSPM1 :1;
[; ;pic16f18324.h: 4954: unsigned SSPM2 :1;
[; ;pic16f18324.h: 4955: unsigned SSPM3 :1;
[; ;pic16f18324.h: 4956: };
[; ;pic16f18324.h: 4957: } SSPCON1bits_t;
[; ;pic16f18324.h: 4958: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f18324.h: 5005: typedef union {
[; ;pic16f18324.h: 5006: struct {
[; ;pic16f18324.h: 5007: unsigned SSPM :4;
[; ;pic16f18324.h: 5008: unsigned CKP :1;
[; ;pic16f18324.h: 5009: unsigned SSPEN :1;
[; ;pic16f18324.h: 5010: unsigned SSPOV :1;
[; ;pic16f18324.h: 5011: unsigned WCOL :1;
[; ;pic16f18324.h: 5012: };
[; ;pic16f18324.h: 5013: struct {
[; ;pic16f18324.h: 5014: unsigned SSPM0 :1;
[; ;pic16f18324.h: 5015: unsigned SSPM1 :1;
[; ;pic16f18324.h: 5016: unsigned SSPM2 :1;
[; ;pic16f18324.h: 5017: unsigned SSPM3 :1;
[; ;pic16f18324.h: 5018: };
[; ;pic16f18324.h: 5019: } SSP1CONbits_t;
[; ;pic16f18324.h: 5020: extern volatile SSP1CONbits_t SSP1CONbits @ 0x215;
[; ;pic16f18324.h: 5070: extern volatile unsigned char SSP1CON2 @ 0x216;
"5072
[; ;pic16f18324.h: 5072: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f18324.h: 5075: extern volatile unsigned char SSPCON2 @ 0x216;
"5077
[; ;pic16f18324.h: 5077: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f18324.h: 5080: typedef union {
[; ;pic16f18324.h: 5081: struct {
[; ;pic16f18324.h: 5082: unsigned SEN :1;
[; ;pic16f18324.h: 5083: unsigned RSEN :1;
[; ;pic16f18324.h: 5084: unsigned PEN :1;
[; ;pic16f18324.h: 5085: unsigned RCEN :1;
[; ;pic16f18324.h: 5086: unsigned ACKEN :1;
[; ;pic16f18324.h: 5087: unsigned ACKDT :1;
[; ;pic16f18324.h: 5088: unsigned ACKSTAT :1;
[; ;pic16f18324.h: 5089: unsigned GCEN :1;
[; ;pic16f18324.h: 5090: };
[; ;pic16f18324.h: 5091: } SSP1CON2bits_t;
[; ;pic16f18324.h: 5092: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f18324.h: 5135: typedef union {
[; ;pic16f18324.h: 5136: struct {
[; ;pic16f18324.h: 5137: unsigned SEN :1;
[; ;pic16f18324.h: 5138: unsigned RSEN :1;
[; ;pic16f18324.h: 5139: unsigned PEN :1;
[; ;pic16f18324.h: 5140: unsigned RCEN :1;
[; ;pic16f18324.h: 5141: unsigned ACKEN :1;
[; ;pic16f18324.h: 5142: unsigned ACKDT :1;
[; ;pic16f18324.h: 5143: unsigned ACKSTAT :1;
[; ;pic16f18324.h: 5144: unsigned GCEN :1;
[; ;pic16f18324.h: 5145: };
[; ;pic16f18324.h: 5146: } SSPCON2bits_t;
[; ;pic16f18324.h: 5147: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f18324.h: 5192: extern volatile unsigned char SSP1CON3 @ 0x217;
"5194
[; ;pic16f18324.h: 5194: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f18324.h: 5197: extern volatile unsigned char SSPCON3 @ 0x217;
"5199
[; ;pic16f18324.h: 5199: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f18324.h: 5202: typedef union {
[; ;pic16f18324.h: 5203: struct {
[; ;pic16f18324.h: 5204: unsigned DHEN :1;
[; ;pic16f18324.h: 5205: unsigned AHEN :1;
[; ;pic16f18324.h: 5206: unsigned SBCDE :1;
[; ;pic16f18324.h: 5207: unsigned SDAHT :1;
[; ;pic16f18324.h: 5208: unsigned BOEN :1;
[; ;pic16f18324.h: 5209: unsigned SCIE :1;
[; ;pic16f18324.h: 5210: unsigned PCIE :1;
[; ;pic16f18324.h: 5211: unsigned ACKTIM :1;
[; ;pic16f18324.h: 5212: };
[; ;pic16f18324.h: 5213: } SSP1CON3bits_t;
[; ;pic16f18324.h: 5214: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f18324.h: 5257: typedef union {
[; ;pic16f18324.h: 5258: struct {
[; ;pic16f18324.h: 5259: unsigned DHEN :1;
[; ;pic16f18324.h: 5260: unsigned AHEN :1;
[; ;pic16f18324.h: 5261: unsigned SBCDE :1;
[; ;pic16f18324.h: 5262: unsigned SDAHT :1;
[; ;pic16f18324.h: 5263: unsigned BOEN :1;
[; ;pic16f18324.h: 5264: unsigned SCIE :1;
[; ;pic16f18324.h: 5265: unsigned PCIE :1;
[; ;pic16f18324.h: 5266: unsigned ACKTIM :1;
[; ;pic16f18324.h: 5267: };
[; ;pic16f18324.h: 5268: } SSPCON3bits_t;
[; ;pic16f18324.h: 5269: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f18324.h: 5314: extern volatile unsigned char ODCONA @ 0x28C;
"5316
[; ;pic16f18324.h: 5316: asm("ODCONA equ 028Ch");
[; <" ODCONA equ 028Ch ;# ">
[; ;pic16f18324.h: 5319: typedef union {
[; ;pic16f18324.h: 5320: struct {
[; ;pic16f18324.h: 5321: unsigned ODCA0 :1;
[; ;pic16f18324.h: 5322: unsigned ODCA1 :1;
[; ;pic16f18324.h: 5323: unsigned ODCA2 :1;
[; ;pic16f18324.h: 5324: unsigned :1;
[; ;pic16f18324.h: 5325: unsigned ODCA4 :1;
[; ;pic16f18324.h: 5326: unsigned ODCA5 :1;
[; ;pic16f18324.h: 5327: };
[; ;pic16f18324.h: 5328: } ODCONAbits_t;
[; ;pic16f18324.h: 5329: extern volatile ODCONAbits_t ODCONAbits @ 0x28C;
[; ;pic16f18324.h: 5359: extern volatile unsigned char ODCONC @ 0x28E;
"5361
[; ;pic16f18324.h: 5361: asm("ODCONC equ 028Eh");
[; <" ODCONC equ 028Eh ;# ">
[; ;pic16f18324.h: 5364: typedef union {
[; ;pic16f18324.h: 5365: struct {
[; ;pic16f18324.h: 5366: unsigned ODCC0 :1;
[; ;pic16f18324.h: 5367: unsigned ODCC1 :1;
[; ;pic16f18324.h: 5368: unsigned ODCC2 :1;
[; ;pic16f18324.h: 5369: unsigned ODCC3 :1;
[; ;pic16f18324.h: 5370: unsigned ODCC4 :1;
[; ;pic16f18324.h: 5371: unsigned ODCC5 :1;
[; ;pic16f18324.h: 5372: };
[; ;pic16f18324.h: 5373: } ODCONCbits_t;
[; ;pic16f18324.h: 5374: extern volatile ODCONCbits_t ODCONCbits @ 0x28E;
[; ;pic16f18324.h: 5409: extern volatile unsigned short CCPR1 @ 0x291;
"5411
[; ;pic16f18324.h: 5411: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16f18324.h: 5416: extern volatile unsigned char CCPR1L @ 0x291;
"5418
[; ;pic16f18324.h: 5418: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16f18324.h: 5421: typedef union {
[; ;pic16f18324.h: 5422: struct {
[; ;pic16f18324.h: 5423: unsigned CCPR1L :8;
[; ;pic16f18324.h: 5424: };
[; ;pic16f18324.h: 5425: } CCPR1Lbits_t;
[; ;pic16f18324.h: 5426: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16f18324.h: 5436: extern volatile unsigned char CCPR1H @ 0x292;
"5438
[; ;pic16f18324.h: 5438: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16f18324.h: 5441: typedef union {
[; ;pic16f18324.h: 5442: struct {
[; ;pic16f18324.h: 5443: unsigned CCPR1H :8;
[; ;pic16f18324.h: 5444: };
[; ;pic16f18324.h: 5445: } CCPR1Hbits_t;
[; ;pic16f18324.h: 5446: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16f18324.h: 5456: extern volatile unsigned char CCP1CON @ 0x293;
"5458
[; ;pic16f18324.h: 5458: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16f18324.h: 5461: typedef union {
[; ;pic16f18324.h: 5462: struct {
[; ;pic16f18324.h: 5463: unsigned CCP1MODE :4;
[; ;pic16f18324.h: 5464: unsigned CCP1FMT :1;
[; ;pic16f18324.h: 5465: unsigned CCP1OUT :1;
[; ;pic16f18324.h: 5466: unsigned :1;
[; ;pic16f18324.h: 5467: unsigned CCP1EN :1;
[; ;pic16f18324.h: 5468: };
[; ;pic16f18324.h: 5469: struct {
[; ;pic16f18324.h: 5470: unsigned CCP1MODE0 :1;
[; ;pic16f18324.h: 5471: unsigned CCP1MODE1 :1;
[; ;pic16f18324.h: 5472: unsigned CCP1MODE2 :1;
[; ;pic16f18324.h: 5473: unsigned CCP1MODE3 :1;
[; ;pic16f18324.h: 5474: };
[; ;pic16f18324.h: 5475: } CCP1CONbits_t;
[; ;pic16f18324.h: 5476: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16f18324.h: 5521: extern volatile unsigned char CCP1CAP @ 0x294;
"5523
[; ;pic16f18324.h: 5523: asm("CCP1CAP equ 0294h");
[; <" CCP1CAP equ 0294h ;# ">
[; ;pic16f18324.h: 5526: typedef union {
[; ;pic16f18324.h: 5527: struct {
[; ;pic16f18324.h: 5528: unsigned CCP1CTS :4;
[; ;pic16f18324.h: 5529: };
[; ;pic16f18324.h: 5530: struct {
[; ;pic16f18324.h: 5531: unsigned CCP1CTS0 :1;
[; ;pic16f18324.h: 5532: unsigned CCP1CTS1 :1;
[; ;pic16f18324.h: 5533: unsigned CCP1CTS2 :1;
[; ;pic16f18324.h: 5534: unsigned CCP1CTS3 :1;
[; ;pic16f18324.h: 5535: };
[; ;pic16f18324.h: 5536: } CCP1CAPbits_t;
[; ;pic16f18324.h: 5537: extern volatile CCP1CAPbits_t CCP1CAPbits @ 0x294;
[; ;pic16f18324.h: 5567: extern volatile unsigned short CCPR2 @ 0x295;
"5569
[; ;pic16f18324.h: 5569: asm("CCPR2 equ 0295h");
[; <" CCPR2 equ 0295h ;# ">
[; ;pic16f18324.h: 5574: extern volatile unsigned char CCPR2L @ 0x295;
"5576
[; ;pic16f18324.h: 5576: asm("CCPR2L equ 0295h");
[; <" CCPR2L equ 0295h ;# ">
[; ;pic16f18324.h: 5579: typedef union {
[; ;pic16f18324.h: 5580: struct {
[; ;pic16f18324.h: 5581: unsigned CCPR2L :8;
[; ;pic16f18324.h: 5582: };
[; ;pic16f18324.h: 5583: } CCPR2Lbits_t;
[; ;pic16f18324.h: 5584: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x295;
[; ;pic16f18324.h: 5594: extern volatile unsigned char CCPR2H @ 0x296;
"5596
[; ;pic16f18324.h: 5596: asm("CCPR2H equ 0296h");
[; <" CCPR2H equ 0296h ;# ">
[; ;pic16f18324.h: 5599: typedef union {
[; ;pic16f18324.h: 5600: struct {
[; ;pic16f18324.h: 5601: unsigned CCPR2H :8;
[; ;pic16f18324.h: 5602: };
[; ;pic16f18324.h: 5603: } CCPR2Hbits_t;
[; ;pic16f18324.h: 5604: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x296;
[; ;pic16f18324.h: 5614: extern volatile unsigned char CCP2CON @ 0x297;
"5616
[; ;pic16f18324.h: 5616: asm("CCP2CON equ 0297h");
[; <" CCP2CON equ 0297h ;# ">
[; ;pic16f18324.h: 5619: typedef union {
[; ;pic16f18324.h: 5620: struct {
[; ;pic16f18324.h: 5621: unsigned CCP2MODE :4;
[; ;pic16f18324.h: 5622: unsigned CCP2FMT :1;
[; ;pic16f18324.h: 5623: unsigned CCP2OUT :1;
[; ;pic16f18324.h: 5624: unsigned :1;
[; ;pic16f18324.h: 5625: unsigned CCP2EN :1;
[; ;pic16f18324.h: 5626: };
[; ;pic16f18324.h: 5627: struct {
[; ;pic16f18324.h: 5628: unsigned CCP2MODE0 :1;
[; ;pic16f18324.h: 5629: unsigned CCP2MODE1 :1;
[; ;pic16f18324.h: 5630: unsigned CCP2MODE2 :1;
[; ;pic16f18324.h: 5631: unsigned CCP2MODE3 :1;
[; ;pic16f18324.h: 5632: };
[; ;pic16f18324.h: 5633: } CCP2CONbits_t;
[; ;pic16f18324.h: 5634: extern volatile CCP2CONbits_t CCP2CONbits @ 0x297;
[; ;pic16f18324.h: 5679: extern volatile unsigned char CCP2CAP @ 0x298;
"5681
[; ;pic16f18324.h: 5681: asm("CCP2CAP equ 0298h");
[; <" CCP2CAP equ 0298h ;# ">
[; ;pic16f18324.h: 5684: typedef union {
[; ;pic16f18324.h: 5685: struct {
[; ;pic16f18324.h: 5686: unsigned CCP2CTS :4;
[; ;pic16f18324.h: 5687: };
[; ;pic16f18324.h: 5688: struct {
[; ;pic16f18324.h: 5689: unsigned CCP2CTS0 :1;
[; ;pic16f18324.h: 5690: unsigned CCP2CTS1 :1;
[; ;pic16f18324.h: 5691: unsigned CCP2CTS2 :1;
[; ;pic16f18324.h: 5692: unsigned CCP2CTS3 :1;
[; ;pic16f18324.h: 5693: };
[; ;pic16f18324.h: 5694: } CCP2CAPbits_t;
[; ;pic16f18324.h: 5695: extern volatile CCP2CAPbits_t CCP2CAPbits @ 0x298;
[; ;pic16f18324.h: 5725: extern volatile unsigned char CCPTMRS @ 0x29F;
"5727
[; ;pic16f18324.h: 5727: asm("CCPTMRS equ 029Fh");
[; <" CCPTMRS equ 029Fh ;# ">
[; ;pic16f18324.h: 5730: typedef union {
[; ;pic16f18324.h: 5731: struct {
[; ;pic16f18324.h: 5732: unsigned C1TSEL :2;
[; ;pic16f18324.h: 5733: unsigned C2TSEL :2;
[; ;pic16f18324.h: 5734: unsigned C3TSEL :2;
[; ;pic16f18324.h: 5735: unsigned C4TSEL :2;
[; ;pic16f18324.h: 5736: };
[; ;pic16f18324.h: 5737: struct {
[; ;pic16f18324.h: 5738: unsigned C1TSEL0 :1;
[; ;pic16f18324.h: 5739: unsigned C1TSEL1 :1;
[; ;pic16f18324.h: 5740: unsigned C2TSEL0 :1;
[; ;pic16f18324.h: 5741: unsigned C2TSEL1 :1;
[; ;pic16f18324.h: 5742: unsigned C3TSEL0 :1;
[; ;pic16f18324.h: 5743: unsigned C3TSEL1 :1;
[; ;pic16f18324.h: 5744: unsigned C4TSEL0 :1;
[; ;pic16f18324.h: 5745: unsigned C4TSEL1 :1;
[; ;pic16f18324.h: 5746: };
[; ;pic16f18324.h: 5747: } CCPTMRSbits_t;
[; ;pic16f18324.h: 5748: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0x29F;
[; ;pic16f18324.h: 5813: extern volatile unsigned char SLRCONA @ 0x30C;
"5815
[; ;pic16f18324.h: 5815: asm("SLRCONA equ 030Ch");
[; <" SLRCONA equ 030Ch ;# ">
[; ;pic16f18324.h: 5818: typedef union {
[; ;pic16f18324.h: 5819: struct {
[; ;pic16f18324.h: 5820: unsigned SLRA0 :1;
[; ;pic16f18324.h: 5821: unsigned SLRA1 :1;
[; ;pic16f18324.h: 5822: unsigned SLRA2 :1;
[; ;pic16f18324.h: 5823: unsigned :1;
[; ;pic16f18324.h: 5824: unsigned SLRA4 :1;
[; ;pic16f18324.h: 5825: unsigned SLRA5 :1;
[; ;pic16f18324.h: 5826: };
[; ;pic16f18324.h: 5827: } SLRCONAbits_t;
[; ;pic16f18324.h: 5828: extern volatile SLRCONAbits_t SLRCONAbits @ 0x30C;
[; ;pic16f18324.h: 5858: extern volatile unsigned char SLRCONC @ 0x30E;
"5860
[; ;pic16f18324.h: 5860: asm("SLRCONC equ 030Eh");
[; <" SLRCONC equ 030Eh ;# ">
[; ;pic16f18324.h: 5863: typedef union {
[; ;pic16f18324.h: 5864: struct {
[; ;pic16f18324.h: 5865: unsigned SLRC0 :1;
[; ;pic16f18324.h: 5866: unsigned SLRC1 :1;
[; ;pic16f18324.h: 5867: unsigned SLRC2 :1;
[; ;pic16f18324.h: 5868: unsigned SLRC3 :1;
[; ;pic16f18324.h: 5869: unsigned SLRC4 :1;
[; ;pic16f18324.h: 5870: unsigned SLRC5 :1;
[; ;pic16f18324.h: 5871: };
[; ;pic16f18324.h: 5872: } SLRCONCbits_t;
[; ;pic16f18324.h: 5873: extern volatile SLRCONCbits_t SLRCONCbits @ 0x30E;
[; ;pic16f18324.h: 5908: extern volatile unsigned short CCPR3 @ 0x311;
"5910
[; ;pic16f18324.h: 5910: asm("CCPR3 equ 0311h");
[; <" CCPR3 equ 0311h ;# ">
[; ;pic16f18324.h: 5915: extern volatile unsigned char CCPR3L @ 0x311;
"5917
[; ;pic16f18324.h: 5917: asm("CCPR3L equ 0311h");
[; <" CCPR3L equ 0311h ;# ">
[; ;pic16f18324.h: 5920: typedef union {
[; ;pic16f18324.h: 5921: struct {
[; ;pic16f18324.h: 5922: unsigned CCPR3L :8;
[; ;pic16f18324.h: 5923: };
[; ;pic16f18324.h: 5924: } CCPR3Lbits_t;
[; ;pic16f18324.h: 5925: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0x311;
[; ;pic16f18324.h: 5935: extern volatile unsigned char CCPR3H @ 0x312;
"5937
[; ;pic16f18324.h: 5937: asm("CCPR3H equ 0312h");
[; <" CCPR3H equ 0312h ;# ">
[; ;pic16f18324.h: 5940: typedef union {
[; ;pic16f18324.h: 5941: struct {
[; ;pic16f18324.h: 5942: unsigned CCPR3H :8;
[; ;pic16f18324.h: 5943: };
[; ;pic16f18324.h: 5944: } CCPR3Hbits_t;
[; ;pic16f18324.h: 5945: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0x312;
[; ;pic16f18324.h: 5955: extern volatile unsigned char CCP3CON @ 0x313;
"5957
[; ;pic16f18324.h: 5957: asm("CCP3CON equ 0313h");
[; <" CCP3CON equ 0313h ;# ">
[; ;pic16f18324.h: 5960: typedef union {
[; ;pic16f18324.h: 5961: struct {
[; ;pic16f18324.h: 5962: unsigned CCP3MODE :4;
[; ;pic16f18324.h: 5963: unsigned CCP3FMT :1;
[; ;pic16f18324.h: 5964: unsigned CCP3OUT :1;
[; ;pic16f18324.h: 5965: unsigned :1;
[; ;pic16f18324.h: 5966: unsigned CCP3EN :1;
[; ;pic16f18324.h: 5967: };
[; ;pic16f18324.h: 5968: struct {
[; ;pic16f18324.h: 5969: unsigned CCP3MODE0 :1;
[; ;pic16f18324.h: 5970: unsigned CCP3MODE1 :1;
[; ;pic16f18324.h: 5971: unsigned CCP3MODE2 :1;
[; ;pic16f18324.h: 5972: unsigned CCP3MODE3 :1;
[; ;pic16f18324.h: 5973: };
[; ;pic16f18324.h: 5974: } CCP3CONbits_t;
[; ;pic16f18324.h: 5975: extern volatile CCP3CONbits_t CCP3CONbits @ 0x313;
[; ;pic16f18324.h: 6020: extern volatile unsigned char CCP3CAP @ 0x314;
"6022
[; ;pic16f18324.h: 6022: asm("CCP3CAP equ 0314h");
[; <" CCP3CAP equ 0314h ;# ">
[; ;pic16f18324.h: 6025: typedef union {
[; ;pic16f18324.h: 6026: struct {
[; ;pic16f18324.h: 6027: unsigned CCP3CTS :4;
[; ;pic16f18324.h: 6028: };
[; ;pic16f18324.h: 6029: struct {
[; ;pic16f18324.h: 6030: unsigned CCP3CTS0 :1;
[; ;pic16f18324.h: 6031: unsigned CCP3CTS1 :1;
[; ;pic16f18324.h: 6032: unsigned CCP3CTS2 :1;
[; ;pic16f18324.h: 6033: unsigned CCP3CTS3 :1;
[; ;pic16f18324.h: 6034: };
[; ;pic16f18324.h: 6035: } CCP3CAPbits_t;
[; ;pic16f18324.h: 6036: extern volatile CCP3CAPbits_t CCP3CAPbits @ 0x314;
[; ;pic16f18324.h: 6066: extern volatile unsigned short CCPR4 @ 0x315;
"6068
[; ;pic16f18324.h: 6068: asm("CCPR4 equ 0315h");
[; <" CCPR4 equ 0315h ;# ">
[; ;pic16f18324.h: 6073: extern volatile unsigned char CCPR4L @ 0x315;
"6075
[; ;pic16f18324.h: 6075: asm("CCPR4L equ 0315h");
[; <" CCPR4L equ 0315h ;# ">
[; ;pic16f18324.h: 6078: typedef union {
[; ;pic16f18324.h: 6079: struct {
[; ;pic16f18324.h: 6080: unsigned CCPR4L :8;
[; ;pic16f18324.h: 6081: };
[; ;pic16f18324.h: 6082: } CCPR4Lbits_t;
[; ;pic16f18324.h: 6083: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0x315;
[; ;pic16f18324.h: 6093: extern volatile unsigned char CCPR4H @ 0x316;
"6095
[; ;pic16f18324.h: 6095: asm("CCPR4H equ 0316h");
[; <" CCPR4H equ 0316h ;# ">
[; ;pic16f18324.h: 6098: typedef union {
[; ;pic16f18324.h: 6099: struct {
[; ;pic16f18324.h: 6100: unsigned CCPR4H :8;
[; ;pic16f18324.h: 6101: };
[; ;pic16f18324.h: 6102: } CCPR4Hbits_t;
[; ;pic16f18324.h: 6103: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0x316;
[; ;pic16f18324.h: 6113: extern volatile unsigned char CCP4CON @ 0x317;
"6115
[; ;pic16f18324.h: 6115: asm("CCP4CON equ 0317h");
[; <" CCP4CON equ 0317h ;# ">
[; ;pic16f18324.h: 6118: typedef union {
[; ;pic16f18324.h: 6119: struct {
[; ;pic16f18324.h: 6120: unsigned CCP4MODE :4;
[; ;pic16f18324.h: 6121: unsigned CCP4FMT :1;
[; ;pic16f18324.h: 6122: unsigned CCP4OUT :1;
[; ;pic16f18324.h: 6123: unsigned :1;
[; ;pic16f18324.h: 6124: unsigned CCP4EN :1;
[; ;pic16f18324.h: 6125: };
[; ;pic16f18324.h: 6126: struct {
[; ;pic16f18324.h: 6127: unsigned CCP4MODE0 :1;
[; ;pic16f18324.h: 6128: unsigned CCP4MODE1 :1;
[; ;pic16f18324.h: 6129: unsigned CCP4MODE2 :1;
[; ;pic16f18324.h: 6130: unsigned CCP4MODE3 :1;
[; ;pic16f18324.h: 6131: };
[; ;pic16f18324.h: 6132: } CCP4CONbits_t;
[; ;pic16f18324.h: 6133: extern volatile CCP4CONbits_t CCP4CONbits @ 0x317;
[; ;pic16f18324.h: 6178: extern volatile unsigned char CCP4CAP @ 0x318;
"6180
[; ;pic16f18324.h: 6180: asm("CCP4CAP equ 0318h");
[; <" CCP4CAP equ 0318h ;# ">
[; ;pic16f18324.h: 6183: typedef union {
[; ;pic16f18324.h: 6184: struct {
[; ;pic16f18324.h: 6185: unsigned CCP4CTS :4;
[; ;pic16f18324.h: 6186: };
[; ;pic16f18324.h: 6187: struct {
[; ;pic16f18324.h: 6188: unsigned CCP4CTS0 :1;
[; ;pic16f18324.h: 6189: unsigned CCP4CTS1 :1;
[; ;pic16f18324.h: 6190: unsigned CCP4CTS2 :1;
[; ;pic16f18324.h: 6191: unsigned CCP4CTS3 :1;
[; ;pic16f18324.h: 6192: };
[; ;pic16f18324.h: 6193: } CCP4CAPbits_t;
[; ;pic16f18324.h: 6194: extern volatile CCP4CAPbits_t CCP4CAPbits @ 0x318;
[; ;pic16f18324.h: 6224: extern volatile unsigned char INLVLA @ 0x38C;
"6226
[; ;pic16f18324.h: 6226: asm("INLVLA equ 038Ch");
[; <" INLVLA equ 038Ch ;# ">
[; ;pic16f18324.h: 6229: typedef union {
[; ;pic16f18324.h: 6230: struct {
[; ;pic16f18324.h: 6231: unsigned INLVLA0 :1;
[; ;pic16f18324.h: 6232: unsigned INLVLA1 :1;
[; ;pic16f18324.h: 6233: unsigned INLVLA2 :1;
[; ;pic16f18324.h: 6234: unsigned INLVLA3 :1;
[; ;pic16f18324.h: 6235: unsigned INLVLA4 :1;
[; ;pic16f18324.h: 6236: unsigned INLVLA5 :1;
[; ;pic16f18324.h: 6237: };
[; ;pic16f18324.h: 6238: } INLVLAbits_t;
[; ;pic16f18324.h: 6239: extern volatile INLVLAbits_t INLVLAbits @ 0x38C;
[; ;pic16f18324.h: 6274: extern volatile unsigned char INLVLC @ 0x38E;
"6276
[; ;pic16f18324.h: 6276: asm("INLVLC equ 038Eh");
[; <" INLVLC equ 038Eh ;# ">
[; ;pic16f18324.h: 6279: typedef union {
[; ;pic16f18324.h: 6280: struct {
[; ;pic16f18324.h: 6281: unsigned INLVLC0 :1;
[; ;pic16f18324.h: 6282: unsigned INLVLC1 :1;
[; ;pic16f18324.h: 6283: unsigned INLVLC2 :1;
[; ;pic16f18324.h: 6284: unsigned INLVLC3 :1;
[; ;pic16f18324.h: 6285: unsigned INLVLC4 :1;
[; ;pic16f18324.h: 6286: unsigned INLVLC5 :1;
[; ;pic16f18324.h: 6287: };
[; ;pic16f18324.h: 6288: } INLVLCbits_t;
[; ;pic16f18324.h: 6289: extern volatile INLVLCbits_t INLVLCbits @ 0x38E;
[; ;pic16f18324.h: 6324: extern volatile unsigned char IOCAP @ 0x391;
"6326
[; ;pic16f18324.h: 6326: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f18324.h: 6329: typedef union {
[; ;pic16f18324.h: 6330: struct {
[; ;pic16f18324.h: 6331: unsigned IOCAP0 :1;
[; ;pic16f18324.h: 6332: unsigned IOCAP1 :1;
[; ;pic16f18324.h: 6333: unsigned IOCAP2 :1;
[; ;pic16f18324.h: 6334: unsigned IOCAP3 :1;
[; ;pic16f18324.h: 6335: unsigned IOCAP4 :1;
[; ;pic16f18324.h: 6336: unsigned IOCAP5 :1;
[; ;pic16f18324.h: 6337: };
[; ;pic16f18324.h: 6338: } IOCAPbits_t;
[; ;pic16f18324.h: 6339: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f18324.h: 6374: extern volatile unsigned char IOCAN @ 0x392;
"6376
[; ;pic16f18324.h: 6376: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f18324.h: 6379: typedef union {
[; ;pic16f18324.h: 6380: struct {
[; ;pic16f18324.h: 6381: unsigned IOCAN0 :1;
[; ;pic16f18324.h: 6382: unsigned IOCAN1 :1;
[; ;pic16f18324.h: 6383: unsigned IOCAN2 :1;
[; ;pic16f18324.h: 6384: unsigned IOCAN3 :1;
[; ;pic16f18324.h: 6385: unsigned IOCAN4 :1;
[; ;pic16f18324.h: 6386: unsigned IOCAN5 :1;
[; ;pic16f18324.h: 6387: };
[; ;pic16f18324.h: 6388: } IOCANbits_t;
[; ;pic16f18324.h: 6389: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f18324.h: 6424: extern volatile unsigned char IOCAF @ 0x393;
"6426
[; ;pic16f18324.h: 6426: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f18324.h: 6429: typedef union {
[; ;pic16f18324.h: 6430: struct {
[; ;pic16f18324.h: 6431: unsigned IOCAF0 :1;
[; ;pic16f18324.h: 6432: unsigned IOCAF1 :1;
[; ;pic16f18324.h: 6433: unsigned IOCAF2 :1;
[; ;pic16f18324.h: 6434: unsigned IOCAF3 :1;
[; ;pic16f18324.h: 6435: unsigned IOCAF4 :1;
[; ;pic16f18324.h: 6436: unsigned IOCAF5 :1;
[; ;pic16f18324.h: 6437: };
[; ;pic16f18324.h: 6438: } IOCAFbits_t;
[; ;pic16f18324.h: 6439: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f18324.h: 6474: extern volatile unsigned char IOCCP @ 0x397;
"6476
[; ;pic16f18324.h: 6476: asm("IOCCP equ 0397h");
[; <" IOCCP equ 0397h ;# ">
[; ;pic16f18324.h: 6479: typedef union {
[; ;pic16f18324.h: 6480: struct {
[; ;pic16f18324.h: 6481: unsigned IOCCP0 :1;
[; ;pic16f18324.h: 6482: unsigned IOCCP1 :1;
[; ;pic16f18324.h: 6483: unsigned IOCCP2 :1;
[; ;pic16f18324.h: 6484: unsigned IOCCP3 :1;
[; ;pic16f18324.h: 6485: unsigned IOCCP4 :1;
[; ;pic16f18324.h: 6486: unsigned IOCCP5 :1;
[; ;pic16f18324.h: 6487: };
[; ;pic16f18324.h: 6488: } IOCCPbits_t;
[; ;pic16f18324.h: 6489: extern volatile IOCCPbits_t IOCCPbits @ 0x397;
[; ;pic16f18324.h: 6524: extern volatile unsigned char IOCCN @ 0x398;
"6526
[; ;pic16f18324.h: 6526: asm("IOCCN equ 0398h");
[; <" IOCCN equ 0398h ;# ">
[; ;pic16f18324.h: 6529: typedef union {
[; ;pic16f18324.h: 6530: struct {
[; ;pic16f18324.h: 6531: unsigned IOCCN0 :1;
[; ;pic16f18324.h: 6532: unsigned IOCCN1 :1;
[; ;pic16f18324.h: 6533: unsigned IOCCN2 :1;
[; ;pic16f18324.h: 6534: unsigned IOCCN3 :1;
[; ;pic16f18324.h: 6535: unsigned IOCCN4 :1;
[; ;pic16f18324.h: 6536: unsigned IOCCN5 :1;
[; ;pic16f18324.h: 6537: };
[; ;pic16f18324.h: 6538: } IOCCNbits_t;
[; ;pic16f18324.h: 6539: extern volatile IOCCNbits_t IOCCNbits @ 0x398;
[; ;pic16f18324.h: 6574: extern volatile unsigned char IOCCF @ 0x399;
"6576
[; ;pic16f18324.h: 6576: asm("IOCCF equ 0399h");
[; <" IOCCF equ 0399h ;# ">
[; ;pic16f18324.h: 6579: typedef union {
[; ;pic16f18324.h: 6580: struct {
[; ;pic16f18324.h: 6581: unsigned IOCCF0 :1;
[; ;pic16f18324.h: 6582: unsigned IOCCF1 :1;
[; ;pic16f18324.h: 6583: unsigned IOCCF2 :1;
[; ;pic16f18324.h: 6584: unsigned IOCCF3 :1;
[; ;pic16f18324.h: 6585: unsigned IOCCF4 :1;
[; ;pic16f18324.h: 6586: unsigned IOCCF5 :1;
[; ;pic16f18324.h: 6587: };
[; ;pic16f18324.h: 6588: } IOCCFbits_t;
[; ;pic16f18324.h: 6589: extern volatile IOCCFbits_t IOCCFbits @ 0x399;
[; ;pic16f18324.h: 6624: extern volatile unsigned char CLKRCON @ 0x39A;
"6626
[; ;pic16f18324.h: 6626: asm("CLKRCON equ 039Ah");
[; <" CLKRCON equ 039Ah ;# ">
[; ;pic16f18324.h: 6629: typedef union {
[; ;pic16f18324.h: 6630: struct {
[; ;pic16f18324.h: 6631: unsigned CLKRDIV :3;
[; ;pic16f18324.h: 6632: unsigned CLKRDC :2;
[; ;pic16f18324.h: 6633: unsigned :2;
[; ;pic16f18324.h: 6634: unsigned CLKREN :1;
[; ;pic16f18324.h: 6635: };
[; ;pic16f18324.h: 6636: struct {
[; ;pic16f18324.h: 6637: unsigned CLKRDIV0 :1;
[; ;pic16f18324.h: 6638: unsigned CLKRDIV1 :1;
[; ;pic16f18324.h: 6639: unsigned CLKRDIV2 :1;
[; ;pic16f18324.h: 6640: unsigned CLKRDC0 :1;
[; ;pic16f18324.h: 6641: unsigned CLKRDC1 :1;
[; ;pic16f18324.h: 6642: };
[; ;pic16f18324.h: 6643: } CLKRCONbits_t;
[; ;pic16f18324.h: 6644: extern volatile CLKRCONbits_t CLKRCONbits @ 0x39A;
[; ;pic16f18324.h: 6689: extern volatile unsigned char MDCON @ 0x39C;
"6691
[; ;pic16f18324.h: 6691: asm("MDCON equ 039Ch");
[; <" MDCON equ 039Ch ;# ">
[; ;pic16f18324.h: 6694: typedef union {
[; ;pic16f18324.h: 6695: struct {
[; ;pic16f18324.h: 6696: unsigned MDBIT :1;
[; ;pic16f18324.h: 6697: unsigned :2;
[; ;pic16f18324.h: 6698: unsigned MDOUT :1;
[; ;pic16f18324.h: 6699: unsigned MDOPOL :1;
[; ;pic16f18324.h: 6700: unsigned :2;
[; ;pic16f18324.h: 6701: unsigned MDEN :1;
[; ;pic16f18324.h: 6702: };
[; ;pic16f18324.h: 6703: } MDCONbits_t;
[; ;pic16f18324.h: 6704: extern volatile MDCONbits_t MDCONbits @ 0x39C;
[; ;pic16f18324.h: 6729: extern volatile unsigned char MDSRC @ 0x39D;
"6731
[; ;pic16f18324.h: 6731: asm("MDSRC equ 039Dh");
[; <" MDSRC equ 039Dh ;# ">
[; ;pic16f18324.h: 6734: typedef union {
[; ;pic16f18324.h: 6735: struct {
[; ;pic16f18324.h: 6736: unsigned MDMS :4;
[; ;pic16f18324.h: 6737: };
[; ;pic16f18324.h: 6738: struct {
[; ;pic16f18324.h: 6739: unsigned MDMS0 :1;
[; ;pic16f18324.h: 6740: unsigned MDMS1 :1;
[; ;pic16f18324.h: 6741: unsigned MDMS2 :1;
[; ;pic16f18324.h: 6742: unsigned MDMS3 :1;
[; ;pic16f18324.h: 6743: };
[; ;pic16f18324.h: 6744: } MDSRCbits_t;
[; ;pic16f18324.h: 6745: extern volatile MDSRCbits_t MDSRCbits @ 0x39D;
[; ;pic16f18324.h: 6775: extern volatile unsigned char MDCARH @ 0x39E;
"6777
[; ;pic16f18324.h: 6777: asm("MDCARH equ 039Eh");
[; <" MDCARH equ 039Eh ;# ">
[; ;pic16f18324.h: 6780: typedef union {
[; ;pic16f18324.h: 6781: struct {
[; ;pic16f18324.h: 6782: unsigned MDCH :4;
[; ;pic16f18324.h: 6783: unsigned :1;
[; ;pic16f18324.h: 6784: unsigned MDCHSYNC :1;
[; ;pic16f18324.h: 6785: unsigned MDCHPOL :1;
[; ;pic16f18324.h: 6786: };
[; ;pic16f18324.h: 6787: struct {
[; ;pic16f18324.h: 6788: unsigned MDCH0 :1;
[; ;pic16f18324.h: 6789: unsigned MDCH1 :1;
[; ;pic16f18324.h: 6790: unsigned MDCH2 :1;
[; ;pic16f18324.h: 6791: unsigned MDCH3 :1;
[; ;pic16f18324.h: 6792: };
[; ;pic16f18324.h: 6793: } MDCARHbits_t;
[; ;pic16f18324.h: 6794: extern volatile MDCARHbits_t MDCARHbits @ 0x39E;
[; ;pic16f18324.h: 6834: extern volatile unsigned char MDCARL @ 0x39F;
"6836
[; ;pic16f18324.h: 6836: asm("MDCARL equ 039Fh");
[; <" MDCARL equ 039Fh ;# ">
[; ;pic16f18324.h: 6839: typedef union {
[; ;pic16f18324.h: 6840: struct {
[; ;pic16f18324.h: 6841: unsigned MDCL :4;
[; ;pic16f18324.h: 6842: unsigned :1;
[; ;pic16f18324.h: 6843: unsigned MDCLSYNC :1;
[; ;pic16f18324.h: 6844: unsigned MDCLPOL :1;
[; ;pic16f18324.h: 6845: };
[; ;pic16f18324.h: 6846: struct {
[; ;pic16f18324.h: 6847: unsigned MDCL0 :1;
[; ;pic16f18324.h: 6848: unsigned MDCL1 :1;
[; ;pic16f18324.h: 6849: unsigned MDCL2 :1;
[; ;pic16f18324.h: 6850: unsigned MDCL3 :1;
[; ;pic16f18324.h: 6851: };
[; ;pic16f18324.h: 6852: } MDCARLbits_t;
[; ;pic16f18324.h: 6853: extern volatile MDCARLbits_t MDCARLbits @ 0x39F;
[; ;pic16f18324.h: 6893: extern volatile unsigned short TMR3 @ 0x411;
"6895
[; ;pic16f18324.h: 6895: asm("TMR3 equ 0411h");
[; <" TMR3 equ 0411h ;# ">
[; ;pic16f18324.h: 6900: extern volatile unsigned char TMR3L @ 0x411;
"6902
[; ;pic16f18324.h: 6902: asm("TMR3L equ 0411h");
[; <" TMR3L equ 0411h ;# ">
[; ;pic16f18324.h: 6905: typedef union {
[; ;pic16f18324.h: 6906: struct {
[; ;pic16f18324.h: 6907: unsigned TMR3L :8;
[; ;pic16f18324.h: 6908: };
[; ;pic16f18324.h: 6909: } TMR3Lbits_t;
[; ;pic16f18324.h: 6910: extern volatile TMR3Lbits_t TMR3Lbits @ 0x411;
[; ;pic16f18324.h: 6920: extern volatile unsigned char TMR3H @ 0x412;
"6922
[; ;pic16f18324.h: 6922: asm("TMR3H equ 0412h");
[; <" TMR3H equ 0412h ;# ">
[; ;pic16f18324.h: 6925: typedef union {
[; ;pic16f18324.h: 6926: struct {
[; ;pic16f18324.h: 6927: unsigned TMR3H :8;
[; ;pic16f18324.h: 6928: };
[; ;pic16f18324.h: 6929: } TMR3Hbits_t;
[; ;pic16f18324.h: 6930: extern volatile TMR3Hbits_t TMR3Hbits @ 0x412;
[; ;pic16f18324.h: 6940: extern volatile unsigned char T3CON @ 0x413;
"6942
[; ;pic16f18324.h: 6942: asm("T3CON equ 0413h");
[; <" T3CON equ 0413h ;# ">
[; ;pic16f18324.h: 6945: typedef union {
[; ;pic16f18324.h: 6946: struct {
[; ;pic16f18324.h: 6947: unsigned TMR3ON :1;
[; ;pic16f18324.h: 6948: unsigned :1;
[; ;pic16f18324.h: 6949: unsigned T3SYNC :1;
[; ;pic16f18324.h: 6950: unsigned T3SOSC :1;
[; ;pic16f18324.h: 6951: unsigned T3CKPS :2;
[; ;pic16f18324.h: 6952: unsigned TMR3CS :2;
[; ;pic16f18324.h: 6953: };
[; ;pic16f18324.h: 6954: struct {
[; ;pic16f18324.h: 6955: unsigned :4;
[; ;pic16f18324.h: 6956: unsigned T3CKPS0 :1;
[; ;pic16f18324.h: 6957: unsigned T3CKPS1 :1;
[; ;pic16f18324.h: 6958: unsigned TMR3CS0 :1;
[; ;pic16f18324.h: 6959: unsigned TMR3CS1 :1;
[; ;pic16f18324.h: 6960: };
[; ;pic16f18324.h: 6961: } T3CONbits_t;
[; ;pic16f18324.h: 6962: extern volatile T3CONbits_t T3CONbits @ 0x413;
[; ;pic16f18324.h: 7012: extern volatile unsigned char T3GCON @ 0x414;
"7014
[; ;pic16f18324.h: 7014: asm("T3GCON equ 0414h");
[; <" T3GCON equ 0414h ;# ">
[; ;pic16f18324.h: 7017: typedef union {
[; ;pic16f18324.h: 7018: struct {
[; ;pic16f18324.h: 7019: unsigned T3GSS :2;
[; ;pic16f18324.h: 7020: unsigned T3GVAL :1;
[; ;pic16f18324.h: 7021: unsigned T3GGO_nDONE :1;
[; ;pic16f18324.h: 7022: unsigned T3GSPM :1;
[; ;pic16f18324.h: 7023: unsigned T3GTM :1;
[; ;pic16f18324.h: 7024: unsigned T3GPOL :1;
[; ;pic16f18324.h: 7025: unsigned TMR3GE :1;
[; ;pic16f18324.h: 7026: };
[; ;pic16f18324.h: 7027: struct {
[; ;pic16f18324.h: 7028: unsigned T3GSS0 :1;
[; ;pic16f18324.h: 7029: unsigned T3GSS1 :1;
[; ;pic16f18324.h: 7030: };
[; ;pic16f18324.h: 7031: } T3GCONbits_t;
[; ;pic16f18324.h: 7032: extern volatile T3GCONbits_t T3GCONbits @ 0x414;
[; ;pic16f18324.h: 7082: extern volatile unsigned char TMR4 @ 0x415;
"7084
[; ;pic16f18324.h: 7084: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16f18324.h: 7087: typedef union {
[; ;pic16f18324.h: 7088: struct {
[; ;pic16f18324.h: 7089: unsigned TMR4 :8;
[; ;pic16f18324.h: 7090: };
[; ;pic16f18324.h: 7091: } TMR4bits_t;
[; ;pic16f18324.h: 7092: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16f18324.h: 7102: extern volatile unsigned char PR4 @ 0x416;
"7104
[; ;pic16f18324.h: 7104: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16f18324.h: 7107: typedef union {
[; ;pic16f18324.h: 7108: struct {
[; ;pic16f18324.h: 7109: unsigned PR4 :8;
[; ;pic16f18324.h: 7110: };
[; ;pic16f18324.h: 7111: } PR4bits_t;
[; ;pic16f18324.h: 7112: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16f18324.h: 7122: extern volatile unsigned char T4CON @ 0x417;
"7124
[; ;pic16f18324.h: 7124: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16f18324.h: 7127: typedef union {
[; ;pic16f18324.h: 7128: struct {
[; ;pic16f18324.h: 7129: unsigned T4CKPS :2;
[; ;pic16f18324.h: 7130: unsigned TMR4ON :1;
[; ;pic16f18324.h: 7131: unsigned T4OUTPS :4;
[; ;pic16f18324.h: 7132: };
[; ;pic16f18324.h: 7133: struct {
[; ;pic16f18324.h: 7134: unsigned T4CKPS0 :1;
[; ;pic16f18324.h: 7135: unsigned T4CKPS1 :1;
[; ;pic16f18324.h: 7136: unsigned :1;
[; ;pic16f18324.h: 7137: unsigned T4OUTPS0 :1;
[; ;pic16f18324.h: 7138: unsigned T4OUTPS1 :1;
[; ;pic16f18324.h: 7139: unsigned T4OUTPS2 :1;
[; ;pic16f18324.h: 7140: unsigned T4OUTPS3 :1;
[; ;pic16f18324.h: 7141: };
[; ;pic16f18324.h: 7142: } T4CONbits_t;
[; ;pic16f18324.h: 7143: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16f18324.h: 7193: extern volatile unsigned short TMR5 @ 0x418;
"7195
[; ;pic16f18324.h: 7195: asm("TMR5 equ 0418h");
[; <" TMR5 equ 0418h ;# ">
[; ;pic16f18324.h: 7200: extern volatile unsigned char TMR5L @ 0x418;
"7202
[; ;pic16f18324.h: 7202: asm("TMR5L equ 0418h");
[; <" TMR5L equ 0418h ;# ">
[; ;pic16f18324.h: 7205: typedef union {
[; ;pic16f18324.h: 7206: struct {
[; ;pic16f18324.h: 7207: unsigned TMR5L :8;
[; ;pic16f18324.h: 7208: };
[; ;pic16f18324.h: 7209: } TMR5Lbits_t;
[; ;pic16f18324.h: 7210: extern volatile TMR5Lbits_t TMR5Lbits @ 0x418;
[; ;pic16f18324.h: 7220: extern volatile unsigned char TMR5H @ 0x419;
"7222
[; ;pic16f18324.h: 7222: asm("TMR5H equ 0419h");
[; <" TMR5H equ 0419h ;# ">
[; ;pic16f18324.h: 7225: typedef union {
[; ;pic16f18324.h: 7226: struct {
[; ;pic16f18324.h: 7227: unsigned TMR5H :8;
[; ;pic16f18324.h: 7228: };
[; ;pic16f18324.h: 7229: } TMR5Hbits_t;
[; ;pic16f18324.h: 7230: extern volatile TMR5Hbits_t TMR5Hbits @ 0x419;
[; ;pic16f18324.h: 7240: extern volatile unsigned char T5CON @ 0x41A;
"7242
[; ;pic16f18324.h: 7242: asm("T5CON equ 041Ah");
[; <" T5CON equ 041Ah ;# ">
[; ;pic16f18324.h: 7245: typedef union {
[; ;pic16f18324.h: 7246: struct {
[; ;pic16f18324.h: 7247: unsigned TMR5ON :1;
[; ;pic16f18324.h: 7248: unsigned :1;
[; ;pic16f18324.h: 7249: unsigned T5SYNC :1;
[; ;pic16f18324.h: 7250: unsigned T5SOSC :1;
[; ;pic16f18324.h: 7251: unsigned T5CKPS :2;
[; ;pic16f18324.h: 7252: unsigned TMR5CS :2;
[; ;pic16f18324.h: 7253: };
[; ;pic16f18324.h: 7254: struct {
[; ;pic16f18324.h: 7255: unsigned :4;
[; ;pic16f18324.h: 7256: unsigned T5CKPS0 :1;
[; ;pic16f18324.h: 7257: unsigned T5CKPS1 :1;
[; ;pic16f18324.h: 7258: unsigned TMR5CS0 :1;
[; ;pic16f18324.h: 7259: unsigned TMR5CS1 :1;
[; ;pic16f18324.h: 7260: };
[; ;pic16f18324.h: 7261: } T5CONbits_t;
[; ;pic16f18324.h: 7262: extern volatile T5CONbits_t T5CONbits @ 0x41A;
[; ;pic16f18324.h: 7312: extern volatile unsigned char T5GCON @ 0x41B;
"7314
[; ;pic16f18324.h: 7314: asm("T5GCON equ 041Bh");
[; <" T5GCON equ 041Bh ;# ">
[; ;pic16f18324.h: 7317: typedef union {
[; ;pic16f18324.h: 7318: struct {
[; ;pic16f18324.h: 7319: unsigned T5GSS :2;
[; ;pic16f18324.h: 7320: unsigned T5GVAL :1;
[; ;pic16f18324.h: 7321: unsigned T5GGO_nDONE :1;
[; ;pic16f18324.h: 7322: unsigned T5GSPM :1;
[; ;pic16f18324.h: 7323: unsigned T5GTM :1;
[; ;pic16f18324.h: 7324: unsigned T5GPOL :1;
[; ;pic16f18324.h: 7325: unsigned TMR5GE :1;
[; ;pic16f18324.h: 7326: };
[; ;pic16f18324.h: 7327: struct {
[; ;pic16f18324.h: 7328: unsigned T5GSS0 :1;
[; ;pic16f18324.h: 7329: unsigned T5GSS1 :1;
[; ;pic16f18324.h: 7330: };
[; ;pic16f18324.h: 7331: } T5GCONbits_t;
[; ;pic16f18324.h: 7332: extern volatile T5GCONbits_t T5GCONbits @ 0x41B;
[; ;pic16f18324.h: 7382: extern volatile unsigned char TMR6 @ 0x41C;
"7384
[; ;pic16f18324.h: 7384: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16f18324.h: 7387: typedef union {
[; ;pic16f18324.h: 7388: struct {
[; ;pic16f18324.h: 7389: unsigned TMR6 :8;
[; ;pic16f18324.h: 7390: };
[; ;pic16f18324.h: 7391: } TMR6bits_t;
[; ;pic16f18324.h: 7392: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16f18324.h: 7402: extern volatile unsigned char PR6 @ 0x41D;
"7404
[; ;pic16f18324.h: 7404: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16f18324.h: 7407: typedef union {
[; ;pic16f18324.h: 7408: struct {
[; ;pic16f18324.h: 7409: unsigned PR6 :8;
[; ;pic16f18324.h: 7410: };
[; ;pic16f18324.h: 7411: } PR6bits_t;
[; ;pic16f18324.h: 7412: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16f18324.h: 7422: extern volatile unsigned char T6CON @ 0x41E;
"7424
[; ;pic16f18324.h: 7424: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16f18324.h: 7427: typedef union {
[; ;pic16f18324.h: 7428: struct {
[; ;pic16f18324.h: 7429: unsigned T6CKPS :2;
[; ;pic16f18324.h: 7430: unsigned TMR6ON :1;
[; ;pic16f18324.h: 7431: unsigned T6OUTPS :4;
[; ;pic16f18324.h: 7432: };
[; ;pic16f18324.h: 7433: struct {
[; ;pic16f18324.h: 7434: unsigned T6CKPS0 :1;
[; ;pic16f18324.h: 7435: unsigned T6CKPS1 :1;
[; ;pic16f18324.h: 7436: unsigned :1;
[; ;pic16f18324.h: 7437: unsigned T6OUTPS0 :1;
[; ;pic16f18324.h: 7438: unsigned T6OUTPS1 :1;
[; ;pic16f18324.h: 7439: unsigned T6OUTPS2 :1;
[; ;pic16f18324.h: 7440: unsigned T6OUTPS3 :1;
[; ;pic16f18324.h: 7441: };
[; ;pic16f18324.h: 7442: } T6CONbits_t;
[; ;pic16f18324.h: 7443: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16f18324.h: 7493: extern volatile unsigned char CCDCON @ 0x41F;
"7495
[; ;pic16f18324.h: 7495: asm("CCDCON equ 041Fh");
[; <" CCDCON equ 041Fh ;# ">
[; ;pic16f18324.h: 7498: typedef union {
[; ;pic16f18324.h: 7499: struct {
[; ;pic16f18324.h: 7500: unsigned CCDS :2;
[; ;pic16f18324.h: 7501: unsigned :5;
[; ;pic16f18324.h: 7502: unsigned CCDEN :1;
[; ;pic16f18324.h: 7503: };
[; ;pic16f18324.h: 7504: struct {
[; ;pic16f18324.h: 7505: unsigned CCDS0 :1;
[; ;pic16f18324.h: 7506: unsigned CCDS1 :1;
[; ;pic16f18324.h: 7507: };
[; ;pic16f18324.h: 7508: } CCDCONbits_t;
[; ;pic16f18324.h: 7509: extern volatile CCDCONbits_t CCDCONbits @ 0x41F;
[; ;pic16f18324.h: 7535: extern volatile unsigned short long NCO1ACC @ 0x498;
"7538
[; ;pic16f18324.h: 7538: asm("NCO1ACC equ 0498h");
[; <" NCO1ACC equ 0498h ;# ">
[; ;pic16f18324.h: 7543: extern volatile unsigned char NCO1ACCL @ 0x498;
"7545
[; ;pic16f18324.h: 7545: asm("NCO1ACCL equ 0498h");
[; <" NCO1ACCL equ 0498h ;# ">
[; ;pic16f18324.h: 7548: typedef union {
[; ;pic16f18324.h: 7549: struct {
[; ;pic16f18324.h: 7550: unsigned NCO1ACC :8;
[; ;pic16f18324.h: 7551: };
[; ;pic16f18324.h: 7552: } NCO1ACCLbits_t;
[; ;pic16f18324.h: 7553: extern volatile NCO1ACCLbits_t NCO1ACCLbits @ 0x498;
[; ;pic16f18324.h: 7563: extern volatile unsigned char NCO1ACCH @ 0x499;
"7565
[; ;pic16f18324.h: 7565: asm("NCO1ACCH equ 0499h");
[; <" NCO1ACCH equ 0499h ;# ">
[; ;pic16f18324.h: 7568: typedef union {
[; ;pic16f18324.h: 7569: struct {
[; ;pic16f18324.h: 7570: unsigned NCO1ACC :8;
[; ;pic16f18324.h: 7571: };
[; ;pic16f18324.h: 7572: } NCO1ACCHbits_t;
[; ;pic16f18324.h: 7573: extern volatile NCO1ACCHbits_t NCO1ACCHbits @ 0x499;
[; ;pic16f18324.h: 7583: extern volatile unsigned char NCO1ACCU @ 0x49A;
"7585
[; ;pic16f18324.h: 7585: asm("NCO1ACCU equ 049Ah");
[; <" NCO1ACCU equ 049Ah ;# ">
[; ;pic16f18324.h: 7588: typedef union {
[; ;pic16f18324.h: 7589: struct {
[; ;pic16f18324.h: 7590: unsigned NCO1ACC :4;
[; ;pic16f18324.h: 7591: };
[; ;pic16f18324.h: 7592: } NCO1ACCUbits_t;
[; ;pic16f18324.h: 7593: extern volatile NCO1ACCUbits_t NCO1ACCUbits @ 0x49A;
[; ;pic16f18324.h: 7604: extern volatile unsigned short long NCO1INC @ 0x49B;
"7607
[; ;pic16f18324.h: 7607: asm("NCO1INC equ 049Bh");
[; <" NCO1INC equ 049Bh ;# ">
[; ;pic16f18324.h: 7612: extern volatile unsigned char NCO1INCL @ 0x49B;
"7614
[; ;pic16f18324.h: 7614: asm("NCO1INCL equ 049Bh");
[; <" NCO1INCL equ 049Bh ;# ">
[; ;pic16f18324.h: 7617: typedef union {
[; ;pic16f18324.h: 7618: struct {
[; ;pic16f18324.h: 7619: unsigned NCO1INC :8;
[; ;pic16f18324.h: 7620: };
[; ;pic16f18324.h: 7621: } NCO1INCLbits_t;
[; ;pic16f18324.h: 7622: extern volatile NCO1INCLbits_t NCO1INCLbits @ 0x49B;
[; ;pic16f18324.h: 7632: extern volatile unsigned char NCO1INCH @ 0x49C;
"7634
[; ;pic16f18324.h: 7634: asm("NCO1INCH equ 049Ch");
[; <" NCO1INCH equ 049Ch ;# ">
[; ;pic16f18324.h: 7637: typedef union {
[; ;pic16f18324.h: 7638: struct {
[; ;pic16f18324.h: 7639: unsigned NCO1INC :8;
[; ;pic16f18324.h: 7640: };
[; ;pic16f18324.h: 7641: } NCO1INCHbits_t;
[; ;pic16f18324.h: 7642: extern volatile NCO1INCHbits_t NCO1INCHbits @ 0x49C;
[; ;pic16f18324.h: 7652: extern volatile unsigned char NCO1INCU @ 0x49D;
"7654
[; ;pic16f18324.h: 7654: asm("NCO1INCU equ 049Dh");
[; <" NCO1INCU equ 049Dh ;# ">
[; ;pic16f18324.h: 7657: typedef union {
[; ;pic16f18324.h: 7658: struct {
[; ;pic16f18324.h: 7659: unsigned NCO1INC :4;
[; ;pic16f18324.h: 7660: };
[; ;pic16f18324.h: 7661: } NCO1INCUbits_t;
[; ;pic16f18324.h: 7662: extern volatile NCO1INCUbits_t NCO1INCUbits @ 0x49D;
[; ;pic16f18324.h: 7672: extern volatile unsigned char NCO1CON @ 0x49E;
"7674
[; ;pic16f18324.h: 7674: asm("NCO1CON equ 049Eh");
[; <" NCO1CON equ 049Eh ;# ">
[; ;pic16f18324.h: 7677: typedef union {
[; ;pic16f18324.h: 7678: struct {
[; ;pic16f18324.h: 7679: unsigned N1PFM :1;
[; ;pic16f18324.h: 7680: unsigned :3;
[; ;pic16f18324.h: 7681: unsigned N1POL :1;
[; ;pic16f18324.h: 7682: unsigned N1OUT :1;
[; ;pic16f18324.h: 7683: unsigned :1;
[; ;pic16f18324.h: 7684: unsigned N1EN :1;
[; ;pic16f18324.h: 7685: };
[; ;pic16f18324.h: 7686: } NCO1CONbits_t;
[; ;pic16f18324.h: 7687: extern volatile NCO1CONbits_t NCO1CONbits @ 0x49E;
[; ;pic16f18324.h: 7712: extern volatile unsigned char NCO1CLK @ 0x49F;
"7714
[; ;pic16f18324.h: 7714: asm("NCO1CLK equ 049Fh");
[; <" NCO1CLK equ 049Fh ;# ">
[; ;pic16f18324.h: 7717: typedef union {
[; ;pic16f18324.h: 7718: struct {
[; ;pic16f18324.h: 7719: unsigned N1CKS :2;
[; ;pic16f18324.h: 7720: unsigned :3;
[; ;pic16f18324.h: 7721: unsigned N1PWS :3;
[; ;pic16f18324.h: 7722: };
[; ;pic16f18324.h: 7723: } NCO1CLKbits_t;
[; ;pic16f18324.h: 7724: extern volatile NCO1CLKbits_t NCO1CLKbits @ 0x49F;
[; ;pic16f18324.h: 7739: extern volatile unsigned char PWM5DCL @ 0x617;
"7741
[; ;pic16f18324.h: 7741: asm("PWM5DCL equ 0617h");
[; <" PWM5DCL equ 0617h ;# ">
[; ;pic16f18324.h: 7744: typedef union {
[; ;pic16f18324.h: 7745: struct {
[; ;pic16f18324.h: 7746: unsigned :6;
[; ;pic16f18324.h: 7747: unsigned PWM5DCL :2;
[; ;pic16f18324.h: 7748: };
[; ;pic16f18324.h: 7749: struct {
[; ;pic16f18324.h: 7750: unsigned :6;
[; ;pic16f18324.h: 7751: unsigned PWM5DCL0 :1;
[; ;pic16f18324.h: 7752: unsigned PWM5DCL1 :1;
[; ;pic16f18324.h: 7753: };
[; ;pic16f18324.h: 7754: } PWM5DCLbits_t;
[; ;pic16f18324.h: 7755: extern volatile PWM5DCLbits_t PWM5DCLbits @ 0x617;
[; ;pic16f18324.h: 7775: extern volatile unsigned char PWM5DCH @ 0x618;
"7777
[; ;pic16f18324.h: 7777: asm("PWM5DCH equ 0618h");
[; <" PWM5DCH equ 0618h ;# ">
[; ;pic16f18324.h: 7780: typedef union {
[; ;pic16f18324.h: 7781: struct {
[; ;pic16f18324.h: 7782: unsigned PWM5DCH :8;
[; ;pic16f18324.h: 7783: };
[; ;pic16f18324.h: 7784: struct {
[; ;pic16f18324.h: 7785: unsigned PWM5DCH0 :1;
[; ;pic16f18324.h: 7786: unsigned PWM5DCH1 :1;
[; ;pic16f18324.h: 7787: unsigned PWM5DCH2 :1;
[; ;pic16f18324.h: 7788: unsigned PWM5DCH3 :1;
[; ;pic16f18324.h: 7789: unsigned PWM5DCH4 :1;
[; ;pic16f18324.h: 7790: unsigned PWM5DCH5 :1;
[; ;pic16f18324.h: 7791: unsigned PWM5DCH6 :1;
[; ;pic16f18324.h: 7792: unsigned PWM5DCH7 :1;
[; ;pic16f18324.h: 7793: };
[; ;pic16f18324.h: 7794: } PWM5DCHbits_t;
[; ;pic16f18324.h: 7795: extern volatile PWM5DCHbits_t PWM5DCHbits @ 0x618;
[; ;pic16f18324.h: 7845: extern volatile unsigned char PWM5CON @ 0x619;
"7847
[; ;pic16f18324.h: 7847: asm("PWM5CON equ 0619h");
[; <" PWM5CON equ 0619h ;# ">
[; ;pic16f18324.h: 7850: extern volatile unsigned char PWM5CON0 @ 0x619;
"7852
[; ;pic16f18324.h: 7852: asm("PWM5CON0 equ 0619h");
[; <" PWM5CON0 equ 0619h ;# ">
[; ;pic16f18324.h: 7855: typedef union {
[; ;pic16f18324.h: 7856: struct {
[; ;pic16f18324.h: 7857: unsigned :4;
[; ;pic16f18324.h: 7858: unsigned PWM5POL :1;
[; ;pic16f18324.h: 7859: unsigned PWM5OUT :1;
[; ;pic16f18324.h: 7860: unsigned :1;
[; ;pic16f18324.h: 7861: unsigned PWM5EN :1;
[; ;pic16f18324.h: 7862: };
[; ;pic16f18324.h: 7863: } PWM5CONbits_t;
[; ;pic16f18324.h: 7864: extern volatile PWM5CONbits_t PWM5CONbits @ 0x619;
[; ;pic16f18324.h: 7882: typedef union {
[; ;pic16f18324.h: 7883: struct {
[; ;pic16f18324.h: 7884: unsigned :4;
[; ;pic16f18324.h: 7885: unsigned PWM5POL :1;
[; ;pic16f18324.h: 7886: unsigned PWM5OUT :1;
[; ;pic16f18324.h: 7887: unsigned :1;
[; ;pic16f18324.h: 7888: unsigned PWM5EN :1;
[; ;pic16f18324.h: 7889: };
[; ;pic16f18324.h: 7890: } PWM5CON0bits_t;
[; ;pic16f18324.h: 7891: extern volatile PWM5CON0bits_t PWM5CON0bits @ 0x619;
[; ;pic16f18324.h: 7911: extern volatile unsigned char PWM6DCL @ 0x61A;
"7913
[; ;pic16f18324.h: 7913: asm("PWM6DCL equ 061Ah");
[; <" PWM6DCL equ 061Ah ;# ">
[; ;pic16f18324.h: 7916: typedef union {
[; ;pic16f18324.h: 7917: struct {
[; ;pic16f18324.h: 7918: unsigned :6;
[; ;pic16f18324.h: 7919: unsigned PWM6DCL :2;
[; ;pic16f18324.h: 7920: };
[; ;pic16f18324.h: 7921: struct {
[; ;pic16f18324.h: 7922: unsigned :6;
[; ;pic16f18324.h: 7923: unsigned PWM6DCL0 :1;
[; ;pic16f18324.h: 7924: unsigned PWM6DCL1 :1;
[; ;pic16f18324.h: 7925: };
[; ;pic16f18324.h: 7926: } PWM6DCLbits_t;
[; ;pic16f18324.h: 7927: extern volatile PWM6DCLbits_t PWM6DCLbits @ 0x61A;
[; ;pic16f18324.h: 7947: extern volatile unsigned char PWM6DCH @ 0x61B;
"7949
[; ;pic16f18324.h: 7949: asm("PWM6DCH equ 061Bh");
[; <" PWM6DCH equ 061Bh ;# ">
[; ;pic16f18324.h: 7952: typedef union {
[; ;pic16f18324.h: 7953: struct {
[; ;pic16f18324.h: 7954: unsigned PWM6DCH :8;
[; ;pic16f18324.h: 7955: };
[; ;pic16f18324.h: 7956: struct {
[; ;pic16f18324.h: 7957: unsigned PWM6DCH0 :1;
[; ;pic16f18324.h: 7958: unsigned PWM6DCH1 :1;
[; ;pic16f18324.h: 7959: unsigned PWM6DCH2 :1;
[; ;pic16f18324.h: 7960: unsigned PWM6DCH3 :1;
[; ;pic16f18324.h: 7961: unsigned PWM6DCH4 :1;
[; ;pic16f18324.h: 7962: unsigned PWM6DCH5 :1;
[; ;pic16f18324.h: 7963: unsigned PWM6DCH6 :1;
[; ;pic16f18324.h: 7964: unsigned PWM6DCH7 :1;
[; ;pic16f18324.h: 7965: };
[; ;pic16f18324.h: 7966: } PWM6DCHbits_t;
[; ;pic16f18324.h: 7967: extern volatile PWM6DCHbits_t PWM6DCHbits @ 0x61B;
[; ;pic16f18324.h: 8017: extern volatile unsigned char PWM6CON @ 0x61C;
"8019
[; ;pic16f18324.h: 8019: asm("PWM6CON equ 061Ch");
[; <" PWM6CON equ 061Ch ;# ">
[; ;pic16f18324.h: 8022: extern volatile unsigned char PWM6CON0 @ 0x61C;
"8024
[; ;pic16f18324.h: 8024: asm("PWM6CON0 equ 061Ch");
[; <" PWM6CON0 equ 061Ch ;# ">
[; ;pic16f18324.h: 8027: typedef union {
[; ;pic16f18324.h: 8028: struct {
[; ;pic16f18324.h: 8029: unsigned :4;
[; ;pic16f18324.h: 8030: unsigned PWM6POL :1;
[; ;pic16f18324.h: 8031: unsigned PWM6OUT :1;
[; ;pic16f18324.h: 8032: unsigned :1;
[; ;pic16f18324.h: 8033: unsigned PWM6EN :1;
[; ;pic16f18324.h: 8034: };
[; ;pic16f18324.h: 8035: } PWM6CONbits_t;
[; ;pic16f18324.h: 8036: extern volatile PWM6CONbits_t PWM6CONbits @ 0x61C;
[; ;pic16f18324.h: 8054: typedef union {
[; ;pic16f18324.h: 8055: struct {
[; ;pic16f18324.h: 8056: unsigned :4;
[; ;pic16f18324.h: 8057: unsigned PWM6POL :1;
[; ;pic16f18324.h: 8058: unsigned PWM6OUT :1;
[; ;pic16f18324.h: 8059: unsigned :1;
[; ;pic16f18324.h: 8060: unsigned PWM6EN :1;
[; ;pic16f18324.h: 8061: };
[; ;pic16f18324.h: 8062: } PWM6CON0bits_t;
[; ;pic16f18324.h: 8063: extern volatile PWM6CON0bits_t PWM6CON0bits @ 0x61C;
[; ;pic16f18324.h: 8083: extern volatile unsigned char PWMTMRS @ 0x61F;
"8085
[; ;pic16f18324.h: 8085: asm("PWMTMRS equ 061Fh");
[; <" PWMTMRS equ 061Fh ;# ">
[; ;pic16f18324.h: 8088: typedef union {
[; ;pic16f18324.h: 8089: struct {
[; ;pic16f18324.h: 8090: unsigned P5TSEL :2;
[; ;pic16f18324.h: 8091: unsigned P6TSEL :2;
[; ;pic16f18324.h: 8092: };
[; ;pic16f18324.h: 8093: struct {
[; ;pic16f18324.h: 8094: unsigned P5TSEL0 :1;
[; ;pic16f18324.h: 8095: unsigned P5TSEL1 :1;
[; ;pic16f18324.h: 8096: unsigned P6TSEL0 :1;
[; ;pic16f18324.h: 8097: unsigned P6TSEL1 :1;
[; ;pic16f18324.h: 8098: };
[; ;pic16f18324.h: 8099: } PWMTMRSbits_t;
[; ;pic16f18324.h: 8100: extern volatile PWMTMRSbits_t PWMTMRSbits @ 0x61F;
[; ;pic16f18324.h: 8135: extern volatile unsigned char CWG1CLKCON @ 0x691;
"8137
[; ;pic16f18324.h: 8137: asm("CWG1CLKCON equ 0691h");
[; <" CWG1CLKCON equ 0691h ;# ">
[; ;pic16f18324.h: 8140: typedef union {
[; ;pic16f18324.h: 8141: struct {
[; ;pic16f18324.h: 8142: unsigned CS :1;
[; ;pic16f18324.h: 8143: };
[; ;pic16f18324.h: 8144: struct {
[; ;pic16f18324.h: 8145: unsigned CWG1CS :1;
[; ;pic16f18324.h: 8146: };
[; ;pic16f18324.h: 8147: } CWG1CLKCONbits_t;
[; ;pic16f18324.h: 8148: extern volatile CWG1CLKCONbits_t CWG1CLKCONbits @ 0x691;
[; ;pic16f18324.h: 8163: extern volatile unsigned char CWG1DAT @ 0x692;
"8165
[; ;pic16f18324.h: 8165: asm("CWG1DAT equ 0692h");
[; <" CWG1DAT equ 0692h ;# ">
[; ;pic16f18324.h: 8168: typedef union {
[; ;pic16f18324.h: 8169: struct {
[; ;pic16f18324.h: 8170: unsigned DAT :4;
[; ;pic16f18324.h: 8171: };
[; ;pic16f18324.h: 8172: struct {
[; ;pic16f18324.h: 8173: unsigned CWG1DAT0 :1;
[; ;pic16f18324.h: 8174: unsigned CWG1DAT1 :1;
[; ;pic16f18324.h: 8175: unsigned CWG1DAT2 :1;
[; ;pic16f18324.h: 8176: unsigned CWG1DAT3 :1;
[; ;pic16f18324.h: 8177: };
[; ;pic16f18324.h: 8178: } CWG1DATbits_t;
[; ;pic16f18324.h: 8179: extern volatile CWG1DATbits_t CWG1DATbits @ 0x692;
[; ;pic16f18324.h: 8209: extern volatile unsigned char CWG1DBR @ 0x693;
"8211
[; ;pic16f18324.h: 8211: asm("CWG1DBR equ 0693h");
[; <" CWG1DBR equ 0693h ;# ">
[; ;pic16f18324.h: 8214: typedef union {
[; ;pic16f18324.h: 8215: struct {
[; ;pic16f18324.h: 8216: unsigned DBR :6;
[; ;pic16f18324.h: 8217: };
[; ;pic16f18324.h: 8218: struct {
[; ;pic16f18324.h: 8219: unsigned DBR0 :1;
[; ;pic16f18324.h: 8220: unsigned DBR1 :1;
[; ;pic16f18324.h: 8221: unsigned DBR2 :1;
[; ;pic16f18324.h: 8222: unsigned DBR3 :1;
[; ;pic16f18324.h: 8223: unsigned DBR4 :1;
[; ;pic16f18324.h: 8224: unsigned DBR5 :1;
[; ;pic16f18324.h: 8225: };
[; ;pic16f18324.h: 8226: struct {
[; ;pic16f18324.h: 8227: unsigned CWG1DBR :6;
[; ;pic16f18324.h: 8228: };
[; ;pic16f18324.h: 8229: struct {
[; ;pic16f18324.h: 8230: unsigned CWG1DBR0 :1;
[; ;pic16f18324.h: 8231: unsigned CWG1DBR1 :1;
[; ;pic16f18324.h: 8232: unsigned CWG1DBR2 :1;
[; ;pic16f18324.h: 8233: unsigned CWG1DBR3 :1;
[; ;pic16f18324.h: 8234: unsigned CWG1DBR4 :1;
[; ;pic16f18324.h: 8235: unsigned CWG1DBR5 :1;
[; ;pic16f18324.h: 8236: };
[; ;pic16f18324.h: 8237: } CWG1DBRbits_t;
[; ;pic16f18324.h: 8238: extern volatile CWG1DBRbits_t CWG1DBRbits @ 0x693;
[; ;pic16f18324.h: 8313: extern volatile unsigned char CWG1DBF @ 0x694;
"8315
[; ;pic16f18324.h: 8315: asm("CWG1DBF equ 0694h");
[; <" CWG1DBF equ 0694h ;# ">
[; ;pic16f18324.h: 8318: typedef union {
[; ;pic16f18324.h: 8319: struct {
[; ;pic16f18324.h: 8320: unsigned DBF :6;
[; ;pic16f18324.h: 8321: };
[; ;pic16f18324.h: 8322: struct {
[; ;pic16f18324.h: 8323: unsigned DBF0 :1;
[; ;pic16f18324.h: 8324: unsigned DBF1 :1;
[; ;pic16f18324.h: 8325: unsigned DBF2 :1;
[; ;pic16f18324.h: 8326: unsigned DBF3 :1;
[; ;pic16f18324.h: 8327: unsigned DBF4 :1;
[; ;pic16f18324.h: 8328: unsigned DBF5 :1;
[; ;pic16f18324.h: 8329: };
[; ;pic16f18324.h: 8330: struct {
[; ;pic16f18324.h: 8331: unsigned CWG1DBF :6;
[; ;pic16f18324.h: 8332: };
[; ;pic16f18324.h: 8333: struct {
[; ;pic16f18324.h: 8334: unsigned CWG1DBF0 :1;
[; ;pic16f18324.h: 8335: unsigned CWG1DBF1 :1;
[; ;pic16f18324.h: 8336: unsigned CWG1DBF2 :1;
[; ;pic16f18324.h: 8337: unsigned CWG1DBF3 :1;
[; ;pic16f18324.h: 8338: unsigned CWG1DBF4 :1;
[; ;pic16f18324.h: 8339: unsigned CWG1DBF5 :1;
[; ;pic16f18324.h: 8340: };
[; ;pic16f18324.h: 8341: } CWG1DBFbits_t;
[; ;pic16f18324.h: 8342: extern volatile CWG1DBFbits_t CWG1DBFbits @ 0x694;
[; ;pic16f18324.h: 8417: extern volatile unsigned char CWG1CON0 @ 0x695;
"8419
[; ;pic16f18324.h: 8419: asm("CWG1CON0 equ 0695h");
[; <" CWG1CON0 equ 0695h ;# ">
[; ;pic16f18324.h: 8422: typedef union {
[; ;pic16f18324.h: 8423: struct {
[; ;pic16f18324.h: 8424: unsigned MODE :3;
[; ;pic16f18324.h: 8425: unsigned :3;
[; ;pic16f18324.h: 8426: unsigned LD :1;
[; ;pic16f18324.h: 8427: unsigned EN :1;
[; ;pic16f18324.h: 8428: };
[; ;pic16f18324.h: 8429: struct {
[; ;pic16f18324.h: 8430: unsigned MODE0 :1;
[; ;pic16f18324.h: 8431: unsigned MODE1 :1;
[; ;pic16f18324.h: 8432: unsigned MODE2 :1;
[; ;pic16f18324.h: 8433: unsigned :4;
[; ;pic16f18324.h: 8434: unsigned G1EN :1;
[; ;pic16f18324.h: 8435: };
[; ;pic16f18324.h: 8436: struct {
[; ;pic16f18324.h: 8437: unsigned CWG1MODE :3;
[; ;pic16f18324.h: 8438: unsigned :3;
[; ;pic16f18324.h: 8439: unsigned CWG1LD :1;
[; ;pic16f18324.h: 8440: unsigned CWG1EN :1;
[; ;pic16f18324.h: 8441: };
[; ;pic16f18324.h: 8442: struct {
[; ;pic16f18324.h: 8443: unsigned CWG1MODE0 :1;
[; ;pic16f18324.h: 8444: unsigned CWG1MODE1 :1;
[; ;pic16f18324.h: 8445: unsigned CWG1MODE2 :1;
[; ;pic16f18324.h: 8446: };
[; ;pic16f18324.h: 8447: } CWG1CON0bits_t;
[; ;pic16f18324.h: 8448: extern volatile CWG1CON0bits_t CWG1CON0bits @ 0x695;
[; ;pic16f18324.h: 8518: extern volatile unsigned char CWG1CON1 @ 0x696;
"8520
[; ;pic16f18324.h: 8520: asm("CWG1CON1 equ 0696h");
[; <" CWG1CON1 equ 0696h ;# ">
[; ;pic16f18324.h: 8523: typedef union {
[; ;pic16f18324.h: 8524: struct {
[; ;pic16f18324.h: 8525: unsigned POLA :1;
[; ;pic16f18324.h: 8526: unsigned POLB :1;
[; ;pic16f18324.h: 8527: unsigned POLC :1;
[; ;pic16f18324.h: 8528: unsigned POLD :1;
[; ;pic16f18324.h: 8529: unsigned :1;
[; ;pic16f18324.h: 8530: unsigned IN :1;
[; ;pic16f18324.h: 8531: };
[; ;pic16f18324.h: 8532: struct {
[; ;pic16f18324.h: 8533: unsigned CWG1POLA :1;
[; ;pic16f18324.h: 8534: unsigned CWG1POLB :1;
[; ;pic16f18324.h: 8535: unsigned CWG1POLC :1;
[; ;pic16f18324.h: 8536: unsigned CWG1POLD :1;
[; ;pic16f18324.h: 8537: unsigned :1;
[; ;pic16f18324.h: 8538: unsigned CWG1IN :1;
[; ;pic16f18324.h: 8539: };
[; ;pic16f18324.h: 8540: } CWG1CON1bits_t;
[; ;pic16f18324.h: 8541: extern volatile CWG1CON1bits_t CWG1CON1bits @ 0x696;
[; ;pic16f18324.h: 8596: extern volatile unsigned char CWG1AS0 @ 0x697;
"8598
[; ;pic16f18324.h: 8598: asm("CWG1AS0 equ 0697h");
[; <" CWG1AS0 equ 0697h ;# ">
[; ;pic16f18324.h: 8601: typedef union {
[; ;pic16f18324.h: 8602: struct {
[; ;pic16f18324.h: 8603: unsigned :2;
[; ;pic16f18324.h: 8604: unsigned LSAC :2;
[; ;pic16f18324.h: 8605: unsigned LSBD :2;
[; ;pic16f18324.h: 8606: unsigned REN :1;
[; ;pic16f18324.h: 8607: unsigned SHUTDOWN :1;
[; ;pic16f18324.h: 8608: };
[; ;pic16f18324.h: 8609: struct {
[; ;pic16f18324.h: 8610: unsigned :2;
[; ;pic16f18324.h: 8611: unsigned LSAC0 :1;
[; ;pic16f18324.h: 8612: unsigned LSAC1 :1;
[; ;pic16f18324.h: 8613: unsigned LSBD0 :1;
[; ;pic16f18324.h: 8614: unsigned LSBD1 :1;
[; ;pic16f18324.h: 8615: };
[; ;pic16f18324.h: 8616: struct {
[; ;pic16f18324.h: 8617: unsigned :2;
[; ;pic16f18324.h: 8618: unsigned CWG1LSAC :2;
[; ;pic16f18324.h: 8619: unsigned CWG1LSBD :2;
[; ;pic16f18324.h: 8620: unsigned CWG1REN :1;
[; ;pic16f18324.h: 8621: unsigned CWG1SHUTDOWN :1;
[; ;pic16f18324.h: 8622: };
[; ;pic16f18324.h: 8623: struct {
[; ;pic16f18324.h: 8624: unsigned :2;
[; ;pic16f18324.h: 8625: unsigned CWG1LSAC0 :1;
[; ;pic16f18324.h: 8626: unsigned CWG1LSAC1 :1;
[; ;pic16f18324.h: 8627: unsigned CWG1LSBD0 :1;
[; ;pic16f18324.h: 8628: unsigned CWG1LSBD1 :1;
[; ;pic16f18324.h: 8629: };
[; ;pic16f18324.h: 8630: } CWG1AS0bits_t;
[; ;pic16f18324.h: 8631: extern volatile CWG1AS0bits_t CWG1AS0bits @ 0x697;
[; ;pic16f18324.h: 8716: extern volatile unsigned char CWG1AS1 @ 0x698;
"8718
[; ;pic16f18324.h: 8718: asm("CWG1AS1 equ 0698h");
[; <" CWG1AS1 equ 0698h ;# ">
[; ;pic16f18324.h: 8721: typedef union {
[; ;pic16f18324.h: 8722: struct {
[; ;pic16f18324.h: 8723: unsigned AS0E :1;
[; ;pic16f18324.h: 8724: unsigned AS1E :1;
[; ;pic16f18324.h: 8725: unsigned AS2E :1;
[; ;pic16f18324.h: 8726: unsigned AS3E :1;
[; ;pic16f18324.h: 8727: unsigned AS4E :1;
[; ;pic16f18324.h: 8728: };
[; ;pic16f18324.h: 8729: } CWG1AS1bits_t;
[; ;pic16f18324.h: 8730: extern volatile CWG1AS1bits_t CWG1AS1bits @ 0x698;
[; ;pic16f18324.h: 8760: extern volatile unsigned char CWG1STR @ 0x699;
"8762
[; ;pic16f18324.h: 8762: asm("CWG1STR equ 0699h");
[; <" CWG1STR equ 0699h ;# ">
[; ;pic16f18324.h: 8765: typedef union {
[; ;pic16f18324.h: 8766: struct {
[; ;pic16f18324.h: 8767: unsigned STRA :1;
[; ;pic16f18324.h: 8768: unsigned STRB :1;
[; ;pic16f18324.h: 8769: unsigned STRC :1;
[; ;pic16f18324.h: 8770: unsigned STRD :1;
[; ;pic16f18324.h: 8771: unsigned OVRA :1;
[; ;pic16f18324.h: 8772: unsigned OVRB :1;
[; ;pic16f18324.h: 8773: unsigned OVRC :1;
[; ;pic16f18324.h: 8774: unsigned OVRD :1;
[; ;pic16f18324.h: 8775: };
[; ;pic16f18324.h: 8776: struct {
[; ;pic16f18324.h: 8777: unsigned CWG1STRA :1;
[; ;pic16f18324.h: 8778: unsigned CWG1STRB :1;
[; ;pic16f18324.h: 8779: unsigned CWG1STRC :1;
[; ;pic16f18324.h: 8780: unsigned CWG1STRD :1;
[; ;pic16f18324.h: 8781: unsigned CWG1OVRA :1;
[; ;pic16f18324.h: 8782: unsigned CWG1OVRB :1;
[; ;pic16f18324.h: 8783: unsigned CWG1OVRC :1;
[; ;pic16f18324.h: 8784: unsigned CWG1OVRD :1;
[; ;pic16f18324.h: 8785: };
[; ;pic16f18324.h: 8786: } CWG1STRbits_t;
[; ;pic16f18324.h: 8787: extern volatile CWG1STRbits_t CWG1STRbits @ 0x699;
[; ;pic16f18324.h: 8872: extern volatile unsigned char CWG2CLKCON @ 0x711;
"8874
[; ;pic16f18324.h: 8874: asm("CWG2CLKCON equ 0711h");
[; <" CWG2CLKCON equ 0711h ;# ">
[; ;pic16f18324.h: 8877: typedef union {
[; ;pic16f18324.h: 8878: struct {
[; ;pic16f18324.h: 8879: unsigned CS :1;
[; ;pic16f18324.h: 8880: };
[; ;pic16f18324.h: 8881: struct {
[; ;pic16f18324.h: 8882: unsigned CWG2CS :1;
[; ;pic16f18324.h: 8883: };
[; ;pic16f18324.h: 8884: } CWG2CLKCONbits_t;
[; ;pic16f18324.h: 8885: extern volatile CWG2CLKCONbits_t CWG2CLKCONbits @ 0x711;
[; ;pic16f18324.h: 8900: extern volatile unsigned char CWG2DAT @ 0x712;
"8902
[; ;pic16f18324.h: 8902: asm("CWG2DAT equ 0712h");
[; <" CWG2DAT equ 0712h ;# ">
[; ;pic16f18324.h: 8905: typedef union {
[; ;pic16f18324.h: 8906: struct {
[; ;pic16f18324.h: 8907: unsigned DAT :4;
[; ;pic16f18324.h: 8908: };
[; ;pic16f18324.h: 8909: struct {
[; ;pic16f18324.h: 8910: unsigned CWG2DAT0 :1;
[; ;pic16f18324.h: 8911: unsigned CWG2DAT1 :1;
[; ;pic16f18324.h: 8912: unsigned CWG2DAT2 :1;
[; ;pic16f18324.h: 8913: unsigned CWG2DAT3 :1;
[; ;pic16f18324.h: 8914: };
[; ;pic16f18324.h: 8915: } CWG2DATbits_t;
[; ;pic16f18324.h: 8916: extern volatile CWG2DATbits_t CWG2DATbits @ 0x712;
[; ;pic16f18324.h: 8946: extern volatile unsigned char CWG2DBR @ 0x713;
"8948
[; ;pic16f18324.h: 8948: asm("CWG2DBR equ 0713h");
[; <" CWG2DBR equ 0713h ;# ">
[; ;pic16f18324.h: 8951: typedef union {
[; ;pic16f18324.h: 8952: struct {
[; ;pic16f18324.h: 8953: unsigned DBR :6;
[; ;pic16f18324.h: 8954: };
[; ;pic16f18324.h: 8955: struct {
[; ;pic16f18324.h: 8956: unsigned DBR0 :1;
[; ;pic16f18324.h: 8957: unsigned DBR1 :1;
[; ;pic16f18324.h: 8958: unsigned DBR2 :1;
[; ;pic16f18324.h: 8959: unsigned DBR3 :1;
[; ;pic16f18324.h: 8960: unsigned DBR4 :1;
[; ;pic16f18324.h: 8961: unsigned DBR5 :1;
[; ;pic16f18324.h: 8962: };
[; ;pic16f18324.h: 8963: struct {
[; ;pic16f18324.h: 8964: unsigned CWG2DBR :6;
[; ;pic16f18324.h: 8965: };
[; ;pic16f18324.h: 8966: struct {
[; ;pic16f18324.h: 8967: unsigned CWG2DBR0 :1;
[; ;pic16f18324.h: 8968: unsigned CWG2DBR1 :1;
[; ;pic16f18324.h: 8969: unsigned CWG2DBR2 :1;
[; ;pic16f18324.h: 8970: unsigned CWG2DBR3 :1;
[; ;pic16f18324.h: 8971: unsigned CWG2DBR4 :1;
[; ;pic16f18324.h: 8972: unsigned CWG2DBR5 :1;
[; ;pic16f18324.h: 8973: };
[; ;pic16f18324.h: 8974: } CWG2DBRbits_t;
[; ;pic16f18324.h: 8975: extern volatile CWG2DBRbits_t CWG2DBRbits @ 0x713;
[; ;pic16f18324.h: 9050: extern volatile unsigned char CWG2DBF @ 0x714;
"9052
[; ;pic16f18324.h: 9052: asm("CWG2DBF equ 0714h");
[; <" CWG2DBF equ 0714h ;# ">
[; ;pic16f18324.h: 9055: typedef union {
[; ;pic16f18324.h: 9056: struct {
[; ;pic16f18324.h: 9057: unsigned DBF :6;
[; ;pic16f18324.h: 9058: };
[; ;pic16f18324.h: 9059: struct {
[; ;pic16f18324.h: 9060: unsigned DBF0 :1;
[; ;pic16f18324.h: 9061: unsigned DBF1 :1;
[; ;pic16f18324.h: 9062: unsigned DBF2 :1;
[; ;pic16f18324.h: 9063: unsigned DBF3 :1;
[; ;pic16f18324.h: 9064: unsigned DBF4 :1;
[; ;pic16f18324.h: 9065: unsigned DBF5 :1;
[; ;pic16f18324.h: 9066: };
[; ;pic16f18324.h: 9067: struct {
[; ;pic16f18324.h: 9068: unsigned CWG2DBF :6;
[; ;pic16f18324.h: 9069: };
[; ;pic16f18324.h: 9070: struct {
[; ;pic16f18324.h: 9071: unsigned CWG2DBF0 :1;
[; ;pic16f18324.h: 9072: unsigned CWG2DBF1 :1;
[; ;pic16f18324.h: 9073: unsigned CWG2DBF2 :1;
[; ;pic16f18324.h: 9074: unsigned CWG2DBF3 :1;
[; ;pic16f18324.h: 9075: unsigned CWG2DBF4 :1;
[; ;pic16f18324.h: 9076: unsigned CWG2DBF5 :1;
[; ;pic16f18324.h: 9077: };
[; ;pic16f18324.h: 9078: } CWG2DBFbits_t;
[; ;pic16f18324.h: 9079: extern volatile CWG2DBFbits_t CWG2DBFbits @ 0x714;
[; ;pic16f18324.h: 9154: extern volatile unsigned char CWG2CON0 @ 0x715;
"9156
[; ;pic16f18324.h: 9156: asm("CWG2CON0 equ 0715h");
[; <" CWG2CON0 equ 0715h ;# ">
[; ;pic16f18324.h: 9159: typedef union {
[; ;pic16f18324.h: 9160: struct {
[; ;pic16f18324.h: 9161: unsigned MODE :3;
[; ;pic16f18324.h: 9162: unsigned :3;
[; ;pic16f18324.h: 9163: unsigned LD :1;
[; ;pic16f18324.h: 9164: unsigned EN :1;
[; ;pic16f18324.h: 9165: };
[; ;pic16f18324.h: 9166: struct {
[; ;pic16f18324.h: 9167: unsigned MODE0 :1;
[; ;pic16f18324.h: 9168: unsigned MODE1 :1;
[; ;pic16f18324.h: 9169: unsigned MODE2 :1;
[; ;pic16f18324.h: 9170: unsigned :4;
[; ;pic16f18324.h: 9171: unsigned G2EN :1;
[; ;pic16f18324.h: 9172: };
[; ;pic16f18324.h: 9173: struct {
[; ;pic16f18324.h: 9174: unsigned CWG2MODE :3;
[; ;pic16f18324.h: 9175: unsigned :3;
[; ;pic16f18324.h: 9176: unsigned CWG2LD :1;
[; ;pic16f18324.h: 9177: unsigned CWG2EN :1;
[; ;pic16f18324.h: 9178: };
[; ;pic16f18324.h: 9179: struct {
[; ;pic16f18324.h: 9180: unsigned CWG2MODE0 :1;
[; ;pic16f18324.h: 9181: unsigned CWG2MODE1 :1;
[; ;pic16f18324.h: 9182: unsigned CWG2MODE2 :1;
[; ;pic16f18324.h: 9183: };
[; ;pic16f18324.h: 9184: } CWG2CON0bits_t;
[; ;pic16f18324.h: 9185: extern volatile CWG2CON0bits_t CWG2CON0bits @ 0x715;
[; ;pic16f18324.h: 9255: extern volatile unsigned char CWG2CON1 @ 0x716;
"9257
[; ;pic16f18324.h: 9257: asm("CWG2CON1 equ 0716h");
[; <" CWG2CON1 equ 0716h ;# ">
[; ;pic16f18324.h: 9260: typedef union {
[; ;pic16f18324.h: 9261: struct {
[; ;pic16f18324.h: 9262: unsigned POLA :1;
[; ;pic16f18324.h: 9263: unsigned POLB :1;
[; ;pic16f18324.h: 9264: unsigned POLC :1;
[; ;pic16f18324.h: 9265: unsigned POLD :1;
[; ;pic16f18324.h: 9266: unsigned :1;
[; ;pic16f18324.h: 9267: unsigned IN :1;
[; ;pic16f18324.h: 9268: };
[; ;pic16f18324.h: 9269: struct {
[; ;pic16f18324.h: 9270: unsigned CWG2POLA :1;
[; ;pic16f18324.h: 9271: unsigned CWG2POLB :1;
[; ;pic16f18324.h: 9272: unsigned CWG2POLC :1;
[; ;pic16f18324.h: 9273: unsigned CWG2POLD :1;
[; ;pic16f18324.h: 9274: unsigned :1;
[; ;pic16f18324.h: 9275: unsigned CWG2IN :1;
[; ;pic16f18324.h: 9276: };
[; ;pic16f18324.h: 9277: } CWG2CON1bits_t;
[; ;pic16f18324.h: 9278: extern volatile CWG2CON1bits_t CWG2CON1bits @ 0x716;
[; ;pic16f18324.h: 9333: extern volatile unsigned char CWG2AS0 @ 0x717;
"9335
[; ;pic16f18324.h: 9335: asm("CWG2AS0 equ 0717h");
[; <" CWG2AS0 equ 0717h ;# ">
[; ;pic16f18324.h: 9338: typedef union {
[; ;pic16f18324.h: 9339: struct {
[; ;pic16f18324.h: 9340: unsigned :2;
[; ;pic16f18324.h: 9341: unsigned LSAC :2;
[; ;pic16f18324.h: 9342: unsigned LSBD :2;
[; ;pic16f18324.h: 9343: unsigned REN :1;
[; ;pic16f18324.h: 9344: unsigned SHUTDOWN :1;
[; ;pic16f18324.h: 9345: };
[; ;pic16f18324.h: 9346: struct {
[; ;pic16f18324.h: 9347: unsigned :2;
[; ;pic16f18324.h: 9348: unsigned LSAC0 :1;
[; ;pic16f18324.h: 9349: unsigned LSAC1 :1;
[; ;pic16f18324.h: 9350: unsigned LSBD0 :1;
[; ;pic16f18324.h: 9351: unsigned LSBD1 :1;
[; ;pic16f18324.h: 9352: };
[; ;pic16f18324.h: 9353: struct {
[; ;pic16f18324.h: 9354: unsigned :2;
[; ;pic16f18324.h: 9355: unsigned CWG2LSAC :2;
[; ;pic16f18324.h: 9356: unsigned CWG2LSBD :2;
[; ;pic16f18324.h: 9357: unsigned CWG2REN :1;
[; ;pic16f18324.h: 9358: unsigned CWG2SHUTDOWN :1;
[; ;pic16f18324.h: 9359: };
[; ;pic16f18324.h: 9360: struct {
[; ;pic16f18324.h: 9361: unsigned :2;
[; ;pic16f18324.h: 9362: unsigned CWG2LSAC0 :1;
[; ;pic16f18324.h: 9363: unsigned CWG2LSAC1 :1;
[; ;pic16f18324.h: 9364: unsigned CWG2LSBD0 :1;
[; ;pic16f18324.h: 9365: unsigned CWG2LSBD1 :1;
[; ;pic16f18324.h: 9366: };
[; ;pic16f18324.h: 9367: } CWG2AS0bits_t;
[; ;pic16f18324.h: 9368: extern volatile CWG2AS0bits_t CWG2AS0bits @ 0x717;
[; ;pic16f18324.h: 9453: extern volatile unsigned char CWG2AS1 @ 0x718;
"9455
[; ;pic16f18324.h: 9455: asm("CWG2AS1 equ 0718h");
[; <" CWG2AS1 equ 0718h ;# ">
[; ;pic16f18324.h: 9458: typedef union {
[; ;pic16f18324.h: 9459: struct {
[; ;pic16f18324.h: 9460: unsigned AS0E :1;
[; ;pic16f18324.h: 9461: unsigned AS1E :1;
[; ;pic16f18324.h: 9462: unsigned AS2E :1;
[; ;pic16f18324.h: 9463: unsigned AS3E :1;
[; ;pic16f18324.h: 9464: unsigned AS4E :1;
[; ;pic16f18324.h: 9465: };
[; ;pic16f18324.h: 9466: } CWG2AS1bits_t;
[; ;pic16f18324.h: 9467: extern volatile CWG2AS1bits_t CWG2AS1bits @ 0x718;
[; ;pic16f18324.h: 9497: extern volatile unsigned char CWG2STR @ 0x719;
"9499
[; ;pic16f18324.h: 9499: asm("CWG2STR equ 0719h");
[; <" CWG2STR equ 0719h ;# ">
[; ;pic16f18324.h: 9502: typedef union {
[; ;pic16f18324.h: 9503: struct {
[; ;pic16f18324.h: 9504: unsigned STRA :1;
[; ;pic16f18324.h: 9505: unsigned STRB :1;
[; ;pic16f18324.h: 9506: unsigned STRC :1;
[; ;pic16f18324.h: 9507: unsigned STRD :1;
[; ;pic16f18324.h: 9508: unsigned OVRA :1;
[; ;pic16f18324.h: 9509: unsigned OVRB :1;
[; ;pic16f18324.h: 9510: unsigned OVRC :1;
[; ;pic16f18324.h: 9511: unsigned OVRD :1;
[; ;pic16f18324.h: 9512: };
[; ;pic16f18324.h: 9513: struct {
[; ;pic16f18324.h: 9514: unsigned CWG2STRA :1;
[; ;pic16f18324.h: 9515: unsigned CWG2STRB :1;
[; ;pic16f18324.h: 9516: unsigned CWG2STRC :1;
[; ;pic16f18324.h: 9517: unsigned CWG2STRD :1;
[; ;pic16f18324.h: 9518: unsigned CWG2OVRA :1;
[; ;pic16f18324.h: 9519: unsigned CWG2OVRB :1;
[; ;pic16f18324.h: 9520: unsigned CWG2OVRC :1;
[; ;pic16f18324.h: 9521: unsigned CWG2OVRD :1;
[; ;pic16f18324.h: 9522: };
[; ;pic16f18324.h: 9523: } CWG2STRbits_t;
[; ;pic16f18324.h: 9524: extern volatile CWG2STRbits_t CWG2STRbits @ 0x719;
[; ;pic16f18324.h: 9609: extern volatile unsigned short NVMADR @ 0x891;
"9611
[; ;pic16f18324.h: 9611: asm("NVMADR equ 0891h");
[; <" NVMADR equ 0891h ;# ">
[; ;pic16f18324.h: 9614: extern volatile unsigned short EEADR @ 0x891;
"9616
[; ;pic16f18324.h: 9616: asm("EEADR equ 0891h");
[; <" EEADR equ 0891h ;# ">
[; ;pic16f18324.h: 9618: extern volatile unsigned short PMADR @ 0x891;
"9620
[; ;pic16f18324.h: 9620: asm("PMADR equ 0891h");
[; <" PMADR equ 0891h ;# ">
[; ;pic16f18324.h: 9625: extern volatile unsigned char NVMADRL @ 0x891;
"9627
[; ;pic16f18324.h: 9627: asm("NVMADRL equ 0891h");
[; <" NVMADRL equ 0891h ;# ">
[; ;pic16f18324.h: 9630: extern volatile unsigned char EEADRL @ 0x891;
"9632
[; ;pic16f18324.h: 9632: asm("EEADRL equ 0891h");
[; <" EEADRL equ 0891h ;# ">
[; ;pic16f18324.h: 9634: extern volatile unsigned char PMADRL @ 0x891;
"9636
[; ;pic16f18324.h: 9636: asm("PMADRL equ 0891h");
[; <" PMADRL equ 0891h ;# ">
[; ;pic16f18324.h: 9639: typedef union {
[; ;pic16f18324.h: 9640: struct {
[; ;pic16f18324.h: 9641: unsigned NVMADRL :8;
[; ;pic16f18324.h: 9642: };
[; ;pic16f18324.h: 9643: struct {
[; ;pic16f18324.h: 9644: unsigned NVMADR0 :1;
[; ;pic16f18324.h: 9645: unsigned NVMADR1 :1;
[; ;pic16f18324.h: 9646: unsigned NVMADR2 :1;
[; ;pic16f18324.h: 9647: unsigned NVMADR3 :1;
[; ;pic16f18324.h: 9648: unsigned NVMADR4 :1;
[; ;pic16f18324.h: 9649: unsigned NVMADR5 :1;
[; ;pic16f18324.h: 9650: unsigned NVMADR6 :1;
[; ;pic16f18324.h: 9651: unsigned NVMADR7 :1;
[; ;pic16f18324.h: 9652: };
[; ;pic16f18324.h: 9653: struct {
[; ;pic16f18324.h: 9654: unsigned EEADRL :8;
[; ;pic16f18324.h: 9655: };
[; ;pic16f18324.h: 9656: struct {
[; ;pic16f18324.h: 9657: unsigned PMADRL :8;
[; ;pic16f18324.h: 9658: };
[; ;pic16f18324.h: 9659: } NVMADRLbits_t;
[; ;pic16f18324.h: 9660: extern volatile NVMADRLbits_t NVMADRLbits @ 0x891;
[; ;pic16f18324.h: 9718: typedef union {
[; ;pic16f18324.h: 9719: struct {
[; ;pic16f18324.h: 9720: unsigned NVMADRL :8;
[; ;pic16f18324.h: 9721: };
[; ;pic16f18324.h: 9722: struct {
[; ;pic16f18324.h: 9723: unsigned NVMADR0 :1;
[; ;pic16f18324.h: 9724: unsigned NVMADR1 :1;
[; ;pic16f18324.h: 9725: unsigned NVMADR2 :1;
[; ;pic16f18324.h: 9726: unsigned NVMADR3 :1;
[; ;pic16f18324.h: 9727: unsigned NVMADR4 :1;
[; ;pic16f18324.h: 9728: unsigned NVMADR5 :1;
[; ;pic16f18324.h: 9729: unsigned NVMADR6 :1;
[; ;pic16f18324.h: 9730: unsigned NVMADR7 :1;
[; ;pic16f18324.h: 9731: };
[; ;pic16f18324.h: 9732: struct {
[; ;pic16f18324.h: 9733: unsigned EEADRL :8;
[; ;pic16f18324.h: 9734: };
[; ;pic16f18324.h: 9735: struct {
[; ;pic16f18324.h: 9736: unsigned PMADRL :8;
[; ;pic16f18324.h: 9737: };
[; ;pic16f18324.h: 9738: } EEADRLbits_t;
[; ;pic16f18324.h: 9739: extern volatile EEADRLbits_t EEADRLbits @ 0x891;
[; ;pic16f18324.h: 9796: typedef union {
[; ;pic16f18324.h: 9797: struct {
[; ;pic16f18324.h: 9798: unsigned NVMADRL :8;
[; ;pic16f18324.h: 9799: };
[; ;pic16f18324.h: 9800: struct {
[; ;pic16f18324.h: 9801: unsigned NVMADR0 :1;
[; ;pic16f18324.h: 9802: unsigned NVMADR1 :1;
[; ;pic16f18324.h: 9803: unsigned NVMADR2 :1;
[; ;pic16f18324.h: 9804: unsigned NVMADR3 :1;
[; ;pic16f18324.h: 9805: unsigned NVMADR4 :1;
[; ;pic16f18324.h: 9806: unsigned NVMADR5 :1;
[; ;pic16f18324.h: 9807: unsigned NVMADR6 :1;
[; ;pic16f18324.h: 9808: unsigned NVMADR7 :1;
[; ;pic16f18324.h: 9809: };
[; ;pic16f18324.h: 9810: struct {
[; ;pic16f18324.h: 9811: unsigned EEADRL :8;
[; ;pic16f18324.h: 9812: };
[; ;pic16f18324.h: 9813: struct {
[; ;pic16f18324.h: 9814: unsigned PMADRL :8;
[; ;pic16f18324.h: 9815: };
[; ;pic16f18324.h: 9816: } PMADRLbits_t;
[; ;pic16f18324.h: 9817: extern volatile PMADRLbits_t PMADRLbits @ 0x891;
[; ;pic16f18324.h: 9877: extern volatile unsigned char NVMADRH @ 0x892;
"9879
[; ;pic16f18324.h: 9879: asm("NVMADRH equ 0892h");
[; <" NVMADRH equ 0892h ;# ">
[; ;pic16f18324.h: 9882: extern volatile unsigned char EEADRH @ 0x892;
"9884
[; ;pic16f18324.h: 9884: asm("EEADRH equ 0892h");
[; <" EEADRH equ 0892h ;# ">
[; ;pic16f18324.h: 9886: extern volatile unsigned char PMADRH @ 0x892;
"9888
[; ;pic16f18324.h: 9888: asm("PMADRH equ 0892h");
[; <" PMADRH equ 0892h ;# ">
[; ;pic16f18324.h: 9891: typedef union {
[; ;pic16f18324.h: 9892: struct {
[; ;pic16f18324.h: 9893: unsigned NVMADRH :7;
[; ;pic16f18324.h: 9894: };
[; ;pic16f18324.h: 9895: struct {
[; ;pic16f18324.h: 9896: unsigned NVMADR8 :1;
[; ;pic16f18324.h: 9897: unsigned NVMADR9 :1;
[; ;pic16f18324.h: 9898: unsigned NVMADR10 :1;
[; ;pic16f18324.h: 9899: unsigned NVMADR11 :1;
[; ;pic16f18324.h: 9900: unsigned NVMADR12 :1;
[; ;pic16f18324.h: 9901: unsigned NVMADR13 :1;
[; ;pic16f18324.h: 9902: unsigned NVMADR14 :1;
[; ;pic16f18324.h: 9903: };
[; ;pic16f18324.h: 9904: struct {
[; ;pic16f18324.h: 9905: unsigned EEADRH :7;
[; ;pic16f18324.h: 9906: };
[; ;pic16f18324.h: 9907: struct {
[; ;pic16f18324.h: 9908: unsigned PMADRH :7;
[; ;pic16f18324.h: 9909: };
[; ;pic16f18324.h: 9910: } NVMADRHbits_t;
[; ;pic16f18324.h: 9911: extern volatile NVMADRHbits_t NVMADRHbits @ 0x892;
[; ;pic16f18324.h: 9964: typedef union {
[; ;pic16f18324.h: 9965: struct {
[; ;pic16f18324.h: 9966: unsigned NVMADRH :7;
[; ;pic16f18324.h: 9967: };
[; ;pic16f18324.h: 9968: struct {
[; ;pic16f18324.h: 9969: unsigned NVMADR8 :1;
[; ;pic16f18324.h: 9970: unsigned NVMADR9 :1;
[; ;pic16f18324.h: 9971: unsigned NVMADR10 :1;
[; ;pic16f18324.h: 9972: unsigned NVMADR11 :1;
[; ;pic16f18324.h: 9973: unsigned NVMADR12 :1;
[; ;pic16f18324.h: 9974: unsigned NVMADR13 :1;
[; ;pic16f18324.h: 9975: unsigned NVMADR14 :1;
[; ;pic16f18324.h: 9976: };
[; ;pic16f18324.h: 9977: struct {
[; ;pic16f18324.h: 9978: unsigned EEADRH :7;
[; ;pic16f18324.h: 9979: };
[; ;pic16f18324.h: 9980: struct {
[; ;pic16f18324.h: 9981: unsigned PMADRH :7;
[; ;pic16f18324.h: 9982: };
[; ;pic16f18324.h: 9983: } EEADRHbits_t;
[; ;pic16f18324.h: 9984: extern volatile EEADRHbits_t EEADRHbits @ 0x892;
[; ;pic16f18324.h: 10036: typedef union {
[; ;pic16f18324.h: 10037: struct {
[; ;pic16f18324.h: 10038: unsigned NVMADRH :7;
[; ;pic16f18324.h: 10039: };
[; ;pic16f18324.h: 10040: struct {
[; ;pic16f18324.h: 10041: unsigned NVMADR8 :1;
[; ;pic16f18324.h: 10042: unsigned NVMADR9 :1;
[; ;pic16f18324.h: 10043: unsigned NVMADR10 :1;
[; ;pic16f18324.h: 10044: unsigned NVMADR11 :1;
[; ;pic16f18324.h: 10045: unsigned NVMADR12 :1;
[; ;pic16f18324.h: 10046: unsigned NVMADR13 :1;
[; ;pic16f18324.h: 10047: unsigned NVMADR14 :1;
[; ;pic16f18324.h: 10048: };
[; ;pic16f18324.h: 10049: struct {
[; ;pic16f18324.h: 10050: unsigned EEADRH :7;
[; ;pic16f18324.h: 10051: };
[; ;pic16f18324.h: 10052: struct {
[; ;pic16f18324.h: 10053: unsigned PMADRH :7;
[; ;pic16f18324.h: 10054: };
[; ;pic16f18324.h: 10055: } PMADRHbits_t;
[; ;pic16f18324.h: 10056: extern volatile PMADRHbits_t PMADRHbits @ 0x892;
[; ;pic16f18324.h: 10111: extern volatile unsigned short NVMDAT @ 0x893;
"10113
[; ;pic16f18324.h: 10113: asm("NVMDAT equ 0893h");
[; <" NVMDAT equ 0893h ;# ">
[; ;pic16f18324.h: 10116: extern volatile unsigned short EEDAT @ 0x893;
"10118
[; ;pic16f18324.h: 10118: asm("EEDAT equ 0893h");
[; <" EEDAT equ 0893h ;# ">
[; ;pic16f18324.h: 10120: extern volatile unsigned short PMDAT @ 0x893;
"10122
[; ;pic16f18324.h: 10122: asm("PMDAT equ 0893h");
[; <" PMDAT equ 0893h ;# ">
[; ;pic16f18324.h: 10127: extern volatile unsigned char NVMDATL @ 0x893;
"10129
[; ;pic16f18324.h: 10129: asm("NVMDATL equ 0893h");
[; <" NVMDATL equ 0893h ;# ">
[; ;pic16f18324.h: 10132: extern volatile unsigned char EEDATL @ 0x893;
"10134
[; ;pic16f18324.h: 10134: asm("EEDATL equ 0893h");
[; <" EEDATL equ 0893h ;# ">
[; ;pic16f18324.h: 10136: extern volatile unsigned char PMDATL @ 0x893;
"10138
[; ;pic16f18324.h: 10138: asm("PMDATL equ 0893h");
[; <" PMDATL equ 0893h ;# ">
[; ;pic16f18324.h: 10141: typedef union {
[; ;pic16f18324.h: 10142: struct {
[; ;pic16f18324.h: 10143: unsigned NVMDATL :8;
[; ;pic16f18324.h: 10144: };
[; ;pic16f18324.h: 10145: struct {
[; ;pic16f18324.h: 10146: unsigned NVMDAT0 :1;
[; ;pic16f18324.h: 10147: unsigned NVMDAT1 :1;
[; ;pic16f18324.h: 10148: unsigned NVMDAT2 :1;
[; ;pic16f18324.h: 10149: unsigned NVMDAT3 :1;
[; ;pic16f18324.h: 10150: unsigned NVMDAT4 :1;
[; ;pic16f18324.h: 10151: unsigned NVMDAT5 :1;
[; ;pic16f18324.h: 10152: unsigned NVMDAT6 :1;
[; ;pic16f18324.h: 10153: unsigned NVMDAT7 :1;
[; ;pic16f18324.h: 10154: };
[; ;pic16f18324.h: 10155: struct {
[; ;pic16f18324.h: 10156: unsigned EEDATL :8;
[; ;pic16f18324.h: 10157: };
[; ;pic16f18324.h: 10158: struct {
[; ;pic16f18324.h: 10159: unsigned PMDATL :8;
[; ;pic16f18324.h: 10160: };
[; ;pic16f18324.h: 10161: } NVMDATLbits_t;
[; ;pic16f18324.h: 10162: extern volatile NVMDATLbits_t NVMDATLbits @ 0x893;
[; ;pic16f18324.h: 10220: typedef union {
[; ;pic16f18324.h: 10221: struct {
[; ;pic16f18324.h: 10222: unsigned NVMDATL :8;
[; ;pic16f18324.h: 10223: };
[; ;pic16f18324.h: 10224: struct {
[; ;pic16f18324.h: 10225: unsigned NVMDAT0 :1;
[; ;pic16f18324.h: 10226: unsigned NVMDAT1 :1;
[; ;pic16f18324.h: 10227: unsigned NVMDAT2 :1;
[; ;pic16f18324.h: 10228: unsigned NVMDAT3 :1;
[; ;pic16f18324.h: 10229: unsigned NVMDAT4 :1;
[; ;pic16f18324.h: 10230: unsigned NVMDAT5 :1;
[; ;pic16f18324.h: 10231: unsigned NVMDAT6 :1;
[; ;pic16f18324.h: 10232: unsigned NVMDAT7 :1;
[; ;pic16f18324.h: 10233: };
[; ;pic16f18324.h: 10234: struct {
[; ;pic16f18324.h: 10235: unsigned EEDATL :8;
[; ;pic16f18324.h: 10236: };
[; ;pic16f18324.h: 10237: struct {
[; ;pic16f18324.h: 10238: unsigned PMDATL :8;
[; ;pic16f18324.h: 10239: };
[; ;pic16f18324.h: 10240: } EEDATLbits_t;
[; ;pic16f18324.h: 10241: extern volatile EEDATLbits_t EEDATLbits @ 0x893;
[; ;pic16f18324.h: 10298: typedef union {
[; ;pic16f18324.h: 10299: struct {
[; ;pic16f18324.h: 10300: unsigned NVMDATL :8;
[; ;pic16f18324.h: 10301: };
[; ;pic16f18324.h: 10302: struct {
[; ;pic16f18324.h: 10303: unsigned NVMDAT0 :1;
[; ;pic16f18324.h: 10304: unsigned NVMDAT1 :1;
[; ;pic16f18324.h: 10305: unsigned NVMDAT2 :1;
[; ;pic16f18324.h: 10306: unsigned NVMDAT3 :1;
[; ;pic16f18324.h: 10307: unsigned NVMDAT4 :1;
[; ;pic16f18324.h: 10308: unsigned NVMDAT5 :1;
[; ;pic16f18324.h: 10309: unsigned NVMDAT6 :1;
[; ;pic16f18324.h: 10310: unsigned NVMDAT7 :1;
[; ;pic16f18324.h: 10311: };
[; ;pic16f18324.h: 10312: struct {
[; ;pic16f18324.h: 10313: unsigned EEDATL :8;
[; ;pic16f18324.h: 10314: };
[; ;pic16f18324.h: 10315: struct {
[; ;pic16f18324.h: 10316: unsigned PMDATL :8;
[; ;pic16f18324.h: 10317: };
[; ;pic16f18324.h: 10318: } PMDATLbits_t;
[; ;pic16f18324.h: 10319: extern volatile PMDATLbits_t PMDATLbits @ 0x893;
[; ;pic16f18324.h: 10379: extern volatile unsigned char NVMDATH @ 0x894;
"10381
[; ;pic16f18324.h: 10381: asm("NVMDATH equ 0894h");
[; <" NVMDATH equ 0894h ;# ">
[; ;pic16f18324.h: 10384: extern volatile unsigned char EEDATH @ 0x894;
"10386
[; ;pic16f18324.h: 10386: asm("EEDATH equ 0894h");
[; <" EEDATH equ 0894h ;# ">
[; ;pic16f18324.h: 10388: extern volatile unsigned char PMDATH @ 0x894;
"10390
[; ;pic16f18324.h: 10390: asm("PMDATH equ 0894h");
[; <" PMDATH equ 0894h ;# ">
[; ;pic16f18324.h: 10393: typedef union {
[; ;pic16f18324.h: 10394: struct {
[; ;pic16f18324.h: 10395: unsigned NVMDATH :6;
[; ;pic16f18324.h: 10396: };
[; ;pic16f18324.h: 10397: struct {
[; ;pic16f18324.h: 10398: unsigned NVMDAT8 :1;
[; ;pic16f18324.h: 10399: unsigned NVMDAT9 :1;
[; ;pic16f18324.h: 10400: unsigned NVMDAT10 :1;
[; ;pic16f18324.h: 10401: unsigned NVMDAT11 :1;
[; ;pic16f18324.h: 10402: unsigned NVMDAT12 :1;
[; ;pic16f18324.h: 10403: unsigned NVMDAT13 :1;
[; ;pic16f18324.h: 10404: };
[; ;pic16f18324.h: 10405: struct {
[; ;pic16f18324.h: 10406: unsigned EEDATH :6;
[; ;pic16f18324.h: 10407: };
[; ;pic16f18324.h: 10408: struct {
[; ;pic16f18324.h: 10409: unsigned PMDATH :6;
[; ;pic16f18324.h: 10410: };
[; ;pic16f18324.h: 10411: } NVMDATHbits_t;
[; ;pic16f18324.h: 10412: extern volatile NVMDATHbits_t NVMDATHbits @ 0x894;
[; ;pic16f18324.h: 10460: typedef union {
[; ;pic16f18324.h: 10461: struct {
[; ;pic16f18324.h: 10462: unsigned NVMDATH :6;
[; ;pic16f18324.h: 10463: };
[; ;pic16f18324.h: 10464: struct {
[; ;pic16f18324.h: 10465: unsigned NVMDAT8 :1;
[; ;pic16f18324.h: 10466: unsigned NVMDAT9 :1;
[; ;pic16f18324.h: 10467: unsigned NVMDAT10 :1;
[; ;pic16f18324.h: 10468: unsigned NVMDAT11 :1;
[; ;pic16f18324.h: 10469: unsigned NVMDAT12 :1;
[; ;pic16f18324.h: 10470: unsigned NVMDAT13 :1;
[; ;pic16f18324.h: 10471: };
[; ;pic16f18324.h: 10472: struct {
[; ;pic16f18324.h: 10473: unsigned EEDATH :6;
[; ;pic16f18324.h: 10474: };
[; ;pic16f18324.h: 10475: struct {
[; ;pic16f18324.h: 10476: unsigned PMDATH :6;
[; ;pic16f18324.h: 10477: };
[; ;pic16f18324.h: 10478: } EEDATHbits_t;
[; ;pic16f18324.h: 10479: extern volatile EEDATHbits_t EEDATHbits @ 0x894;
[; ;pic16f18324.h: 10526: typedef union {
[; ;pic16f18324.h: 10527: struct {
[; ;pic16f18324.h: 10528: unsigned NVMDATH :6;
[; ;pic16f18324.h: 10529: };
[; ;pic16f18324.h: 10530: struct {
[; ;pic16f18324.h: 10531: unsigned NVMDAT8 :1;
[; ;pic16f18324.h: 10532: unsigned NVMDAT9 :1;
[; ;pic16f18324.h: 10533: unsigned NVMDAT10 :1;
[; ;pic16f18324.h: 10534: unsigned NVMDAT11 :1;
[; ;pic16f18324.h: 10535: unsigned NVMDAT12 :1;
[; ;pic16f18324.h: 10536: unsigned NVMDAT13 :1;
[; ;pic16f18324.h: 10537: };
[; ;pic16f18324.h: 10538: struct {
[; ;pic16f18324.h: 10539: unsigned EEDATH :6;
[; ;pic16f18324.h: 10540: };
[; ;pic16f18324.h: 10541: struct {
[; ;pic16f18324.h: 10542: unsigned PMDATH :6;
[; ;pic16f18324.h: 10543: };
[; ;pic16f18324.h: 10544: } PMDATHbits_t;
[; ;pic16f18324.h: 10545: extern volatile PMDATHbits_t PMDATHbits @ 0x894;
[; ;pic16f18324.h: 10595: extern volatile unsigned char NVMCON1 @ 0x895;
"10597
[; ;pic16f18324.h: 10597: asm("NVMCON1 equ 0895h");
[; <" NVMCON1 equ 0895h ;# ">
[; ;pic16f18324.h: 10600: extern volatile unsigned char EECON1 @ 0x895;
"10602
[; ;pic16f18324.h: 10602: asm("EECON1 equ 0895h");
[; <" EECON1 equ 0895h ;# ">
[; ;pic16f18324.h: 10604: extern volatile unsigned char PMCON1 @ 0x895;
"10606
[; ;pic16f18324.h: 10606: asm("PMCON1 equ 0895h");
[; <" PMCON1 equ 0895h ;# ">
[; ;pic16f18324.h: 10609: typedef union {
[; ;pic16f18324.h: 10610: struct {
[; ;pic16f18324.h: 10611: unsigned RD :1;
[; ;pic16f18324.h: 10612: unsigned WR :1;
[; ;pic16f18324.h: 10613: unsigned WREN :1;
[; ;pic16f18324.h: 10614: unsigned WRERR :1;
[; ;pic16f18324.h: 10615: unsigned FREE :1;
[; ;pic16f18324.h: 10616: unsigned LWLO :1;
[; ;pic16f18324.h: 10617: unsigned NVMREGS :1;
[; ;pic16f18324.h: 10618: };
[; ;pic16f18324.h: 10619: struct {
[; ;pic16f18324.h: 10620: unsigned :6;
[; ;pic16f18324.h: 10621: unsigned CFGS :1;
[; ;pic16f18324.h: 10622: };
[; ;pic16f18324.h: 10623: } NVMCON1bits_t;
[; ;pic16f18324.h: 10624: extern volatile NVMCON1bits_t NVMCON1bits @ 0x895;
[; ;pic16f18324.h: 10667: typedef union {
[; ;pic16f18324.h: 10668: struct {
[; ;pic16f18324.h: 10669: unsigned RD :1;
[; ;pic16f18324.h: 10670: unsigned WR :1;
[; ;pic16f18324.h: 10671: unsigned WREN :1;
[; ;pic16f18324.h: 10672: unsigned WRERR :1;
[; ;pic16f18324.h: 10673: unsigned FREE :1;
[; ;pic16f18324.h: 10674: unsigned LWLO :1;
[; ;pic16f18324.h: 10675: unsigned NVMREGS :1;
[; ;pic16f18324.h: 10676: };
[; ;pic16f18324.h: 10677: struct {
[; ;pic16f18324.h: 10678: unsigned :6;
[; ;pic16f18324.h: 10679: unsigned CFGS :1;
[; ;pic16f18324.h: 10680: };
[; ;pic16f18324.h: 10681: } EECON1bits_t;
[; ;pic16f18324.h: 10682: extern volatile EECON1bits_t EECON1bits @ 0x895;
[; ;pic16f18324.h: 10724: typedef union {
[; ;pic16f18324.h: 10725: struct {
[; ;pic16f18324.h: 10726: unsigned RD :1;
[; ;pic16f18324.h: 10727: unsigned WR :1;
[; ;pic16f18324.h: 10728: unsigned WREN :1;
[; ;pic16f18324.h: 10729: unsigned WRERR :1;
[; ;pic16f18324.h: 10730: unsigned FREE :1;
[; ;pic16f18324.h: 10731: unsigned LWLO :1;
[; ;pic16f18324.h: 10732: unsigned NVMREGS :1;
[; ;pic16f18324.h: 10733: };
[; ;pic16f18324.h: 10734: struct {
[; ;pic16f18324.h: 10735: unsigned :6;
[; ;pic16f18324.h: 10736: unsigned CFGS :1;
[; ;pic16f18324.h: 10737: };
[; ;pic16f18324.h: 10738: } PMCON1bits_t;
[; ;pic16f18324.h: 10739: extern volatile PMCON1bits_t PMCON1bits @ 0x895;
[; ;pic16f18324.h: 10784: extern volatile unsigned char NVMCON2 @ 0x896;
"10786
[; ;pic16f18324.h: 10786: asm("NVMCON2 equ 0896h");
[; <" NVMCON2 equ 0896h ;# ">
[; ;pic16f18324.h: 10789: extern volatile unsigned char EECON2 @ 0x896;
"10791
[; ;pic16f18324.h: 10791: asm("EECON2 equ 0896h");
[; <" EECON2 equ 0896h ;# ">
[; ;pic16f18324.h: 10793: extern volatile unsigned char PMCON2 @ 0x896;
"10795
[; ;pic16f18324.h: 10795: asm("PMCON2 equ 0896h");
[; <" PMCON2 equ 0896h ;# ">
[; ;pic16f18324.h: 10798: typedef union {
[; ;pic16f18324.h: 10799: struct {
[; ;pic16f18324.h: 10800: unsigned NVMCON2 :8;
[; ;pic16f18324.h: 10801: };
[; ;pic16f18324.h: 10802: struct {
[; ;pic16f18324.h: 10803: unsigned EECON2 :8;
[; ;pic16f18324.h: 10804: };
[; ;pic16f18324.h: 10805: struct {
[; ;pic16f18324.h: 10806: unsigned PMCON2 :8;
[; ;pic16f18324.h: 10807: };
[; ;pic16f18324.h: 10808: } NVMCON2bits_t;
[; ;pic16f18324.h: 10809: extern volatile NVMCON2bits_t NVMCON2bits @ 0x896;
[; ;pic16f18324.h: 10827: typedef union {
[; ;pic16f18324.h: 10828: struct {
[; ;pic16f18324.h: 10829: unsigned NVMCON2 :8;
[; ;pic16f18324.h: 10830: };
[; ;pic16f18324.h: 10831: struct {
[; ;pic16f18324.h: 10832: unsigned EECON2 :8;
[; ;pic16f18324.h: 10833: };
[; ;pic16f18324.h: 10834: struct {
[; ;pic16f18324.h: 10835: unsigned PMCON2 :8;
[; ;pic16f18324.h: 10836: };
[; ;pic16f18324.h: 10837: } EECON2bits_t;
[; ;pic16f18324.h: 10838: extern volatile EECON2bits_t EECON2bits @ 0x896;
[; ;pic16f18324.h: 10855: typedef union {
[; ;pic16f18324.h: 10856: struct {
[; ;pic16f18324.h: 10857: unsigned NVMCON2 :8;
[; ;pic16f18324.h: 10858: };
[; ;pic16f18324.h: 10859: struct {
[; ;pic16f18324.h: 10860: unsigned EECON2 :8;
[; ;pic16f18324.h: 10861: };
[; ;pic16f18324.h: 10862: struct {
[; ;pic16f18324.h: 10863: unsigned PMCON2 :8;
[; ;pic16f18324.h: 10864: };
[; ;pic16f18324.h: 10865: } PMCON2bits_t;
[; ;pic16f18324.h: 10866: extern volatile PMCON2bits_t PMCON2bits @ 0x896;
[; ;pic16f18324.h: 10886: extern volatile unsigned char PCON0 @ 0x89B;
"10888
[; ;pic16f18324.h: 10888: asm("PCON0 equ 089Bh");
[; <" PCON0 equ 089Bh ;# ">
[; ;pic16f18324.h: 10891: typedef union {
[; ;pic16f18324.h: 10892: struct {
[; ;pic16f18324.h: 10893: unsigned nBOR :1;
[; ;pic16f18324.h: 10894: unsigned nPOR :1;
[; ;pic16f18324.h: 10895: unsigned nRI :1;
[; ;pic16f18324.h: 10896: unsigned nRMCLR :1;
[; ;pic16f18324.h: 10897: unsigned nRWDT :1;
[; ;pic16f18324.h: 10898: unsigned :1;
[; ;pic16f18324.h: 10899: unsigned STKUNF :1;
[; ;pic16f18324.h: 10900: unsigned STKOVF :1;
[; ;pic16f18324.h: 10901: };
[; ;pic16f18324.h: 10902: } PCON0bits_t;
[; ;pic16f18324.h: 10903: extern volatile PCON0bits_t PCON0bits @ 0x89B;
[; ;pic16f18324.h: 10943: extern volatile unsigned char PMD0 @ 0x911;
"10945
[; ;pic16f18324.h: 10945: asm("PMD0 equ 0911h");
[; <" PMD0 equ 0911h ;# ">
[; ;pic16f18324.h: 10948: typedef union {
[; ;pic16f18324.h: 10949: struct {
[; ;pic16f18324.h: 10950: unsigned IOCMD :1;
[; ;pic16f18324.h: 10951: unsigned CLKRMD :1;
[; ;pic16f18324.h: 10952: unsigned NVMMD :1;
[; ;pic16f18324.h: 10953: unsigned :3;
[; ;pic16f18324.h: 10954: unsigned FVRMD :1;
[; ;pic16f18324.h: 10955: unsigned SYSCMD :1;
[; ;pic16f18324.h: 10956: };
[; ;pic16f18324.h: 10957: } PMD0bits_t;
[; ;pic16f18324.h: 10958: extern volatile PMD0bits_t PMD0bits @ 0x911;
[; ;pic16f18324.h: 10988: extern volatile unsigned char PMD1 @ 0x912;
"10990
[; ;pic16f18324.h: 10990: asm("PMD1 equ 0912h");
[; <" PMD1 equ 0912h ;# ">
[; ;pic16f18324.h: 10993: typedef union {
[; ;pic16f18324.h: 10994: struct {
[; ;pic16f18324.h: 10995: unsigned TMR0MD :1;
[; ;pic16f18324.h: 10996: unsigned TMR1MD :1;
[; ;pic16f18324.h: 10997: unsigned TMR2MD :1;
[; ;pic16f18324.h: 10998: unsigned TMR3MD :1;
[; ;pic16f18324.h: 10999: unsigned TMR4MD :1;
[; ;pic16f18324.h: 11000: unsigned TMR5MD :1;
[; ;pic16f18324.h: 11001: unsigned TMR6MD :1;
[; ;pic16f18324.h: 11002: unsigned NCOMD :1;
[; ;pic16f18324.h: 11003: };
[; ;pic16f18324.h: 11004: } PMD1bits_t;
[; ;pic16f18324.h: 11005: extern volatile PMD1bits_t PMD1bits @ 0x912;
[; ;pic16f18324.h: 11050: extern volatile unsigned char PMD2 @ 0x913;
"11052
[; ;pic16f18324.h: 11052: asm("PMD2 equ 0913h");
[; <" PMD2 equ 0913h ;# ">
[; ;pic16f18324.h: 11055: typedef union {
[; ;pic16f18324.h: 11056: struct {
[; ;pic16f18324.h: 11057: unsigned :1;
[; ;pic16f18324.h: 11058: unsigned CMP1MD :1;
[; ;pic16f18324.h: 11059: unsigned CMP2MD :1;
[; ;pic16f18324.h: 11060: unsigned :2;
[; ;pic16f18324.h: 11061: unsigned ADCMD :1;
[; ;pic16f18324.h: 11062: unsigned DACMD :1;
[; ;pic16f18324.h: 11063: };
[; ;pic16f18324.h: 11064: } PMD2bits_t;
[; ;pic16f18324.h: 11065: extern volatile PMD2bits_t PMD2bits @ 0x913;
[; ;pic16f18324.h: 11090: extern volatile unsigned char PMD3 @ 0x914;
"11092
[; ;pic16f18324.h: 11092: asm("PMD3 equ 0914h");
[; <" PMD3 equ 0914h ;# ">
[; ;pic16f18324.h: 11095: typedef union {
[; ;pic16f18324.h: 11096: struct {
[; ;pic16f18324.h: 11097: unsigned CCP1MD :1;
[; ;pic16f18324.h: 11098: unsigned CCP2MD :1;
[; ;pic16f18324.h: 11099: unsigned CCP3MD :1;
[; ;pic16f18324.h: 11100: unsigned CCP4MD :1;
[; ;pic16f18324.h: 11101: unsigned PWM5MD :1;
[; ;pic16f18324.h: 11102: unsigned PWM6MD :1;
[; ;pic16f18324.h: 11103: unsigned CWG1MD :1;
[; ;pic16f18324.h: 11104: unsigned CWG2MD :1;
[; ;pic16f18324.h: 11105: };
[; ;pic16f18324.h: 11106: } PMD3bits_t;
[; ;pic16f18324.h: 11107: extern volatile PMD3bits_t PMD3bits @ 0x914;
[; ;pic16f18324.h: 11152: extern volatile unsigned char PMD4 @ 0x915;
"11154
[; ;pic16f18324.h: 11154: asm("PMD4 equ 0915h");
[; <" PMD4 equ 0915h ;# ">
[; ;pic16f18324.h: 11157: typedef union {
[; ;pic16f18324.h: 11158: struct {
[; ;pic16f18324.h: 11159: unsigned :1;
[; ;pic16f18324.h: 11160: unsigned MSSP1MD :1;
[; ;pic16f18324.h: 11161: unsigned :3;
[; ;pic16f18324.h: 11162: unsigned UART1MD :1;
[; ;pic16f18324.h: 11163: };
[; ;pic16f18324.h: 11164: } PMD4bits_t;
[; ;pic16f18324.h: 11165: extern volatile PMD4bits_t PMD4bits @ 0x915;
[; ;pic16f18324.h: 11180: extern volatile unsigned char PMD5 @ 0x916;
"11182
[; ;pic16f18324.h: 11182: asm("PMD5 equ 0916h");
[; <" PMD5 equ 0916h ;# ">
[; ;pic16f18324.h: 11185: typedef union {
[; ;pic16f18324.h: 11186: struct {
[; ;pic16f18324.h: 11187: unsigned DSMMD :1;
[; ;pic16f18324.h: 11188: unsigned CLC1MD :1;
[; ;pic16f18324.h: 11189: unsigned CLC2MD :1;
[; ;pic16f18324.h: 11190: unsigned CLC3MD :1;
[; ;pic16f18324.h: 11191: unsigned CLC4MD :1;
[; ;pic16f18324.h: 11192: };
[; ;pic16f18324.h: 11193: } PMD5bits_t;
[; ;pic16f18324.h: 11194: extern volatile PMD5bits_t PMD5bits @ 0x916;
[; ;pic16f18324.h: 11224: extern volatile unsigned char CPUDOZE @ 0x918;
"11226
[; ;pic16f18324.h: 11226: asm("CPUDOZE equ 0918h");
[; <" CPUDOZE equ 0918h ;# ">
[; ;pic16f18324.h: 11229: typedef union {
[; ;pic16f18324.h: 11230: struct {
[; ;pic16f18324.h: 11231: unsigned DOZE :3;
[; ;pic16f18324.h: 11232: unsigned :1;
[; ;pic16f18324.h: 11233: unsigned DOE :1;
[; ;pic16f18324.h: 11234: unsigned ROI :1;
[; ;pic16f18324.h: 11235: unsigned DOZEN :1;
[; ;pic16f18324.h: 11236: unsigned IDLEN :1;
[; ;pic16f18324.h: 11237: };
[; ;pic16f18324.h: 11238: struct {
[; ;pic16f18324.h: 11239: unsigned DOZE0 :1;
[; ;pic16f18324.h: 11240: unsigned DOZE1 :1;
[; ;pic16f18324.h: 11241: unsigned DOZE2 :1;
[; ;pic16f18324.h: 11242: };
[; ;pic16f18324.h: 11243: } CPUDOZEbits_t;
[; ;pic16f18324.h: 11244: extern volatile CPUDOZEbits_t CPUDOZEbits @ 0x918;
[; ;pic16f18324.h: 11289: extern volatile unsigned char OSCCON1 @ 0x919;
"11291
[; ;pic16f18324.h: 11291: asm("OSCCON1 equ 0919h");
[; <" OSCCON1 equ 0919h ;# ">
[; ;pic16f18324.h: 11294: typedef union {
[; ;pic16f18324.h: 11295: struct {
[; ;pic16f18324.h: 11296: unsigned NDIV :4;
[; ;pic16f18324.h: 11297: unsigned NOSC :3;
[; ;pic16f18324.h: 11298: };
[; ;pic16f18324.h: 11299: struct {
[; ;pic16f18324.h: 11300: unsigned NDIV0 :1;
[; ;pic16f18324.h: 11301: unsigned NDIV1 :1;
[; ;pic16f18324.h: 11302: unsigned NDIV2 :1;
[; ;pic16f18324.h: 11303: unsigned NDIV3 :1;
[; ;pic16f18324.h: 11304: unsigned NOSC0 :1;
[; ;pic16f18324.h: 11305: unsigned NOSC1 :1;
[; ;pic16f18324.h: 11306: unsigned NOSC2 :1;
[; ;pic16f18324.h: 11307: };
[; ;pic16f18324.h: 11308: } OSCCON1bits_t;
[; ;pic16f18324.h: 11309: extern volatile OSCCON1bits_t OSCCON1bits @ 0x919;
[; ;pic16f18324.h: 11359: extern volatile unsigned char OSCCON2 @ 0x91A;
"11361
[; ;pic16f18324.h: 11361: asm("OSCCON2 equ 091Ah");
[; <" OSCCON2 equ 091Ah ;# ">
[; ;pic16f18324.h: 11364: typedef union {
[; ;pic16f18324.h: 11365: struct {
[; ;pic16f18324.h: 11366: unsigned CDIV :4;
[; ;pic16f18324.h: 11367: unsigned COSC :3;
[; ;pic16f18324.h: 11368: };
[; ;pic16f18324.h: 11369: struct {
[; ;pic16f18324.h: 11370: unsigned CDIV0 :1;
[; ;pic16f18324.h: 11371: unsigned CDIV1 :1;
[; ;pic16f18324.h: 11372: unsigned CDIV2 :1;
[; ;pic16f18324.h: 11373: unsigned CDIV3 :1;
[; ;pic16f18324.h: 11374: unsigned COSC0 :1;
[; ;pic16f18324.h: 11375: unsigned COSC1 :1;
[; ;pic16f18324.h: 11376: unsigned COSC2 :1;
[; ;pic16f18324.h: 11377: };
[; ;pic16f18324.h: 11378: } OSCCON2bits_t;
[; ;pic16f18324.h: 11379: extern volatile OSCCON2bits_t OSCCON2bits @ 0x91A;
[; ;pic16f18324.h: 11429: extern volatile unsigned char OSCCON3 @ 0x91B;
"11431
[; ;pic16f18324.h: 11431: asm("OSCCON3 equ 091Bh");
[; <" OSCCON3 equ 091Bh ;# ">
[; ;pic16f18324.h: 11434: typedef union {
[; ;pic16f18324.h: 11435: struct {
[; ;pic16f18324.h: 11436: unsigned :3;
[; ;pic16f18324.h: 11437: unsigned NOSCR :1;
[; ;pic16f18324.h: 11438: unsigned ORDY :1;
[; ;pic16f18324.h: 11439: unsigned SOSCBE :1;
[; ;pic16f18324.h: 11440: unsigned SOSCPWR :1;
[; ;pic16f18324.h: 11441: unsigned CSWHOLD :1;
[; ;pic16f18324.h: 11442: };
[; ;pic16f18324.h: 11443: } OSCCON3bits_t;
[; ;pic16f18324.h: 11444: extern volatile OSCCON3bits_t OSCCON3bits @ 0x91B;
[; ;pic16f18324.h: 11474: extern volatile unsigned char OSCSTAT1 @ 0x91C;
"11476
[; ;pic16f18324.h: 11476: asm("OSCSTAT1 equ 091Ch");
[; <" OSCSTAT1 equ 091Ch ;# ">
[; ;pic16f18324.h: 11479: typedef union {
[; ;pic16f18324.h: 11480: struct {
[; ;pic16f18324.h: 11481: unsigned PLLR :1;
[; ;pic16f18324.h: 11482: unsigned :1;
[; ;pic16f18324.h: 11483: unsigned ADOR :1;
[; ;pic16f18324.h: 11484: unsigned SOR :1;
[; ;pic16f18324.h: 11485: unsigned LFOR :1;
[; ;pic16f18324.h: 11486: unsigned :1;
[; ;pic16f18324.h: 11487: unsigned HFOR :1;
[; ;pic16f18324.h: 11488: unsigned EXTOR :1;
[; ;pic16f18324.h: 11489: };
[; ;pic16f18324.h: 11490: } OSCSTAT1bits_t;
[; ;pic16f18324.h: 11491: extern volatile OSCSTAT1bits_t OSCSTAT1bits @ 0x91C;
[; ;pic16f18324.h: 11526: extern volatile unsigned char OSCEN @ 0x91D;
"11528
[; ;pic16f18324.h: 11528: asm("OSCEN equ 091Dh");
[; <" OSCEN equ 091Dh ;# ">
[; ;pic16f18324.h: 11531: typedef union {
[; ;pic16f18324.h: 11532: struct {
[; ;pic16f18324.h: 11533: unsigned :2;
[; ;pic16f18324.h: 11534: unsigned ADOEN :1;
[; ;pic16f18324.h: 11535: unsigned SOSCEN :1;
[; ;pic16f18324.h: 11536: unsigned LFOEN :1;
[; ;pic16f18324.h: 11537: unsigned :1;
[; ;pic16f18324.h: 11538: unsigned HFOEN :1;
[; ;pic16f18324.h: 11539: unsigned EXTOEN :1;
[; ;pic16f18324.h: 11540: };
[; ;pic16f18324.h: 11541: } OSCENbits_t;
[; ;pic16f18324.h: 11542: extern volatile OSCENbits_t OSCENbits @ 0x91D;
[; ;pic16f18324.h: 11572: extern volatile unsigned char OSCTUNE @ 0x91E;
"11574
[; ;pic16f18324.h: 11574: asm("OSCTUNE equ 091Eh");
[; <" OSCTUNE equ 091Eh ;# ">
[; ;pic16f18324.h: 11577: typedef union {
[; ;pic16f18324.h: 11578: struct {
[; ;pic16f18324.h: 11579: unsigned HFTUN :6;
[; ;pic16f18324.h: 11580: };
[; ;pic16f18324.h: 11581: struct {
[; ;pic16f18324.h: 11582: unsigned HFTUN0 :1;
[; ;pic16f18324.h: 11583: unsigned HFTUN1 :1;
[; ;pic16f18324.h: 11584: unsigned HFTUN2 :1;
[; ;pic16f18324.h: 11585: unsigned HFTUN3 :1;
[; ;pic16f18324.h: 11586: unsigned HFTUN4 :1;
[; ;pic16f18324.h: 11587: unsigned HFTUN5 :1;
[; ;pic16f18324.h: 11588: };
[; ;pic16f18324.h: 11589: } OSCTUNEbits_t;
[; ;pic16f18324.h: 11590: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x91E;
[; ;pic16f18324.h: 11630: extern volatile unsigned char OSCFRQ @ 0x91F;
"11632
[; ;pic16f18324.h: 11632: asm("OSCFRQ equ 091Fh");
[; <" OSCFRQ equ 091Fh ;# ">
[; ;pic16f18324.h: 11635: typedef union {
[; ;pic16f18324.h: 11636: struct {
[; ;pic16f18324.h: 11637: unsigned HFFRQ :4;
[; ;pic16f18324.h: 11638: };
[; ;pic16f18324.h: 11639: struct {
[; ;pic16f18324.h: 11640: unsigned HFFRQ0 :1;
[; ;pic16f18324.h: 11641: unsigned HFFRQ1 :1;
[; ;pic16f18324.h: 11642: unsigned HFFRQ2 :1;
[; ;pic16f18324.h: 11643: unsigned HFFRQ3 :1;
[; ;pic16f18324.h: 11644: };
[; ;pic16f18324.h: 11645: } OSCFRQbits_t;
[; ;pic16f18324.h: 11646: extern volatile OSCFRQbits_t OSCFRQbits @ 0x91F;
[; ;pic16f18324.h: 11676: extern volatile unsigned char PPSLOCK @ 0xE0F;
"11678
[; ;pic16f18324.h: 11678: asm("PPSLOCK equ 0E0Fh");
[; <" PPSLOCK equ 0E0Fh ;# ">
[; ;pic16f18324.h: 11681: typedef union {
[; ;pic16f18324.h: 11682: struct {
[; ;pic16f18324.h: 11683: unsigned PPSLOCKED :1;
[; ;pic16f18324.h: 11684: };
[; ;pic16f18324.h: 11685: } PPSLOCKbits_t;
[; ;pic16f18324.h: 11686: extern volatile PPSLOCKbits_t PPSLOCKbits @ 0xE0F;
[; ;pic16f18324.h: 11696: extern volatile unsigned char INTPPS @ 0xE10;
"11698
[; ;pic16f18324.h: 11698: asm("INTPPS equ 0E10h");
[; <" INTPPS equ 0E10h ;# ">
[; ;pic16f18324.h: 11701: typedef union {
[; ;pic16f18324.h: 11702: struct {
[; ;pic16f18324.h: 11703: unsigned INTPPS :5;
[; ;pic16f18324.h: 11704: };
[; ;pic16f18324.h: 11705: struct {
[; ;pic16f18324.h: 11706: unsigned INTPPS0 :1;
[; ;pic16f18324.h: 11707: unsigned INTPPS1 :1;
[; ;pic16f18324.h: 11708: unsigned INTPPS2 :1;
[; ;pic16f18324.h: 11709: unsigned INTPPS3 :1;
[; ;pic16f18324.h: 11710: unsigned INTPPS4 :1;
[; ;pic16f18324.h: 11711: };
[; ;pic16f18324.h: 11712: } INTPPSbits_t;
[; ;pic16f18324.h: 11713: extern volatile INTPPSbits_t INTPPSbits @ 0xE10;
[; ;pic16f18324.h: 11748: extern volatile unsigned char T0CKIPPS @ 0xE11;
"11750
[; ;pic16f18324.h: 11750: asm("T0CKIPPS equ 0E11h");
[; <" T0CKIPPS equ 0E11h ;# ">
[; ;pic16f18324.h: 11753: typedef union {
[; ;pic16f18324.h: 11754: struct {
[; ;pic16f18324.h: 11755: unsigned T0CKIPPS :5;
[; ;pic16f18324.h: 11756: };
[; ;pic16f18324.h: 11757: struct {
[; ;pic16f18324.h: 11758: unsigned T0CKIPPS0 :1;
[; ;pic16f18324.h: 11759: unsigned T0CKIPPS1 :1;
[; ;pic16f18324.h: 11760: unsigned T0CKIPPS2 :1;
[; ;pic16f18324.h: 11761: unsigned T0CKIPPS3 :1;
[; ;pic16f18324.h: 11762: unsigned T0CKIPPS4 :1;
[; ;pic16f18324.h: 11763: };
[; ;pic16f18324.h: 11764: } T0CKIPPSbits_t;
[; ;pic16f18324.h: 11765: extern volatile T0CKIPPSbits_t T0CKIPPSbits @ 0xE11;
[; ;pic16f18324.h: 11800: extern volatile unsigned char T1CKIPPS @ 0xE12;
"11802
[; ;pic16f18324.h: 11802: asm("T1CKIPPS equ 0E12h");
[; <" T1CKIPPS equ 0E12h ;# ">
[; ;pic16f18324.h: 11805: typedef union {
[; ;pic16f18324.h: 11806: struct {
[; ;pic16f18324.h: 11807: unsigned T1CKIPPS :5;
[; ;pic16f18324.h: 11808: };
[; ;pic16f18324.h: 11809: struct {
[; ;pic16f18324.h: 11810: unsigned T1CKIPPS0 :1;
[; ;pic16f18324.h: 11811: unsigned T1CKIPPS1 :1;
[; ;pic16f18324.h: 11812: unsigned T1CKIPPS2 :1;
[; ;pic16f18324.h: 11813: unsigned T1CKIPPS3 :1;
[; ;pic16f18324.h: 11814: unsigned T1CKIPPS4 :1;
[; ;pic16f18324.h: 11815: };
[; ;pic16f18324.h: 11816: } T1CKIPPSbits_t;
[; ;pic16f18324.h: 11817: extern volatile T1CKIPPSbits_t T1CKIPPSbits @ 0xE12;
[; ;pic16f18324.h: 11852: extern volatile unsigned char T1GPPS @ 0xE13;
"11854
[; ;pic16f18324.h: 11854: asm("T1GPPS equ 0E13h");
[; <" T1GPPS equ 0E13h ;# ">
[; ;pic16f18324.h: 11857: typedef union {
[; ;pic16f18324.h: 11858: struct {
[; ;pic16f18324.h: 11859: unsigned T1GPPS :5;
[; ;pic16f18324.h: 11860: };
[; ;pic16f18324.h: 11861: struct {
[; ;pic16f18324.h: 11862: unsigned T1GPPS0 :1;
[; ;pic16f18324.h: 11863: unsigned T1GPPS1 :1;
[; ;pic16f18324.h: 11864: unsigned T1GPPS2 :1;
[; ;pic16f18324.h: 11865: unsigned T1GPPS3 :1;
[; ;pic16f18324.h: 11866: unsigned T1GPPS4 :1;
[; ;pic16f18324.h: 11867: };
[; ;pic16f18324.h: 11868: } T1GPPSbits_t;
[; ;pic16f18324.h: 11869: extern volatile T1GPPSbits_t T1GPPSbits @ 0xE13;
[; ;pic16f18324.h: 11904: extern volatile unsigned char CCP1PPS @ 0xE14;
"11906
[; ;pic16f18324.h: 11906: asm("CCP1PPS equ 0E14h");
[; <" CCP1PPS equ 0E14h ;# ">
[; ;pic16f18324.h: 11909: typedef union {
[; ;pic16f18324.h: 11910: struct {
[; ;pic16f18324.h: 11911: unsigned CCP1PPS :5;
[; ;pic16f18324.h: 11912: };
[; ;pic16f18324.h: 11913: struct {
[; ;pic16f18324.h: 11914: unsigned CCP1PPS0 :1;
[; ;pic16f18324.h: 11915: unsigned CCP1PPS1 :1;
[; ;pic16f18324.h: 11916: unsigned CCP1PPS2 :1;
[; ;pic16f18324.h: 11917: unsigned CCP1PPS3 :1;
[; ;pic16f18324.h: 11918: unsigned CCP1PPS4 :1;
[; ;pic16f18324.h: 11919: };
[; ;pic16f18324.h: 11920: } CCP1PPSbits_t;
[; ;pic16f18324.h: 11921: extern volatile CCP1PPSbits_t CCP1PPSbits @ 0xE14;
[; ;pic16f18324.h: 11956: extern volatile unsigned char CCP2PPS @ 0xE15;
"11958
[; ;pic16f18324.h: 11958: asm("CCP2PPS equ 0E15h");
[; <" CCP2PPS equ 0E15h ;# ">
[; ;pic16f18324.h: 11961: typedef union {
[; ;pic16f18324.h: 11962: struct {
[; ;pic16f18324.h: 11963: unsigned CCP2PPS :5;
[; ;pic16f18324.h: 11964: };
[; ;pic16f18324.h: 11965: struct {
[; ;pic16f18324.h: 11966: unsigned CCP2PPS0 :1;
[; ;pic16f18324.h: 11967: unsigned CCP2PPS1 :1;
[; ;pic16f18324.h: 11968: unsigned CCP2PPS2 :1;
[; ;pic16f18324.h: 11969: unsigned CCP2PPS3 :1;
[; ;pic16f18324.h: 11970: unsigned CCP2PPS4 :1;
[; ;pic16f18324.h: 11971: };
[; ;pic16f18324.h: 11972: } CCP2PPSbits_t;
[; ;pic16f18324.h: 11973: extern volatile CCP2PPSbits_t CCP2PPSbits @ 0xE15;
[; ;pic16f18324.h: 12008: extern volatile unsigned char CCP3PPS @ 0xE16;
"12010
[; ;pic16f18324.h: 12010: asm("CCP3PPS equ 0E16h");
[; <" CCP3PPS equ 0E16h ;# ">
[; ;pic16f18324.h: 12013: typedef union {
[; ;pic16f18324.h: 12014: struct {
[; ;pic16f18324.h: 12015: unsigned CCP3PPS :5;
[; ;pic16f18324.h: 12016: };
[; ;pic16f18324.h: 12017: struct {
[; ;pic16f18324.h: 12018: unsigned CCP3PPS0 :1;
[; ;pic16f18324.h: 12019: unsigned CCP3PPS1 :1;
[; ;pic16f18324.h: 12020: unsigned CCP3PPS2 :1;
[; ;pic16f18324.h: 12021: unsigned CCP3PPS3 :1;
[; ;pic16f18324.h: 12022: unsigned CCP3PPS4 :1;
[; ;pic16f18324.h: 12023: };
[; ;pic16f18324.h: 12024: } CCP3PPSbits_t;
[; ;pic16f18324.h: 12025: extern volatile CCP3PPSbits_t CCP3PPSbits @ 0xE16;
[; ;pic16f18324.h: 12060: extern volatile unsigned char CCP4PPS @ 0xE17;
"12062
[; ;pic16f18324.h: 12062: asm("CCP4PPS equ 0E17h");
[; <" CCP4PPS equ 0E17h ;# ">
[; ;pic16f18324.h: 12065: typedef union {
[; ;pic16f18324.h: 12066: struct {
[; ;pic16f18324.h: 12067: unsigned CCP4PPS :5;
[; ;pic16f18324.h: 12068: };
[; ;pic16f18324.h: 12069: struct {
[; ;pic16f18324.h: 12070: unsigned CCP4PPS0 :1;
[; ;pic16f18324.h: 12071: unsigned CCP4PPS1 :1;
[; ;pic16f18324.h: 12072: unsigned CCP4PPS2 :1;
[; ;pic16f18324.h: 12073: unsigned CCP4PPS3 :1;
[; ;pic16f18324.h: 12074: unsigned CCP4PPS4 :1;
[; ;pic16f18324.h: 12075: };
[; ;pic16f18324.h: 12076: } CCP4PPSbits_t;
[; ;pic16f18324.h: 12077: extern volatile CCP4PPSbits_t CCP4PPSbits @ 0xE17;
[; ;pic16f18324.h: 12112: extern volatile unsigned char CWG1PPS @ 0xE18;
"12114
[; ;pic16f18324.h: 12114: asm("CWG1PPS equ 0E18h");
[; <" CWG1PPS equ 0E18h ;# ">
[; ;pic16f18324.h: 12117: typedef union {
[; ;pic16f18324.h: 12118: struct {
[; ;pic16f18324.h: 12119: unsigned CWG1PPS :5;
[; ;pic16f18324.h: 12120: };
[; ;pic16f18324.h: 12121: struct {
[; ;pic16f18324.h: 12122: unsigned CWG1PPS0 :1;
[; ;pic16f18324.h: 12123: unsigned CWG1PPS1 :1;
[; ;pic16f18324.h: 12124: unsigned CWG1PPS2 :1;
[; ;pic16f18324.h: 12125: unsigned CWG1PPS3 :1;
[; ;pic16f18324.h: 12126: unsigned CWG1PPS4 :1;
[; ;pic16f18324.h: 12127: };
[; ;pic16f18324.h: 12128: } CWG1PPSbits_t;
[; ;pic16f18324.h: 12129: extern volatile CWG1PPSbits_t CWG1PPSbits @ 0xE18;
[; ;pic16f18324.h: 12164: extern volatile unsigned char CWG2PPS @ 0xE19;
"12166
[; ;pic16f18324.h: 12166: asm("CWG2PPS equ 0E19h");
[; <" CWG2PPS equ 0E19h ;# ">
[; ;pic16f18324.h: 12169: typedef union {
[; ;pic16f18324.h: 12170: struct {
[; ;pic16f18324.h: 12171: unsigned CWG2PPS :5;
[; ;pic16f18324.h: 12172: };
[; ;pic16f18324.h: 12173: struct {
[; ;pic16f18324.h: 12174: unsigned CWG2PPS0 :1;
[; ;pic16f18324.h: 12175: unsigned CWG2PPS1 :1;
[; ;pic16f18324.h: 12176: unsigned CWG2PPS2 :1;
[; ;pic16f18324.h: 12177: unsigned CWG2PPS3 :1;
[; ;pic16f18324.h: 12178: unsigned CWG2PPS4 :1;
[; ;pic16f18324.h: 12179: };
[; ;pic16f18324.h: 12180: } CWG2PPSbits_t;
[; ;pic16f18324.h: 12181: extern volatile CWG2PPSbits_t CWG2PPSbits @ 0xE19;
[; ;pic16f18324.h: 12216: extern volatile unsigned char MDCIN1PPS @ 0xE1A;
"12218
[; ;pic16f18324.h: 12218: asm("MDCIN1PPS equ 0E1Ah");
[; <" MDCIN1PPS equ 0E1Ah ;# ">
[; ;pic16f18324.h: 12221: typedef union {
[; ;pic16f18324.h: 12222: struct {
[; ;pic16f18324.h: 12223: unsigned MDCIN1PPS :5;
[; ;pic16f18324.h: 12224: };
[; ;pic16f18324.h: 12225: struct {
[; ;pic16f18324.h: 12226: unsigned MDCIN1PPS0 :1;
[; ;pic16f18324.h: 12227: unsigned MDCIN1PPS1 :1;
[; ;pic16f18324.h: 12228: unsigned MDCIN1PPS2 :1;
[; ;pic16f18324.h: 12229: unsigned MDCIN1PPS3 :1;
[; ;pic16f18324.h: 12230: unsigned MDCIN1PPS4 :1;
[; ;pic16f18324.h: 12231: };
[; ;pic16f18324.h: 12232: } MDCIN1PPSbits_t;
[; ;pic16f18324.h: 12233: extern volatile MDCIN1PPSbits_t MDCIN1PPSbits @ 0xE1A;
[; ;pic16f18324.h: 12268: extern volatile unsigned char MDCIN2PPS @ 0xE1B;
"12270
[; ;pic16f18324.h: 12270: asm("MDCIN2PPS equ 0E1Bh");
[; <" MDCIN2PPS equ 0E1Bh ;# ">
[; ;pic16f18324.h: 12273: typedef union {
[; ;pic16f18324.h: 12274: struct {
[; ;pic16f18324.h: 12275: unsigned MDCIN2PPS :5;
[; ;pic16f18324.h: 12276: };
[; ;pic16f18324.h: 12277: struct {
[; ;pic16f18324.h: 12278: unsigned MDCIN2PPS0 :1;
[; ;pic16f18324.h: 12279: unsigned MDCIN2PPS1 :1;
[; ;pic16f18324.h: 12280: unsigned MDCIN2PPS2 :1;
[; ;pic16f18324.h: 12281: unsigned MDCIN2PPS3 :1;
[; ;pic16f18324.h: 12282: unsigned MDCIN2PPS4 :1;
[; ;pic16f18324.h: 12283: };
[; ;pic16f18324.h: 12284: } MDCIN2PPSbits_t;
[; ;pic16f18324.h: 12285: extern volatile MDCIN2PPSbits_t MDCIN2PPSbits @ 0xE1B;
[; ;pic16f18324.h: 12320: extern volatile unsigned char MDMINPPS @ 0xE1C;
"12322
[; ;pic16f18324.h: 12322: asm("MDMINPPS equ 0E1Ch");
[; <" MDMINPPS equ 0E1Ch ;# ">
[; ;pic16f18324.h: 12325: typedef union {
[; ;pic16f18324.h: 12326: struct {
[; ;pic16f18324.h: 12327: unsigned MDMINPPS :5;
[; ;pic16f18324.h: 12328: };
[; ;pic16f18324.h: 12329: struct {
[; ;pic16f18324.h: 12330: unsigned MDMINPPS0 :1;
[; ;pic16f18324.h: 12331: unsigned MDMINPPS1 :1;
[; ;pic16f18324.h: 12332: unsigned MDMINPPS2 :1;
[; ;pic16f18324.h: 12333: unsigned MDMINPPS3 :1;
[; ;pic16f18324.h: 12334: unsigned MDMINPPS4 :1;
[; ;pic16f18324.h: 12335: };
[; ;pic16f18324.h: 12336: } MDMINPPSbits_t;
[; ;pic16f18324.h: 12337: extern volatile MDMINPPSbits_t MDMINPPSbits @ 0xE1C;
[; ;pic16f18324.h: 12372: extern volatile unsigned char SSP1CLKPPS @ 0xE20;
"12374
[; ;pic16f18324.h: 12374: asm("SSP1CLKPPS equ 0E20h");
[; <" SSP1CLKPPS equ 0E20h ;# ">
[; ;pic16f18324.h: 12377: typedef union {
[; ;pic16f18324.h: 12378: struct {
[; ;pic16f18324.h: 12379: unsigned SSP1CLKPPS :5;
[; ;pic16f18324.h: 12380: };
[; ;pic16f18324.h: 12381: struct {
[; ;pic16f18324.h: 12382: unsigned SSP1CLKPPS0 :1;
[; ;pic16f18324.h: 12383: unsigned SSP1CLKPPS1 :1;
[; ;pic16f18324.h: 12384: unsigned SSP1CLKPPS2 :1;
[; ;pic16f18324.h: 12385: unsigned SSP1CLKPPS3 :1;
[; ;pic16f18324.h: 12386: unsigned SSP1CLKPPS4 :1;
[; ;pic16f18324.h: 12387: };
[; ;pic16f18324.h: 12388: } SSP1CLKPPSbits_t;
[; ;pic16f18324.h: 12389: extern volatile SSP1CLKPPSbits_t SSP1CLKPPSbits @ 0xE20;
[; ;pic16f18324.h: 12424: extern volatile unsigned char SSP1DATPPS @ 0xE21;
"12426
[; ;pic16f18324.h: 12426: asm("SSP1DATPPS equ 0E21h");
[; <" SSP1DATPPS equ 0E21h ;# ">
[; ;pic16f18324.h: 12429: typedef union {
[; ;pic16f18324.h: 12430: struct {
[; ;pic16f18324.h: 12431: unsigned SSP1DATPPS :5;
[; ;pic16f18324.h: 12432: };
[; ;pic16f18324.h: 12433: struct {
[; ;pic16f18324.h: 12434: unsigned SSP1DATPPS0 :1;
[; ;pic16f18324.h: 12435: unsigned SSP1DATPPS1 :1;
[; ;pic16f18324.h: 12436: unsigned SSP1DATPPS2 :1;
[; ;pic16f18324.h: 12437: unsigned SSP1DATPPS3 :1;
[; ;pic16f18324.h: 12438: unsigned SSP1DATPPS4 :1;
[; ;pic16f18324.h: 12439: };
[; ;pic16f18324.h: 12440: } SSP1DATPPSbits_t;
[; ;pic16f18324.h: 12441: extern volatile SSP1DATPPSbits_t SSP1DATPPSbits @ 0xE21;
[; ;pic16f18324.h: 12476: extern volatile unsigned char SSP1SSPPS @ 0xE22;
"12478
[; ;pic16f18324.h: 12478: asm("SSP1SSPPS equ 0E22h");
[; <" SSP1SSPPS equ 0E22h ;# ">
[; ;pic16f18324.h: 12481: typedef union {
[; ;pic16f18324.h: 12482: struct {
[; ;pic16f18324.h: 12483: unsigned SSP1SSPPS :5;
[; ;pic16f18324.h: 12484: };
[; ;pic16f18324.h: 12485: struct {
[; ;pic16f18324.h: 12486: unsigned SSP1SSPPS0 :1;
[; ;pic16f18324.h: 12487: unsigned SSP1SSPPS1 :1;
[; ;pic16f18324.h: 12488: unsigned SSP1SSPPS2 :1;
[; ;pic16f18324.h: 12489: unsigned SSP1SSPPS3 :1;
[; ;pic16f18324.h: 12490: unsigned SSP1SSPPS4 :1;
[; ;pic16f18324.h: 12491: };
[; ;pic16f18324.h: 12492: } SSP1SSPPSbits_t;
[; ;pic16f18324.h: 12493: extern volatile SSP1SSPPSbits_t SSP1SSPPSbits @ 0xE22;
[; ;pic16f18324.h: 12528: extern volatile unsigned char RXPPS @ 0xE24;
"12530
[; ;pic16f18324.h: 12530: asm("RXPPS equ 0E24h");
[; <" RXPPS equ 0E24h ;# ">
[; ;pic16f18324.h: 12533: typedef union {
[; ;pic16f18324.h: 12534: struct {
[; ;pic16f18324.h: 12535: unsigned RXPPS :5;
[; ;pic16f18324.h: 12536: };
[; ;pic16f18324.h: 12537: struct {
[; ;pic16f18324.h: 12538: unsigned RXDTPPS0 :1;
[; ;pic16f18324.h: 12539: unsigned RXDTPPS1 :1;
[; ;pic16f18324.h: 12540: unsigned RXDTPPS2 :1;
[; ;pic16f18324.h: 12541: unsigned RXDTPPS3 :1;
[; ;pic16f18324.h: 12542: unsigned RXDTPPS4 :1;
[; ;pic16f18324.h: 12543: };
[; ;pic16f18324.h: 12544: } RXPPSbits_t;
[; ;pic16f18324.h: 12545: extern volatile RXPPSbits_t RXPPSbits @ 0xE24;
[; ;pic16f18324.h: 12580: extern volatile unsigned char TXPPS @ 0xE25;
"12582
[; ;pic16f18324.h: 12582: asm("TXPPS equ 0E25h");
[; <" TXPPS equ 0E25h ;# ">
[; ;pic16f18324.h: 12585: typedef union {
[; ;pic16f18324.h: 12586: struct {
[; ;pic16f18324.h: 12587: unsigned TXPPS :5;
[; ;pic16f18324.h: 12588: };
[; ;pic16f18324.h: 12589: struct {
[; ;pic16f18324.h: 12590: unsigned TXCKPPS0 :1;
[; ;pic16f18324.h: 12591: unsigned TXCKPPS1 :1;
[; ;pic16f18324.h: 12592: unsigned TXCKPPS2 :1;
[; ;pic16f18324.h: 12593: unsigned TXCKPPS3 :1;
[; ;pic16f18324.h: 12594: unsigned TXCKPPS4 :1;
[; ;pic16f18324.h: 12595: };
[; ;pic16f18324.h: 12596: } TXPPSbits_t;
[; ;pic16f18324.h: 12597: extern volatile TXPPSbits_t TXPPSbits @ 0xE25;
[; ;pic16f18324.h: 12632: extern volatile unsigned char CLCIN0PPS @ 0xE28;
"12634
[; ;pic16f18324.h: 12634: asm("CLCIN0PPS equ 0E28h");
[; <" CLCIN0PPS equ 0E28h ;# ">
[; ;pic16f18324.h: 12637: typedef union {
[; ;pic16f18324.h: 12638: struct {
[; ;pic16f18324.h: 12639: unsigned CLCIN0PPS :5;
[; ;pic16f18324.h: 12640: };
[; ;pic16f18324.h: 12641: struct {
[; ;pic16f18324.h: 12642: unsigned CLCIN0PPS0 :1;
[; ;pic16f18324.h: 12643: unsigned CLCIN0PPS1 :1;
[; ;pic16f18324.h: 12644: unsigned CLCIN0PPS2 :1;
[; ;pic16f18324.h: 12645: unsigned CLCIN0PPS3 :1;
[; ;pic16f18324.h: 12646: unsigned CLCIN0PPS4 :1;
[; ;pic16f18324.h: 12647: };
[; ;pic16f18324.h: 12648: } CLCIN0PPSbits_t;
[; ;pic16f18324.h: 12649: extern volatile CLCIN0PPSbits_t CLCIN0PPSbits @ 0xE28;
[; ;pic16f18324.h: 12684: extern volatile unsigned char CLCIN1PPS @ 0xE29;
"12686
[; ;pic16f18324.h: 12686: asm("CLCIN1PPS equ 0E29h");
[; <" CLCIN1PPS equ 0E29h ;# ">
[; ;pic16f18324.h: 12689: typedef union {
[; ;pic16f18324.h: 12690: struct {
[; ;pic16f18324.h: 12691: unsigned CLCIN1PPS :5;
[; ;pic16f18324.h: 12692: };
[; ;pic16f18324.h: 12693: struct {
[; ;pic16f18324.h: 12694: unsigned CLCIN1PPS0 :1;
[; ;pic16f18324.h: 12695: unsigned CLCIN1PPS1 :1;
[; ;pic16f18324.h: 12696: unsigned CLCIN1PPS2 :1;
[; ;pic16f18324.h: 12697: unsigned CLCIN1PPS3 :1;
[; ;pic16f18324.h: 12698: unsigned CLCIN1PPS4 :1;
[; ;pic16f18324.h: 12699: };
[; ;pic16f18324.h: 12700: } CLCIN1PPSbits_t;
[; ;pic16f18324.h: 12701: extern volatile CLCIN1PPSbits_t CLCIN1PPSbits @ 0xE29;
[; ;pic16f18324.h: 12736: extern volatile unsigned char CLCIN2PPS @ 0xE2A;
"12738
[; ;pic16f18324.h: 12738: asm("CLCIN2PPS equ 0E2Ah");
[; <" CLCIN2PPS equ 0E2Ah ;# ">
[; ;pic16f18324.h: 12741: typedef union {
[; ;pic16f18324.h: 12742: struct {
[; ;pic16f18324.h: 12743: unsigned CLCIN2PPS :5;
[; ;pic16f18324.h: 12744: };
[; ;pic16f18324.h: 12745: struct {
[; ;pic16f18324.h: 12746: unsigned CLCIN2PPS0 :1;
[; ;pic16f18324.h: 12747: unsigned CLCIN2PPS1 :1;
[; ;pic16f18324.h: 12748: unsigned CLCIN2PPS2 :1;
[; ;pic16f18324.h: 12749: unsigned CLCIN2PPS3 :1;
[; ;pic16f18324.h: 12750: unsigned CLCIN2PPS4 :1;
[; ;pic16f18324.h: 12751: };
[; ;pic16f18324.h: 12752: } CLCIN2PPSbits_t;
[; ;pic16f18324.h: 12753: extern volatile CLCIN2PPSbits_t CLCIN2PPSbits @ 0xE2A;
[; ;pic16f18324.h: 12788: extern volatile unsigned char CLCIN3PPS @ 0xE2B;
"12790
[; ;pic16f18324.h: 12790: asm("CLCIN3PPS equ 0E2Bh");
[; <" CLCIN3PPS equ 0E2Bh ;# ">
[; ;pic16f18324.h: 12793: typedef union {
[; ;pic16f18324.h: 12794: struct {
[; ;pic16f18324.h: 12795: unsigned CLCIN3PPS :5;
[; ;pic16f18324.h: 12796: };
[; ;pic16f18324.h: 12797: struct {
[; ;pic16f18324.h: 12798: unsigned CLCIN3PPS0 :1;
[; ;pic16f18324.h: 12799: unsigned CLCIN3PPS1 :1;
[; ;pic16f18324.h: 12800: unsigned CLCIN3PPS2 :1;
[; ;pic16f18324.h: 12801: unsigned CLCIN3PPS3 :1;
[; ;pic16f18324.h: 12802: unsigned CLCIN3PPS4 :1;
[; ;pic16f18324.h: 12803: };
[; ;pic16f18324.h: 12804: } CLCIN3PPSbits_t;
[; ;pic16f18324.h: 12805: extern volatile CLCIN3PPSbits_t CLCIN3PPSbits @ 0xE2B;
[; ;pic16f18324.h: 12840: extern volatile unsigned char T3CKIPPS @ 0xE2C;
"12842
[; ;pic16f18324.h: 12842: asm("T3CKIPPS equ 0E2Ch");
[; <" T3CKIPPS equ 0E2Ch ;# ">
[; ;pic16f18324.h: 12845: typedef union {
[; ;pic16f18324.h: 12846: struct {
[; ;pic16f18324.h: 12847: unsigned T3CKIPPS :5;
[; ;pic16f18324.h: 12848: };
[; ;pic16f18324.h: 12849: } T3CKIPPSbits_t;
[; ;pic16f18324.h: 12850: extern volatile T3CKIPPSbits_t T3CKIPPSbits @ 0xE2C;
[; ;pic16f18324.h: 12860: extern volatile unsigned char T3GPPS @ 0xE2D;
"12862
[; ;pic16f18324.h: 12862: asm("T3GPPS equ 0E2Dh");
[; <" T3GPPS equ 0E2Dh ;# ">
[; ;pic16f18324.h: 12865: typedef union {
[; ;pic16f18324.h: 12866: struct {
[; ;pic16f18324.h: 12867: unsigned T3GPPS :5;
[; ;pic16f18324.h: 12868: };
[; ;pic16f18324.h: 12869: } T3GPPSbits_t;
[; ;pic16f18324.h: 12870: extern volatile T3GPPSbits_t T3GPPSbits @ 0xE2D;
[; ;pic16f18324.h: 12880: extern volatile unsigned char T5CKIPPS @ 0xE2E;
"12882
[; ;pic16f18324.h: 12882: asm("T5CKIPPS equ 0E2Eh");
[; <" T5CKIPPS equ 0E2Eh ;# ">
[; ;pic16f18324.h: 12885: typedef union {
[; ;pic16f18324.h: 12886: struct {
[; ;pic16f18324.h: 12887: unsigned T5CKIPPS :5;
[; ;pic16f18324.h: 12888: };
[; ;pic16f18324.h: 12889: } T5CKIPPSbits_t;
[; ;pic16f18324.h: 12890: extern volatile T5CKIPPSbits_t T5CKIPPSbits @ 0xE2E;
[; ;pic16f18324.h: 12900: extern volatile unsigned char T5GPPS @ 0xE2F;
"12902
[; ;pic16f18324.h: 12902: asm("T5GPPS equ 0E2Fh");
[; <" T5GPPS equ 0E2Fh ;# ">
[; ;pic16f18324.h: 12905: typedef union {
[; ;pic16f18324.h: 12906: struct {
[; ;pic16f18324.h: 12907: unsigned T5GPPS :5;
[; ;pic16f18324.h: 12908: };
[; ;pic16f18324.h: 12909: } T5GPPSbits_t;
[; ;pic16f18324.h: 12910: extern volatile T5GPPSbits_t T5GPPSbits @ 0xE2F;
[; ;pic16f18324.h: 12920: extern volatile unsigned char RA0PPS @ 0xE90;
"12922
[; ;pic16f18324.h: 12922: asm("RA0PPS equ 0E90h");
[; <" RA0PPS equ 0E90h ;# ">
[; ;pic16f18324.h: 12925: typedef union {
[; ;pic16f18324.h: 12926: struct {
[; ;pic16f18324.h: 12927: unsigned RA0PPS :5;
[; ;pic16f18324.h: 12928: };
[; ;pic16f18324.h: 12929: struct {
[; ;pic16f18324.h: 12930: unsigned RA0PPS0 :1;
[; ;pic16f18324.h: 12931: unsigned RA0PPS1 :1;
[; ;pic16f18324.h: 12932: unsigned RA0PPS2 :1;
[; ;pic16f18324.h: 12933: unsigned RA0PPS3 :1;
[; ;pic16f18324.h: 12934: unsigned RA0PPS4 :1;
[; ;pic16f18324.h: 12935: };
[; ;pic16f18324.h: 12936: } RA0PPSbits_t;
[; ;pic16f18324.h: 12937: extern volatile RA0PPSbits_t RA0PPSbits @ 0xE90;
[; ;pic16f18324.h: 12972: extern volatile unsigned char RA1PPS @ 0xE91;
"12974
[; ;pic16f18324.h: 12974: asm("RA1PPS equ 0E91h");
[; <" RA1PPS equ 0E91h ;# ">
[; ;pic16f18324.h: 12977: typedef union {
[; ;pic16f18324.h: 12978: struct {
[; ;pic16f18324.h: 12979: unsigned RA1PPS :5;
[; ;pic16f18324.h: 12980: };
[; ;pic16f18324.h: 12981: struct {
[; ;pic16f18324.h: 12982: unsigned RA1PPS0 :1;
[; ;pic16f18324.h: 12983: unsigned RA1PPS1 :1;
[; ;pic16f18324.h: 12984: unsigned RA1PPS2 :1;
[; ;pic16f18324.h: 12985: unsigned RA1PPS3 :1;
[; ;pic16f18324.h: 12986: unsigned RA1PPS4 :1;
[; ;pic16f18324.h: 12987: };
[; ;pic16f18324.h: 12988: } RA1PPSbits_t;
[; ;pic16f18324.h: 12989: extern volatile RA1PPSbits_t RA1PPSbits @ 0xE91;
[; ;pic16f18324.h: 13024: extern volatile unsigned char RA2PPS @ 0xE92;
"13026
[; ;pic16f18324.h: 13026: asm("RA2PPS equ 0E92h");
[; <" RA2PPS equ 0E92h ;# ">
[; ;pic16f18324.h: 13029: typedef union {
[; ;pic16f18324.h: 13030: struct {
[; ;pic16f18324.h: 13031: unsigned RA2PPS :5;
[; ;pic16f18324.h: 13032: };
[; ;pic16f18324.h: 13033: struct {
[; ;pic16f18324.h: 13034: unsigned RA2PPS0 :1;
[; ;pic16f18324.h: 13035: unsigned RA2PPS1 :1;
[; ;pic16f18324.h: 13036: unsigned RA2PPS2 :1;
[; ;pic16f18324.h: 13037: unsigned RA2PPS3 :1;
[; ;pic16f18324.h: 13038: unsigned RA2PPS4 :1;
[; ;pic16f18324.h: 13039: };
[; ;pic16f18324.h: 13040: } RA2PPSbits_t;
[; ;pic16f18324.h: 13041: extern volatile RA2PPSbits_t RA2PPSbits @ 0xE92;
[; ;pic16f18324.h: 13076: extern volatile unsigned char RA4PPS @ 0xE94;
"13078
[; ;pic16f18324.h: 13078: asm("RA4PPS equ 0E94h");
[; <" RA4PPS equ 0E94h ;# ">
[; ;pic16f18324.h: 13081: typedef union {
[; ;pic16f18324.h: 13082: struct {
[; ;pic16f18324.h: 13083: unsigned RA4PPS :5;
[; ;pic16f18324.h: 13084: };
[; ;pic16f18324.h: 13085: struct {
[; ;pic16f18324.h: 13086: unsigned RA4PPS0 :1;
[; ;pic16f18324.h: 13087: unsigned RA4PPS1 :1;
[; ;pic16f18324.h: 13088: unsigned RA4PPS2 :1;
[; ;pic16f18324.h: 13089: unsigned RA4PPS3 :1;
[; ;pic16f18324.h: 13090: unsigned RA4PPS4 :1;
[; ;pic16f18324.h: 13091: };
[; ;pic16f18324.h: 13092: } RA4PPSbits_t;
[; ;pic16f18324.h: 13093: extern volatile RA4PPSbits_t RA4PPSbits @ 0xE94;
[; ;pic16f18324.h: 13128: extern volatile unsigned char RA5PPS @ 0xE95;
"13130
[; ;pic16f18324.h: 13130: asm("RA5PPS equ 0E95h");
[; <" RA5PPS equ 0E95h ;# ">
[; ;pic16f18324.h: 13133: typedef union {
[; ;pic16f18324.h: 13134: struct {
[; ;pic16f18324.h: 13135: unsigned RA5PPS :5;
[; ;pic16f18324.h: 13136: };
[; ;pic16f18324.h: 13137: struct {
[; ;pic16f18324.h: 13138: unsigned RA5PPS0 :1;
[; ;pic16f18324.h: 13139: unsigned RA5PPS1 :1;
[; ;pic16f18324.h: 13140: unsigned RA5PPS2 :1;
[; ;pic16f18324.h: 13141: unsigned RA5PPS3 :1;
[; ;pic16f18324.h: 13142: unsigned RA5PPS4 :1;
[; ;pic16f18324.h: 13143: };
[; ;pic16f18324.h: 13144: } RA5PPSbits_t;
[; ;pic16f18324.h: 13145: extern volatile RA5PPSbits_t RA5PPSbits @ 0xE95;
[; ;pic16f18324.h: 13180: extern volatile unsigned char RC0PPS @ 0xEA0;
"13182
[; ;pic16f18324.h: 13182: asm("RC0PPS equ 0EA0h");
[; <" RC0PPS equ 0EA0h ;# ">
[; ;pic16f18324.h: 13185: typedef union {
[; ;pic16f18324.h: 13186: struct {
[; ;pic16f18324.h: 13187: unsigned RC0PPS :5;
[; ;pic16f18324.h: 13188: };
[; ;pic16f18324.h: 13189: struct {
[; ;pic16f18324.h: 13190: unsigned RC0PPS0 :1;
[; ;pic16f18324.h: 13191: unsigned RC0PPS1 :1;
[; ;pic16f18324.h: 13192: unsigned RC0PPS2 :1;
[; ;pic16f18324.h: 13193: unsigned RC0PPS3 :1;
[; ;pic16f18324.h: 13194: unsigned RC0PPS4 :1;
[; ;pic16f18324.h: 13195: };
[; ;pic16f18324.h: 13196: } RC0PPSbits_t;
[; ;pic16f18324.h: 13197: extern volatile RC0PPSbits_t RC0PPSbits @ 0xEA0;
[; ;pic16f18324.h: 13232: extern volatile unsigned char RC1PPS @ 0xEA1;
"13234
[; ;pic16f18324.h: 13234: asm("RC1PPS equ 0EA1h");
[; <" RC1PPS equ 0EA1h ;# ">
[; ;pic16f18324.h: 13237: typedef union {
[; ;pic16f18324.h: 13238: struct {
[; ;pic16f18324.h: 13239: unsigned RC1PPS :5;
[; ;pic16f18324.h: 13240: };
[; ;pic16f18324.h: 13241: struct {
[; ;pic16f18324.h: 13242: unsigned RC1PPS0 :1;
[; ;pic16f18324.h: 13243: unsigned RC1PPS1 :1;
[; ;pic16f18324.h: 13244: unsigned RC1PPS2 :1;
[; ;pic16f18324.h: 13245: unsigned RC1PPS3 :1;
[; ;pic16f18324.h: 13246: unsigned RC1PPS4 :1;
[; ;pic16f18324.h: 13247: };
[; ;pic16f18324.h: 13248: } RC1PPSbits_t;
[; ;pic16f18324.h: 13249: extern volatile RC1PPSbits_t RC1PPSbits @ 0xEA1;
[; ;pic16f18324.h: 13284: extern volatile unsigned char RC2PPS @ 0xEA2;
"13286
[; ;pic16f18324.h: 13286: asm("RC2PPS equ 0EA2h");
[; <" RC2PPS equ 0EA2h ;# ">
[; ;pic16f18324.h: 13289: typedef union {
[; ;pic16f18324.h: 13290: struct {
[; ;pic16f18324.h: 13291: unsigned RC2PPS :5;
[; ;pic16f18324.h: 13292: };
[; ;pic16f18324.h: 13293: struct {
[; ;pic16f18324.h: 13294: unsigned RC2PPS0 :1;
[; ;pic16f18324.h: 13295: unsigned RC2PPS1 :1;
[; ;pic16f18324.h: 13296: unsigned RC2PPS2 :1;
[; ;pic16f18324.h: 13297: unsigned RC2PPS3 :1;
[; ;pic16f18324.h: 13298: unsigned RC2PPS4 :1;
[; ;pic16f18324.h: 13299: };
[; ;pic16f18324.h: 13300: } RC2PPSbits_t;
[; ;pic16f18324.h: 13301: extern volatile RC2PPSbits_t RC2PPSbits @ 0xEA2;
[; ;pic16f18324.h: 13336: extern volatile unsigned char RC3PPS @ 0xEA3;
"13338
[; ;pic16f18324.h: 13338: asm("RC3PPS equ 0EA3h");
[; <" RC3PPS equ 0EA3h ;# ">
[; ;pic16f18324.h: 13341: typedef union {
[; ;pic16f18324.h: 13342: struct {
[; ;pic16f18324.h: 13343: unsigned RC3PPS :5;
[; ;pic16f18324.h: 13344: };
[; ;pic16f18324.h: 13345: struct {
[; ;pic16f18324.h: 13346: unsigned RC3PPS0 :1;
[; ;pic16f18324.h: 13347: unsigned RC3PPS1 :1;
[; ;pic16f18324.h: 13348: unsigned RC3PPS2 :1;
[; ;pic16f18324.h: 13349: unsigned RC3PPS3 :1;
[; ;pic16f18324.h: 13350: unsigned RC3PPS4 :1;
[; ;pic16f18324.h: 13351: };
[; ;pic16f18324.h: 13352: } RC3PPSbits_t;
[; ;pic16f18324.h: 13353: extern volatile RC3PPSbits_t RC3PPSbits @ 0xEA3;
[; ;pic16f18324.h: 13388: extern volatile unsigned char RC4PPS @ 0xEA4;
"13390
[; ;pic16f18324.h: 13390: asm("RC4PPS equ 0EA4h");
[; <" RC4PPS equ 0EA4h ;# ">
[; ;pic16f18324.h: 13393: typedef union {
[; ;pic16f18324.h: 13394: struct {
[; ;pic16f18324.h: 13395: unsigned RC4PPS :5;
[; ;pic16f18324.h: 13396: };
[; ;pic16f18324.h: 13397: struct {
[; ;pic16f18324.h: 13398: unsigned RC4PPS0 :1;
[; ;pic16f18324.h: 13399: unsigned RC4PPS1 :1;
[; ;pic16f18324.h: 13400: unsigned RC4PPS2 :1;
[; ;pic16f18324.h: 13401: unsigned RC4PPS3 :1;
[; ;pic16f18324.h: 13402: unsigned RC4PPS4 :1;
[; ;pic16f18324.h: 13403: };
[; ;pic16f18324.h: 13404: } RC4PPSbits_t;
[; ;pic16f18324.h: 13405: extern volatile RC4PPSbits_t RC4PPSbits @ 0xEA4;
[; ;pic16f18324.h: 13440: extern volatile unsigned char RC5PPS @ 0xEA5;
"13442
[; ;pic16f18324.h: 13442: asm("RC5PPS equ 0EA5h");
[; <" RC5PPS equ 0EA5h ;# ">
[; ;pic16f18324.h: 13445: typedef union {
[; ;pic16f18324.h: 13446: struct {
[; ;pic16f18324.h: 13447: unsigned RC5PPS :5;
[; ;pic16f18324.h: 13448: };
[; ;pic16f18324.h: 13449: struct {
[; ;pic16f18324.h: 13450: unsigned RC5PPS0 :1;
[; ;pic16f18324.h: 13451: unsigned RC5PPS1 :1;
[; ;pic16f18324.h: 13452: unsigned RC5PPS2 :1;
[; ;pic16f18324.h: 13453: unsigned RC5PPS3 :1;
[; ;pic16f18324.h: 13454: unsigned RC5PPS4 :1;
[; ;pic16f18324.h: 13455: };
[; ;pic16f18324.h: 13456: } RC5PPSbits_t;
[; ;pic16f18324.h: 13457: extern volatile RC5PPSbits_t RC5PPSbits @ 0xEA5;
[; ;pic16f18324.h: 13492: extern volatile unsigned char CLCDATA @ 0xF0F;
"13494
[; ;pic16f18324.h: 13494: asm("CLCDATA equ 0F0Fh");
[; <" CLCDATA equ 0F0Fh ;# ">
[; ;pic16f18324.h: 13497: typedef union {
[; ;pic16f18324.h: 13498: struct {
[; ;pic16f18324.h: 13499: unsigned MLC1OUT :1;
[; ;pic16f18324.h: 13500: unsigned MLC2OUT :1;
[; ;pic16f18324.h: 13501: unsigned MLC3OUT :1;
[; ;pic16f18324.h: 13502: unsigned MLC4OUT :1;
[; ;pic16f18324.h: 13503: };
[; ;pic16f18324.h: 13504: } CLCDATAbits_t;
[; ;pic16f18324.h: 13505: extern volatile CLCDATAbits_t CLCDATAbits @ 0xF0F;
[; ;pic16f18324.h: 13530: extern volatile unsigned char CLC1CON @ 0xF10;
"13532
[; ;pic16f18324.h: 13532: asm("CLC1CON equ 0F10h");
[; <" CLC1CON equ 0F10h ;# ">
[; ;pic16f18324.h: 13535: typedef union {
[; ;pic16f18324.h: 13536: struct {
[; ;pic16f18324.h: 13537: unsigned LC1MODE :3;
[; ;pic16f18324.h: 13538: unsigned LC1INTN :1;
[; ;pic16f18324.h: 13539: unsigned LC1INTP :1;
[; ;pic16f18324.h: 13540: unsigned LC1OUT :1;
[; ;pic16f18324.h: 13541: unsigned :1;
[; ;pic16f18324.h: 13542: unsigned LC1EN :1;
[; ;pic16f18324.h: 13543: };
[; ;pic16f18324.h: 13544: struct {
[; ;pic16f18324.h: 13545: unsigned LC1MODE0 :1;
[; ;pic16f18324.h: 13546: unsigned LC1MODE1 :1;
[; ;pic16f18324.h: 13547: unsigned LC1MODE2 :1;
[; ;pic16f18324.h: 13548: };
[; ;pic16f18324.h: 13549: struct {
[; ;pic16f18324.h: 13550: unsigned MODE :3;
[; ;pic16f18324.h: 13551: unsigned INTN :1;
[; ;pic16f18324.h: 13552: unsigned INTP :1;
[; ;pic16f18324.h: 13553: unsigned OUT :1;
[; ;pic16f18324.h: 13554: unsigned :1;
[; ;pic16f18324.h: 13555: unsigned EN :1;
[; ;pic16f18324.h: 13556: };
[; ;pic16f18324.h: 13557: struct {
[; ;pic16f18324.h: 13558: unsigned MODE0 :1;
[; ;pic16f18324.h: 13559: unsigned MODE1 :1;
[; ;pic16f18324.h: 13560: unsigned MODE2 :1;
[; ;pic16f18324.h: 13561: };
[; ;pic16f18324.h: 13562: } CLC1CONbits_t;
[; ;pic16f18324.h: 13563: extern volatile CLC1CONbits_t CLC1CONbits @ 0xF10;
[; ;pic16f18324.h: 13648: extern volatile unsigned char CLC1POL @ 0xF11;
"13650
[; ;pic16f18324.h: 13650: asm("CLC1POL equ 0F11h");
[; <" CLC1POL equ 0F11h ;# ">
[; ;pic16f18324.h: 13653: typedef union {
[; ;pic16f18324.h: 13654: struct {
[; ;pic16f18324.h: 13655: unsigned LC1G1POL :1;
[; ;pic16f18324.h: 13656: unsigned LC1G2POL :1;
[; ;pic16f18324.h: 13657: unsigned LC1G3POL :1;
[; ;pic16f18324.h: 13658: unsigned LC1G4POL :1;
[; ;pic16f18324.h: 13659: unsigned :3;
[; ;pic16f18324.h: 13660: unsigned LC1POL :1;
[; ;pic16f18324.h: 13661: };
[; ;pic16f18324.h: 13662: struct {
[; ;pic16f18324.h: 13663: unsigned G1POL :1;
[; ;pic16f18324.h: 13664: unsigned G2POL :1;
[; ;pic16f18324.h: 13665: unsigned G3POL :1;
[; ;pic16f18324.h: 13666: unsigned G4POL :1;
[; ;pic16f18324.h: 13667: unsigned :3;
[; ;pic16f18324.h: 13668: unsigned POL :1;
[; ;pic16f18324.h: 13669: };
[; ;pic16f18324.h: 13670: } CLC1POLbits_t;
[; ;pic16f18324.h: 13671: extern volatile CLC1POLbits_t CLC1POLbits @ 0xF11;
[; ;pic16f18324.h: 13726: extern volatile unsigned char CLC1SEL0 @ 0xF12;
"13728
[; ;pic16f18324.h: 13728: asm("CLC1SEL0 equ 0F12h");
[; <" CLC1SEL0 equ 0F12h ;# ">
[; ;pic16f18324.h: 13731: typedef union {
[; ;pic16f18324.h: 13732: struct {
[; ;pic16f18324.h: 13733: unsigned LC1D1S0 :1;
[; ;pic16f18324.h: 13734: unsigned LC1D1S1 :1;
[; ;pic16f18324.h: 13735: unsigned LC1D1S2 :1;
[; ;pic16f18324.h: 13736: unsigned LC1D1S3 :1;
[; ;pic16f18324.h: 13737: unsigned LC1D1S4 :1;
[; ;pic16f18324.h: 13738: unsigned LC1D1S5 :1;
[; ;pic16f18324.h: 13739: };
[; ;pic16f18324.h: 13740: struct {
[; ;pic16f18324.h: 13741: unsigned LC1D1S :8;
[; ;pic16f18324.h: 13742: };
[; ;pic16f18324.h: 13743: struct {
[; ;pic16f18324.h: 13744: unsigned D1S :8;
[; ;pic16f18324.h: 13745: };
[; ;pic16f18324.h: 13746: struct {
[; ;pic16f18324.h: 13747: unsigned D1S0 :1;
[; ;pic16f18324.h: 13748: unsigned D1S1 :1;
[; ;pic16f18324.h: 13749: unsigned D1S2 :1;
[; ;pic16f18324.h: 13750: unsigned D1S3 :1;
[; ;pic16f18324.h: 13751: unsigned D1S4 :1;
[; ;pic16f18324.h: 13752: unsigned D1S5 :1;
[; ;pic16f18324.h: 13753: };
[; ;pic16f18324.h: 13754: } CLC1SEL0bits_t;
[; ;pic16f18324.h: 13755: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xF12;
[; ;pic16f18324.h: 13830: extern volatile unsigned char CLC1SEL1 @ 0xF13;
"13832
[; ;pic16f18324.h: 13832: asm("CLC1SEL1 equ 0F13h");
[; <" CLC1SEL1 equ 0F13h ;# ">
[; ;pic16f18324.h: 13835: typedef union {
[; ;pic16f18324.h: 13836: struct {
[; ;pic16f18324.h: 13837: unsigned LC1D2S0 :1;
[; ;pic16f18324.h: 13838: unsigned LC1D2S1 :1;
[; ;pic16f18324.h: 13839: unsigned LC1D2S2 :1;
[; ;pic16f18324.h: 13840: unsigned LC1D2S3 :1;
[; ;pic16f18324.h: 13841: unsigned LC1D2S4 :1;
[; ;pic16f18324.h: 13842: unsigned LC1D2S5 :1;
[; ;pic16f18324.h: 13843: };
[; ;pic16f18324.h: 13844: struct {
[; ;pic16f18324.h: 13845: unsigned LC1D2S :8;
[; ;pic16f18324.h: 13846: };
[; ;pic16f18324.h: 13847: struct {
[; ;pic16f18324.h: 13848: unsigned D2S :8;
[; ;pic16f18324.h: 13849: };
[; ;pic16f18324.h: 13850: struct {
[; ;pic16f18324.h: 13851: unsigned D2S0 :1;
[; ;pic16f18324.h: 13852: unsigned D2S1 :1;
[; ;pic16f18324.h: 13853: unsigned D2S2 :1;
[; ;pic16f18324.h: 13854: unsigned D2S3 :1;
[; ;pic16f18324.h: 13855: unsigned D2S4 :1;
[; ;pic16f18324.h: 13856: unsigned D2S5 :1;
[; ;pic16f18324.h: 13857: };
[; ;pic16f18324.h: 13858: } CLC1SEL1bits_t;
[; ;pic16f18324.h: 13859: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xF13;
[; ;pic16f18324.h: 13934: extern volatile unsigned char CLC1SEL2 @ 0xF14;
"13936
[; ;pic16f18324.h: 13936: asm("CLC1SEL2 equ 0F14h");
[; <" CLC1SEL2 equ 0F14h ;# ">
[; ;pic16f18324.h: 13939: typedef union {
[; ;pic16f18324.h: 13940: struct {
[; ;pic16f18324.h: 13941: unsigned LC1D3S0 :1;
[; ;pic16f18324.h: 13942: unsigned LC1D3S1 :1;
[; ;pic16f18324.h: 13943: unsigned LC1D3S2 :1;
[; ;pic16f18324.h: 13944: unsigned LC1D3S3 :1;
[; ;pic16f18324.h: 13945: unsigned LC1D3S4 :1;
[; ;pic16f18324.h: 13946: unsigned LC1D3S5 :1;
[; ;pic16f18324.h: 13947: };
[; ;pic16f18324.h: 13948: struct {
[; ;pic16f18324.h: 13949: unsigned LC1D3S :8;
[; ;pic16f18324.h: 13950: };
[; ;pic16f18324.h: 13951: struct {
[; ;pic16f18324.h: 13952: unsigned D3S :8;
[; ;pic16f18324.h: 13953: };
[; ;pic16f18324.h: 13954: struct {
[; ;pic16f18324.h: 13955: unsigned D3S0 :1;
[; ;pic16f18324.h: 13956: unsigned D3S1 :1;
[; ;pic16f18324.h: 13957: unsigned D3S2 :1;
[; ;pic16f18324.h: 13958: unsigned D3S3 :1;
[; ;pic16f18324.h: 13959: unsigned D3S4 :1;
[; ;pic16f18324.h: 13960: unsigned D3S5 :1;
[; ;pic16f18324.h: 13961: };
[; ;pic16f18324.h: 13962: } CLC1SEL2bits_t;
[; ;pic16f18324.h: 13963: extern volatile CLC1SEL2bits_t CLC1SEL2bits @ 0xF14;
[; ;pic16f18324.h: 14038: extern volatile unsigned char CLC1SEL3 @ 0xF15;
"14040
[; ;pic16f18324.h: 14040: asm("CLC1SEL3 equ 0F15h");
[; <" CLC1SEL3 equ 0F15h ;# ">
[; ;pic16f18324.h: 14043: typedef union {
[; ;pic16f18324.h: 14044: struct {
[; ;pic16f18324.h: 14045: unsigned LC1D4S0 :1;
[; ;pic16f18324.h: 14046: unsigned LC1D4S1 :1;
[; ;pic16f18324.h: 14047: unsigned LC1D4S2 :1;
[; ;pic16f18324.h: 14048: unsigned LC1D4S3 :1;
[; ;pic16f18324.h: 14049: unsigned LC1D4S4 :1;
[; ;pic16f18324.h: 14050: unsigned LC1D4S5 :1;
[; ;pic16f18324.h: 14051: };
[; ;pic16f18324.h: 14052: struct {
[; ;pic16f18324.h: 14053: unsigned LC1D4S :8;
[; ;pic16f18324.h: 14054: };
[; ;pic16f18324.h: 14055: struct {
[; ;pic16f18324.h: 14056: unsigned D4S :8;
[; ;pic16f18324.h: 14057: };
[; ;pic16f18324.h: 14058: struct {
[; ;pic16f18324.h: 14059: unsigned D4S0 :1;
[; ;pic16f18324.h: 14060: unsigned D4S1 :1;
[; ;pic16f18324.h: 14061: unsigned D4S2 :1;
[; ;pic16f18324.h: 14062: unsigned D4S3 :1;
[; ;pic16f18324.h: 14063: unsigned D4S4 :1;
[; ;pic16f18324.h: 14064: unsigned D4S5 :1;
[; ;pic16f18324.h: 14065: };
[; ;pic16f18324.h: 14066: } CLC1SEL3bits_t;
[; ;pic16f18324.h: 14067: extern volatile CLC1SEL3bits_t CLC1SEL3bits @ 0xF15;
[; ;pic16f18324.h: 14142: extern volatile unsigned char CLC1GLS0 @ 0xF16;
"14144
[; ;pic16f18324.h: 14144: asm("CLC1GLS0 equ 0F16h");
[; <" CLC1GLS0 equ 0F16h ;# ">
[; ;pic16f18324.h: 14147: typedef union {
[; ;pic16f18324.h: 14148: struct {
[; ;pic16f18324.h: 14149: unsigned LC1G1D1N :1;
[; ;pic16f18324.h: 14150: unsigned LC1G1D1T :1;
[; ;pic16f18324.h: 14151: unsigned LC1G1D2N :1;
[; ;pic16f18324.h: 14152: unsigned LC1G1D2T :1;
[; ;pic16f18324.h: 14153: unsigned LC1G1D3N :1;
[; ;pic16f18324.h: 14154: unsigned LC1G1D3T :1;
[; ;pic16f18324.h: 14155: unsigned LC1G1D4N :1;
[; ;pic16f18324.h: 14156: unsigned LC1G1D4T :1;
[; ;pic16f18324.h: 14157: };
[; ;pic16f18324.h: 14158: struct {
[; ;pic16f18324.h: 14159: unsigned D1N :1;
[; ;pic16f18324.h: 14160: unsigned D1T :1;
[; ;pic16f18324.h: 14161: unsigned D2N :1;
[; ;pic16f18324.h: 14162: unsigned D2T :1;
[; ;pic16f18324.h: 14163: unsigned D3N :1;
[; ;pic16f18324.h: 14164: unsigned D3T :1;
[; ;pic16f18324.h: 14165: unsigned D4N :1;
[; ;pic16f18324.h: 14166: unsigned D4T :1;
[; ;pic16f18324.h: 14167: };
[; ;pic16f18324.h: 14168: } CLC1GLS0bits_t;
[; ;pic16f18324.h: 14169: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xF16;
[; ;pic16f18324.h: 14254: extern volatile unsigned char CLC1GLS1 @ 0xF17;
"14256
[; ;pic16f18324.h: 14256: asm("CLC1GLS1 equ 0F17h");
[; <" CLC1GLS1 equ 0F17h ;# ">
[; ;pic16f18324.h: 14259: typedef union {
[; ;pic16f18324.h: 14260: struct {
[; ;pic16f18324.h: 14261: unsigned LC1G2D1N :1;
[; ;pic16f18324.h: 14262: unsigned LC1G2D1T :1;
[; ;pic16f18324.h: 14263: unsigned LC1G2D2N :1;
[; ;pic16f18324.h: 14264: unsigned LC1G2D2T :1;
[; ;pic16f18324.h: 14265: unsigned LC1G2D3N :1;
[; ;pic16f18324.h: 14266: unsigned LC1G2D3T :1;
[; ;pic16f18324.h: 14267: unsigned LC1G2D4N :1;
[; ;pic16f18324.h: 14268: unsigned LC1G2D4T :1;
[; ;pic16f18324.h: 14269: };
[; ;pic16f18324.h: 14270: struct {
[; ;pic16f18324.h: 14271: unsigned D1N :1;
[; ;pic16f18324.h: 14272: unsigned D1T :1;
[; ;pic16f18324.h: 14273: unsigned D2N :1;
[; ;pic16f18324.h: 14274: unsigned D2T :1;
[; ;pic16f18324.h: 14275: unsigned D3N :1;
[; ;pic16f18324.h: 14276: unsigned D3T :1;
[; ;pic16f18324.h: 14277: unsigned D4N :1;
[; ;pic16f18324.h: 14278: unsigned D4T :1;
[; ;pic16f18324.h: 14279: };
[; ;pic16f18324.h: 14280: } CLC1GLS1bits_t;
[; ;pic16f18324.h: 14281: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xF17;
[; ;pic16f18324.h: 14366: extern volatile unsigned char CLC1GLS2 @ 0xF18;
"14368
[; ;pic16f18324.h: 14368: asm("CLC1GLS2 equ 0F18h");
[; <" CLC1GLS2 equ 0F18h ;# ">
[; ;pic16f18324.h: 14371: typedef union {
[; ;pic16f18324.h: 14372: struct {
[; ;pic16f18324.h: 14373: unsigned LC1G3D1N :1;
[; ;pic16f18324.h: 14374: unsigned LC1G3D1T :1;
[; ;pic16f18324.h: 14375: unsigned LC1G3D2N :1;
[; ;pic16f18324.h: 14376: unsigned LC1G3D2T :1;
[; ;pic16f18324.h: 14377: unsigned LC1G3D3N :1;
[; ;pic16f18324.h: 14378: unsigned LC1G3D3T :1;
[; ;pic16f18324.h: 14379: unsigned LC1G3D4N :1;
[; ;pic16f18324.h: 14380: unsigned LC1G3D4T :1;
[; ;pic16f18324.h: 14381: };
[; ;pic16f18324.h: 14382: struct {
[; ;pic16f18324.h: 14383: unsigned D1N :1;
[; ;pic16f18324.h: 14384: unsigned D1T :1;
[; ;pic16f18324.h: 14385: unsigned D2N :1;
[; ;pic16f18324.h: 14386: unsigned D2T :1;
[; ;pic16f18324.h: 14387: unsigned D3N :1;
[; ;pic16f18324.h: 14388: unsigned D3T :1;
[; ;pic16f18324.h: 14389: unsigned D4N :1;
[; ;pic16f18324.h: 14390: unsigned D4T :1;
[; ;pic16f18324.h: 14391: };
[; ;pic16f18324.h: 14392: } CLC1GLS2bits_t;
[; ;pic16f18324.h: 14393: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xF18;
[; ;pic16f18324.h: 14478: extern volatile unsigned char CLC1GLS3 @ 0xF19;
"14480
[; ;pic16f18324.h: 14480: asm("CLC1GLS3 equ 0F19h");
[; <" CLC1GLS3 equ 0F19h ;# ">
[; ;pic16f18324.h: 14483: typedef union {
[; ;pic16f18324.h: 14484: struct {
[; ;pic16f18324.h: 14485: unsigned LC1G4D1N :1;
[; ;pic16f18324.h: 14486: unsigned LC1G4D1T :1;
[; ;pic16f18324.h: 14487: unsigned LC1G4D2N :1;
[; ;pic16f18324.h: 14488: unsigned LC1G4D2T :1;
[; ;pic16f18324.h: 14489: unsigned LC1G4D3N :1;
[; ;pic16f18324.h: 14490: unsigned LC1G4D3T :1;
[; ;pic16f18324.h: 14491: unsigned LC1G4D4N :1;
[; ;pic16f18324.h: 14492: unsigned LC1G4D4T :1;
[; ;pic16f18324.h: 14493: };
[; ;pic16f18324.h: 14494: struct {
[; ;pic16f18324.h: 14495: unsigned G4D1N :1;
[; ;pic16f18324.h: 14496: unsigned G4D1T :1;
[; ;pic16f18324.h: 14497: unsigned G4D2N :1;
[; ;pic16f18324.h: 14498: unsigned G4D2T :1;
[; ;pic16f18324.h: 14499: unsigned G4D3N :1;
[; ;pic16f18324.h: 14500: unsigned G4D3T :1;
[; ;pic16f18324.h: 14501: unsigned G4D4N :1;
[; ;pic16f18324.h: 14502: unsigned G4D4T :1;
[; ;pic16f18324.h: 14503: };
[; ;pic16f18324.h: 14504: } CLC1GLS3bits_t;
[; ;pic16f18324.h: 14505: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xF19;
[; ;pic16f18324.h: 14590: extern volatile unsigned char CLC2CON @ 0xF1A;
"14592
[; ;pic16f18324.h: 14592: asm("CLC2CON equ 0F1Ah");
[; <" CLC2CON equ 0F1Ah ;# ">
[; ;pic16f18324.h: 14595: typedef union {
[; ;pic16f18324.h: 14596: struct {
[; ;pic16f18324.h: 14597: unsigned LC2MODE :3;
[; ;pic16f18324.h: 14598: unsigned LC2INTN :1;
[; ;pic16f18324.h: 14599: unsigned LC2INTP :1;
[; ;pic16f18324.h: 14600: unsigned LC2OUT :1;
[; ;pic16f18324.h: 14601: unsigned :1;
[; ;pic16f18324.h: 14602: unsigned LC2EN :1;
[; ;pic16f18324.h: 14603: };
[; ;pic16f18324.h: 14604: struct {
[; ;pic16f18324.h: 14605: unsigned LC2MODE0 :1;
[; ;pic16f18324.h: 14606: unsigned LC2MODE1 :1;
[; ;pic16f18324.h: 14607: unsigned LC2MODE2 :1;
[; ;pic16f18324.h: 14608: };
[; ;pic16f18324.h: 14609: struct {
[; ;pic16f18324.h: 14610: unsigned MODE :3;
[; ;pic16f18324.h: 14611: unsigned INTN :1;
[; ;pic16f18324.h: 14612: unsigned INTP :1;
[; ;pic16f18324.h: 14613: unsigned OUT :1;
[; ;pic16f18324.h: 14614: unsigned :1;
[; ;pic16f18324.h: 14615: unsigned EN :1;
[; ;pic16f18324.h: 14616: };
[; ;pic16f18324.h: 14617: struct {
[; ;pic16f18324.h: 14618: unsigned MODE0 :1;
[; ;pic16f18324.h: 14619: unsigned MODE1 :1;
[; ;pic16f18324.h: 14620: unsigned MODE2 :1;
[; ;pic16f18324.h: 14621: };
[; ;pic16f18324.h: 14622: } CLC2CONbits_t;
[; ;pic16f18324.h: 14623: extern volatile CLC2CONbits_t CLC2CONbits @ 0xF1A;
[; ;pic16f18324.h: 14708: extern volatile unsigned char CLC2POL @ 0xF1B;
"14710
[; ;pic16f18324.h: 14710: asm("CLC2POL equ 0F1Bh");
[; <" CLC2POL equ 0F1Bh ;# ">
[; ;pic16f18324.h: 14713: typedef union {
[; ;pic16f18324.h: 14714: struct {
[; ;pic16f18324.h: 14715: unsigned LC2G1POL :1;
[; ;pic16f18324.h: 14716: unsigned LC2G2POL :1;
[; ;pic16f18324.h: 14717: unsigned LC2G3POL :1;
[; ;pic16f18324.h: 14718: unsigned LC2G4POL :1;
[; ;pic16f18324.h: 14719: unsigned :3;
[; ;pic16f18324.h: 14720: unsigned LC2POL :1;
[; ;pic16f18324.h: 14721: };
[; ;pic16f18324.h: 14722: struct {
[; ;pic16f18324.h: 14723: unsigned G1POL :1;
[; ;pic16f18324.h: 14724: unsigned G2POL :1;
[; ;pic16f18324.h: 14725: unsigned G3POL :1;
[; ;pic16f18324.h: 14726: unsigned G4POL :1;
[; ;pic16f18324.h: 14727: unsigned :3;
[; ;pic16f18324.h: 14728: unsigned POL :1;
[; ;pic16f18324.h: 14729: };
[; ;pic16f18324.h: 14730: } CLC2POLbits_t;
[; ;pic16f18324.h: 14731: extern volatile CLC2POLbits_t CLC2POLbits @ 0xF1B;
[; ;pic16f18324.h: 14786: extern volatile unsigned char CLC2SEL0 @ 0xF1C;
"14788
[; ;pic16f18324.h: 14788: asm("CLC2SEL0 equ 0F1Ch");
[; <" CLC2SEL0 equ 0F1Ch ;# ">
[; ;pic16f18324.h: 14791: typedef union {
[; ;pic16f18324.h: 14792: struct {
[; ;pic16f18324.h: 14793: unsigned LC2D1S0 :1;
[; ;pic16f18324.h: 14794: unsigned LC2D1S1 :1;
[; ;pic16f18324.h: 14795: unsigned LC2D1S2 :1;
[; ;pic16f18324.h: 14796: unsigned LC2D1S3 :1;
[; ;pic16f18324.h: 14797: unsigned LC2D1S4 :1;
[; ;pic16f18324.h: 14798: unsigned LC2D1S5 :1;
[; ;pic16f18324.h: 14799: };
[; ;pic16f18324.h: 14800: struct {
[; ;pic16f18324.h: 14801: unsigned LC2D1S :8;
[; ;pic16f18324.h: 14802: };
[; ;pic16f18324.h: 14803: struct {
[; ;pic16f18324.h: 14804: unsigned D1S :8;
[; ;pic16f18324.h: 14805: };
[; ;pic16f18324.h: 14806: struct {
[; ;pic16f18324.h: 14807: unsigned D1S0 :1;
[; ;pic16f18324.h: 14808: unsigned D1S1 :1;
[; ;pic16f18324.h: 14809: unsigned D1S2 :1;
[; ;pic16f18324.h: 14810: unsigned D1S3 :1;
[; ;pic16f18324.h: 14811: unsigned D1S4 :1;
[; ;pic16f18324.h: 14812: unsigned D1S5 :1;
[; ;pic16f18324.h: 14813: };
[; ;pic16f18324.h: 14814: } CLC2SEL0bits_t;
[; ;pic16f18324.h: 14815: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xF1C;
[; ;pic16f18324.h: 14890: extern volatile unsigned char CLC2SEL1 @ 0xF1D;
"14892
[; ;pic16f18324.h: 14892: asm("CLC2SEL1 equ 0F1Dh");
[; <" CLC2SEL1 equ 0F1Dh ;# ">
[; ;pic16f18324.h: 14895: typedef union {
[; ;pic16f18324.h: 14896: struct {
[; ;pic16f18324.h: 14897: unsigned LC2D2S0 :1;
[; ;pic16f18324.h: 14898: unsigned LC2D2S1 :1;
[; ;pic16f18324.h: 14899: unsigned LC2D2S2 :1;
[; ;pic16f18324.h: 14900: unsigned LC2D2S3 :1;
[; ;pic16f18324.h: 14901: unsigned LC2D2S4 :1;
[; ;pic16f18324.h: 14902: unsigned LC2D2S5 :1;
[; ;pic16f18324.h: 14903: };
[; ;pic16f18324.h: 14904: struct {
[; ;pic16f18324.h: 14905: unsigned LC2D2S :8;
[; ;pic16f18324.h: 14906: };
[; ;pic16f18324.h: 14907: struct {
[; ;pic16f18324.h: 14908: unsigned D2S :8;
[; ;pic16f18324.h: 14909: };
[; ;pic16f18324.h: 14910: struct {
[; ;pic16f18324.h: 14911: unsigned D2S0 :1;
[; ;pic16f18324.h: 14912: unsigned D2S1 :1;
[; ;pic16f18324.h: 14913: unsigned D2S2 :1;
[; ;pic16f18324.h: 14914: unsigned D2S3 :1;
[; ;pic16f18324.h: 14915: unsigned D2S4 :1;
[; ;pic16f18324.h: 14916: unsigned D2S5 :1;
[; ;pic16f18324.h: 14917: };
[; ;pic16f18324.h: 14918: } CLC2SEL1bits_t;
[; ;pic16f18324.h: 14919: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xF1D;
[; ;pic16f18324.h: 14994: extern volatile unsigned char CLC2SEL2 @ 0xF1E;
"14996
[; ;pic16f18324.h: 14996: asm("CLC2SEL2 equ 0F1Eh");
[; <" CLC2SEL2 equ 0F1Eh ;# ">
[; ;pic16f18324.h: 14999: typedef union {
[; ;pic16f18324.h: 15000: struct {
[; ;pic16f18324.h: 15001: unsigned LC2D3S0 :1;
[; ;pic16f18324.h: 15002: unsigned LC2D3S1 :1;
[; ;pic16f18324.h: 15003: unsigned LC2D3S2 :1;
[; ;pic16f18324.h: 15004: unsigned LC2D3S3 :1;
[; ;pic16f18324.h: 15005: unsigned LC2D3S4 :1;
[; ;pic16f18324.h: 15006: unsigned LC2D3S5 :1;
[; ;pic16f18324.h: 15007: };
[; ;pic16f18324.h: 15008: struct {
[; ;pic16f18324.h: 15009: unsigned LC2D3S :8;
[; ;pic16f18324.h: 15010: };
[; ;pic16f18324.h: 15011: struct {
[; ;pic16f18324.h: 15012: unsigned D3S :8;
[; ;pic16f18324.h: 15013: };
[; ;pic16f18324.h: 15014: struct {
[; ;pic16f18324.h: 15015: unsigned D3S0 :1;
[; ;pic16f18324.h: 15016: unsigned D3S1 :1;
[; ;pic16f18324.h: 15017: unsigned D3S2 :1;
[; ;pic16f18324.h: 15018: unsigned D3S3 :1;
[; ;pic16f18324.h: 15019: unsigned D3S4 :1;
[; ;pic16f18324.h: 15020: unsigned D3S5 :1;
[; ;pic16f18324.h: 15021: };
[; ;pic16f18324.h: 15022: } CLC2SEL2bits_t;
[; ;pic16f18324.h: 15023: extern volatile CLC2SEL2bits_t CLC2SEL2bits @ 0xF1E;
[; ;pic16f18324.h: 15098: extern volatile unsigned char CLC2SEL3 @ 0xF1F;
"15100
[; ;pic16f18324.h: 15100: asm("CLC2SEL3 equ 0F1Fh");
[; <" CLC2SEL3 equ 0F1Fh ;# ">
[; ;pic16f18324.h: 15103: typedef union {
[; ;pic16f18324.h: 15104: struct {
[; ;pic16f18324.h: 15105: unsigned LC2D4S0 :1;
[; ;pic16f18324.h: 15106: unsigned LC2D4S1 :1;
[; ;pic16f18324.h: 15107: unsigned LC2D4S2 :1;
[; ;pic16f18324.h: 15108: unsigned LC2D4S3 :1;
[; ;pic16f18324.h: 15109: unsigned LC2D4S4 :1;
[; ;pic16f18324.h: 15110: unsigned LC2D4S5 :1;
[; ;pic16f18324.h: 15111: };
[; ;pic16f18324.h: 15112: struct {
[; ;pic16f18324.h: 15113: unsigned LC2D4S :8;
[; ;pic16f18324.h: 15114: };
[; ;pic16f18324.h: 15115: struct {
[; ;pic16f18324.h: 15116: unsigned D4S :8;
[; ;pic16f18324.h: 15117: };
[; ;pic16f18324.h: 15118: struct {
[; ;pic16f18324.h: 15119: unsigned D4S0 :1;
[; ;pic16f18324.h: 15120: unsigned D4S1 :1;
[; ;pic16f18324.h: 15121: unsigned D4S2 :1;
[; ;pic16f18324.h: 15122: unsigned D4S3 :1;
[; ;pic16f18324.h: 15123: unsigned D4S4 :1;
[; ;pic16f18324.h: 15124: unsigned D4S5 :1;
[; ;pic16f18324.h: 15125: };
[; ;pic16f18324.h: 15126: } CLC2SEL3bits_t;
[; ;pic16f18324.h: 15127: extern volatile CLC2SEL3bits_t CLC2SEL3bits @ 0xF1F;
[; ;pic16f18324.h: 15202: extern volatile unsigned char CLC2GLS0 @ 0xF20;
"15204
[; ;pic16f18324.h: 15204: asm("CLC2GLS0 equ 0F20h");
[; <" CLC2GLS0 equ 0F20h ;# ">
[; ;pic16f18324.h: 15207: typedef union {
[; ;pic16f18324.h: 15208: struct {
[; ;pic16f18324.h: 15209: unsigned LC2G1D1N :1;
[; ;pic16f18324.h: 15210: unsigned LC2G1D1T :1;
[; ;pic16f18324.h: 15211: unsigned LC2G1D2N :1;
[; ;pic16f18324.h: 15212: unsigned LC2G1D2T :1;
[; ;pic16f18324.h: 15213: unsigned LC2G1D3N :1;
[; ;pic16f18324.h: 15214: unsigned LC2G1D3T :1;
[; ;pic16f18324.h: 15215: unsigned LC2G1D4N :1;
[; ;pic16f18324.h: 15216: unsigned LC2G1D4T :1;
[; ;pic16f18324.h: 15217: };
[; ;pic16f18324.h: 15218: struct {
[; ;pic16f18324.h: 15219: unsigned D1N :1;
[; ;pic16f18324.h: 15220: unsigned D1T :1;
[; ;pic16f18324.h: 15221: unsigned D2N :1;
[; ;pic16f18324.h: 15222: unsigned D2T :1;
[; ;pic16f18324.h: 15223: unsigned D3N :1;
[; ;pic16f18324.h: 15224: unsigned D3T :1;
[; ;pic16f18324.h: 15225: unsigned D4N :1;
[; ;pic16f18324.h: 15226: unsigned D4T :1;
[; ;pic16f18324.h: 15227: };
[; ;pic16f18324.h: 15228: } CLC2GLS0bits_t;
[; ;pic16f18324.h: 15229: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xF20;
[; ;pic16f18324.h: 15314: extern volatile unsigned char CLC2GLS1 @ 0xF21;
"15316
[; ;pic16f18324.h: 15316: asm("CLC2GLS1 equ 0F21h");
[; <" CLC2GLS1 equ 0F21h ;# ">
[; ;pic16f18324.h: 15319: typedef union {
[; ;pic16f18324.h: 15320: struct {
[; ;pic16f18324.h: 15321: unsigned LC2G2D1N :1;
[; ;pic16f18324.h: 15322: unsigned LC2G2D1T :1;
[; ;pic16f18324.h: 15323: unsigned LC2G2D2N :1;
[; ;pic16f18324.h: 15324: unsigned LC2G2D2T :1;
[; ;pic16f18324.h: 15325: unsigned LC2G2D3N :1;
[; ;pic16f18324.h: 15326: unsigned LC2G2D3T :1;
[; ;pic16f18324.h: 15327: unsigned LC2G2D4N :1;
[; ;pic16f18324.h: 15328: unsigned LC2G2D4T :1;
[; ;pic16f18324.h: 15329: };
[; ;pic16f18324.h: 15330: struct {
[; ;pic16f18324.h: 15331: unsigned D1N :1;
[; ;pic16f18324.h: 15332: unsigned D1T :1;
[; ;pic16f18324.h: 15333: unsigned D2N :1;
[; ;pic16f18324.h: 15334: unsigned D2T :1;
[; ;pic16f18324.h: 15335: unsigned D3N :1;
[; ;pic16f18324.h: 15336: unsigned D3T :1;
[; ;pic16f18324.h: 15337: unsigned D4N :1;
[; ;pic16f18324.h: 15338: unsigned D4T :1;
[; ;pic16f18324.h: 15339: };
[; ;pic16f18324.h: 15340: } CLC2GLS1bits_t;
[; ;pic16f18324.h: 15341: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xF21;
[; ;pic16f18324.h: 15426: extern volatile unsigned char CLC2GLS2 @ 0xF22;
"15428
[; ;pic16f18324.h: 15428: asm("CLC2GLS2 equ 0F22h");
[; <" CLC2GLS2 equ 0F22h ;# ">
[; ;pic16f18324.h: 15431: typedef union {
[; ;pic16f18324.h: 15432: struct {
[; ;pic16f18324.h: 15433: unsigned LC2G3D1N :1;
[; ;pic16f18324.h: 15434: unsigned LC2G3D1T :1;
[; ;pic16f18324.h: 15435: unsigned LC2G3D2N :1;
[; ;pic16f18324.h: 15436: unsigned LC2G3D2T :1;
[; ;pic16f18324.h: 15437: unsigned LC2G3D3N :1;
[; ;pic16f18324.h: 15438: unsigned LC2G3D3T :1;
[; ;pic16f18324.h: 15439: unsigned LC2G3D4N :1;
[; ;pic16f18324.h: 15440: unsigned LC2G3D4T :1;
[; ;pic16f18324.h: 15441: };
[; ;pic16f18324.h: 15442: struct {
[; ;pic16f18324.h: 15443: unsigned D1N :1;
[; ;pic16f18324.h: 15444: unsigned D1T :1;
[; ;pic16f18324.h: 15445: unsigned D2N :1;
[; ;pic16f18324.h: 15446: unsigned D2T :1;
[; ;pic16f18324.h: 15447: unsigned D3N :1;
[; ;pic16f18324.h: 15448: unsigned D3T :1;
[; ;pic16f18324.h: 15449: unsigned D4N :1;
[; ;pic16f18324.h: 15450: unsigned D4T :1;
[; ;pic16f18324.h: 15451: };
[; ;pic16f18324.h: 15452: } CLC2GLS2bits_t;
[; ;pic16f18324.h: 15453: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xF22;
[; ;pic16f18324.h: 15538: extern volatile unsigned char CLC2GLS3 @ 0xF23;
"15540
[; ;pic16f18324.h: 15540: asm("CLC2GLS3 equ 0F23h");
[; <" CLC2GLS3 equ 0F23h ;# ">
[; ;pic16f18324.h: 15543: typedef union {
[; ;pic16f18324.h: 15544: struct {
[; ;pic16f18324.h: 15545: unsigned LC2G4D1N :1;
[; ;pic16f18324.h: 15546: unsigned LC2G4D1T :1;
[; ;pic16f18324.h: 15547: unsigned LC2G4D2N :1;
[; ;pic16f18324.h: 15548: unsigned LC2G4D2T :1;
[; ;pic16f18324.h: 15549: unsigned LC2G4D3N :1;
[; ;pic16f18324.h: 15550: unsigned LC2G4D3T :1;
[; ;pic16f18324.h: 15551: unsigned LC2G4D4N :1;
[; ;pic16f18324.h: 15552: unsigned LC2G4D4T :1;
[; ;pic16f18324.h: 15553: };
[; ;pic16f18324.h: 15554: struct {
[; ;pic16f18324.h: 15555: unsigned G4D1N :1;
[; ;pic16f18324.h: 15556: unsigned G4D1T :1;
[; ;pic16f18324.h: 15557: unsigned G4D2N :1;
[; ;pic16f18324.h: 15558: unsigned G4D2T :1;
[; ;pic16f18324.h: 15559: unsigned G4D3N :1;
[; ;pic16f18324.h: 15560: unsigned G4D3T :1;
[; ;pic16f18324.h: 15561: unsigned G4D4N :1;
[; ;pic16f18324.h: 15562: unsigned G4D4T :1;
[; ;pic16f18324.h: 15563: };
[; ;pic16f18324.h: 15564: } CLC2GLS3bits_t;
[; ;pic16f18324.h: 15565: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xF23;
[; ;pic16f18324.h: 15650: extern volatile unsigned char CLC3CON @ 0xF24;
"15652
[; ;pic16f18324.h: 15652: asm("CLC3CON equ 0F24h");
[; <" CLC3CON equ 0F24h ;# ">
[; ;pic16f18324.h: 15655: typedef union {
[; ;pic16f18324.h: 15656: struct {
[; ;pic16f18324.h: 15657: unsigned LC3MODE :3;
[; ;pic16f18324.h: 15658: unsigned LC3INTN :1;
[; ;pic16f18324.h: 15659: unsigned LC3INTP :1;
[; ;pic16f18324.h: 15660: unsigned LC3OUT :1;
[; ;pic16f18324.h: 15661: unsigned :1;
[; ;pic16f18324.h: 15662: unsigned LC3EN :1;
[; ;pic16f18324.h: 15663: };
[; ;pic16f18324.h: 15664: struct {
[; ;pic16f18324.h: 15665: unsigned LC3MODE0 :1;
[; ;pic16f18324.h: 15666: unsigned LC3MODE1 :1;
[; ;pic16f18324.h: 15667: unsigned LC3MODE2 :1;
[; ;pic16f18324.h: 15668: };
[; ;pic16f18324.h: 15669: struct {
[; ;pic16f18324.h: 15670: unsigned MODE :3;
[; ;pic16f18324.h: 15671: unsigned INTN :1;
[; ;pic16f18324.h: 15672: unsigned INTP :1;
[; ;pic16f18324.h: 15673: unsigned OUT :1;
[; ;pic16f18324.h: 15674: unsigned :1;
[; ;pic16f18324.h: 15675: unsigned EN :1;
[; ;pic16f18324.h: 15676: };
[; ;pic16f18324.h: 15677: struct {
[; ;pic16f18324.h: 15678: unsigned MODE0 :1;
[; ;pic16f18324.h: 15679: unsigned MODE1 :1;
[; ;pic16f18324.h: 15680: unsigned MODE2 :1;
[; ;pic16f18324.h: 15681: };
[; ;pic16f18324.h: 15682: } CLC3CONbits_t;
[; ;pic16f18324.h: 15683: extern volatile CLC3CONbits_t CLC3CONbits @ 0xF24;
[; ;pic16f18324.h: 15768: extern volatile unsigned char CLC3POL @ 0xF25;
"15770
[; ;pic16f18324.h: 15770: asm("CLC3POL equ 0F25h");
[; <" CLC3POL equ 0F25h ;# ">
[; ;pic16f18324.h: 15773: typedef union {
[; ;pic16f18324.h: 15774: struct {
[; ;pic16f18324.h: 15775: unsigned LC3G1POL :1;
[; ;pic16f18324.h: 15776: unsigned LC3G2POL :1;
[; ;pic16f18324.h: 15777: unsigned LC3G3POL :1;
[; ;pic16f18324.h: 15778: unsigned LC3G4POL :1;
[; ;pic16f18324.h: 15779: unsigned :3;
[; ;pic16f18324.h: 15780: unsigned LC3POL :1;
[; ;pic16f18324.h: 15781: };
[; ;pic16f18324.h: 15782: struct {
[; ;pic16f18324.h: 15783: unsigned G1POL :1;
[; ;pic16f18324.h: 15784: unsigned G2POL :1;
[; ;pic16f18324.h: 15785: unsigned G3POL :1;
[; ;pic16f18324.h: 15786: unsigned G4POL :1;
[; ;pic16f18324.h: 15787: unsigned :3;
[; ;pic16f18324.h: 15788: unsigned POL :1;
[; ;pic16f18324.h: 15789: };
[; ;pic16f18324.h: 15790: } CLC3POLbits_t;
[; ;pic16f18324.h: 15791: extern volatile CLC3POLbits_t CLC3POLbits @ 0xF25;
[; ;pic16f18324.h: 15846: extern volatile unsigned char CLC3SEL0 @ 0xF26;
"15848
[; ;pic16f18324.h: 15848: asm("CLC3SEL0 equ 0F26h");
[; <" CLC3SEL0 equ 0F26h ;# ">
[; ;pic16f18324.h: 15851: typedef union {
[; ;pic16f18324.h: 15852: struct {
[; ;pic16f18324.h: 15853: unsigned LC3D1S0 :1;
[; ;pic16f18324.h: 15854: unsigned LC3D1S1 :1;
[; ;pic16f18324.h: 15855: unsigned LC3D1S2 :1;
[; ;pic16f18324.h: 15856: unsigned LC3D1S3 :1;
[; ;pic16f18324.h: 15857: unsigned LC3D1S4 :1;
[; ;pic16f18324.h: 15858: unsigned LC3D1S5 :1;
[; ;pic16f18324.h: 15859: };
[; ;pic16f18324.h: 15860: struct {
[; ;pic16f18324.h: 15861: unsigned LC3D1S :8;
[; ;pic16f18324.h: 15862: };
[; ;pic16f18324.h: 15863: struct {
[; ;pic16f18324.h: 15864: unsigned D1S :8;
[; ;pic16f18324.h: 15865: };
[; ;pic16f18324.h: 15866: struct {
[; ;pic16f18324.h: 15867: unsigned D1S0 :1;
[; ;pic16f18324.h: 15868: unsigned D1S1 :1;
[; ;pic16f18324.h: 15869: unsigned D1S2 :1;
[; ;pic16f18324.h: 15870: unsigned D1S3 :1;
[; ;pic16f18324.h: 15871: unsigned D1S4 :1;
[; ;pic16f18324.h: 15872: unsigned D1S5 :1;
[; ;pic16f18324.h: 15873: };
[; ;pic16f18324.h: 15874: } CLC3SEL0bits_t;
[; ;pic16f18324.h: 15875: extern volatile CLC3SEL0bits_t CLC3SEL0bits @ 0xF26;
[; ;pic16f18324.h: 15950: extern volatile unsigned char CLC3SEL1 @ 0xF27;
"15952
[; ;pic16f18324.h: 15952: asm("CLC3SEL1 equ 0F27h");
[; <" CLC3SEL1 equ 0F27h ;# ">
[; ;pic16f18324.h: 15955: typedef union {
[; ;pic16f18324.h: 15956: struct {
[; ;pic16f18324.h: 15957: unsigned LC3D2S0 :1;
[; ;pic16f18324.h: 15958: unsigned LC3D2S1 :1;
[; ;pic16f18324.h: 15959: unsigned LC3D2S2 :1;
[; ;pic16f18324.h: 15960: unsigned LC3D2S3 :1;
[; ;pic16f18324.h: 15961: unsigned LC3D2S4 :1;
[; ;pic16f18324.h: 15962: unsigned LC3D2S5 :1;
[; ;pic16f18324.h: 15963: };
[; ;pic16f18324.h: 15964: struct {
[; ;pic16f18324.h: 15965: unsigned LC3D2S :8;
[; ;pic16f18324.h: 15966: };
[; ;pic16f18324.h: 15967: struct {
[; ;pic16f18324.h: 15968: unsigned D2S :8;
[; ;pic16f18324.h: 15969: };
[; ;pic16f18324.h: 15970: struct {
[; ;pic16f18324.h: 15971: unsigned D2S0 :1;
[; ;pic16f18324.h: 15972: unsigned D2S1 :1;
[; ;pic16f18324.h: 15973: unsigned D2S2 :1;
[; ;pic16f18324.h: 15974: unsigned D2S3 :1;
[; ;pic16f18324.h: 15975: unsigned D2S4 :1;
[; ;pic16f18324.h: 15976: unsigned D2S5 :1;
[; ;pic16f18324.h: 15977: };
[; ;pic16f18324.h: 15978: } CLC3SEL1bits_t;
[; ;pic16f18324.h: 15979: extern volatile CLC3SEL1bits_t CLC3SEL1bits @ 0xF27;
[; ;pic16f18324.h: 16054: extern volatile unsigned char CLC3SEL2 @ 0xF28;
"16056
[; ;pic16f18324.h: 16056: asm("CLC3SEL2 equ 0F28h");
[; <" CLC3SEL2 equ 0F28h ;# ">
[; ;pic16f18324.h: 16059: typedef union {
[; ;pic16f18324.h: 16060: struct {
[; ;pic16f18324.h: 16061: unsigned LC3D3S0 :1;
[; ;pic16f18324.h: 16062: unsigned LC3D3S1 :1;
[; ;pic16f18324.h: 16063: unsigned LC3D3S2 :1;
[; ;pic16f18324.h: 16064: unsigned LC3D3S3 :1;
[; ;pic16f18324.h: 16065: unsigned LC3D3S4 :1;
[; ;pic16f18324.h: 16066: unsigned LC3D3S5 :1;
[; ;pic16f18324.h: 16067: };
[; ;pic16f18324.h: 16068: struct {
[; ;pic16f18324.h: 16069: unsigned LC3D3S :8;
[; ;pic16f18324.h: 16070: };
[; ;pic16f18324.h: 16071: struct {
[; ;pic16f18324.h: 16072: unsigned D3S :8;
[; ;pic16f18324.h: 16073: };
[; ;pic16f18324.h: 16074: struct {
[; ;pic16f18324.h: 16075: unsigned D3S0 :1;
[; ;pic16f18324.h: 16076: unsigned D3S1 :1;
[; ;pic16f18324.h: 16077: unsigned D3S2 :1;
[; ;pic16f18324.h: 16078: unsigned D3S3 :1;
[; ;pic16f18324.h: 16079: unsigned D3S4 :1;
[; ;pic16f18324.h: 16080: unsigned D3S5 :1;
[; ;pic16f18324.h: 16081: };
[; ;pic16f18324.h: 16082: } CLC3SEL2bits_t;
[; ;pic16f18324.h: 16083: extern volatile CLC3SEL2bits_t CLC3SEL2bits @ 0xF28;
[; ;pic16f18324.h: 16158: extern volatile unsigned char CLC3SEL3 @ 0xF29;
"16160
[; ;pic16f18324.h: 16160: asm("CLC3SEL3 equ 0F29h");
[; <" CLC3SEL3 equ 0F29h ;# ">
[; ;pic16f18324.h: 16163: typedef union {
[; ;pic16f18324.h: 16164: struct {
[; ;pic16f18324.h: 16165: unsigned LC3D4S0 :1;
[; ;pic16f18324.h: 16166: unsigned LC3D4S1 :1;
[; ;pic16f18324.h: 16167: unsigned LC3D4S2 :1;
[; ;pic16f18324.h: 16168: unsigned LC3D4S3 :1;
[; ;pic16f18324.h: 16169: unsigned LC3D4S4 :1;
[; ;pic16f18324.h: 16170: unsigned LC3D4S5 :1;
[; ;pic16f18324.h: 16171: };
[; ;pic16f18324.h: 16172: struct {
[; ;pic16f18324.h: 16173: unsigned LC3D4S :8;
[; ;pic16f18324.h: 16174: };
[; ;pic16f18324.h: 16175: struct {
[; ;pic16f18324.h: 16176: unsigned D4S :8;
[; ;pic16f18324.h: 16177: };
[; ;pic16f18324.h: 16178: struct {
[; ;pic16f18324.h: 16179: unsigned D4S0 :1;
[; ;pic16f18324.h: 16180: unsigned D4S1 :1;
[; ;pic16f18324.h: 16181: unsigned D4S2 :1;
[; ;pic16f18324.h: 16182: unsigned D4S3 :1;
[; ;pic16f18324.h: 16183: unsigned D4S4 :1;
[; ;pic16f18324.h: 16184: unsigned D4S5 :1;
[; ;pic16f18324.h: 16185: };
[; ;pic16f18324.h: 16186: } CLC3SEL3bits_t;
[; ;pic16f18324.h: 16187: extern volatile CLC3SEL3bits_t CLC3SEL3bits @ 0xF29;
[; ;pic16f18324.h: 16262: extern volatile unsigned char CLC3GLS0 @ 0xF2A;
"16264
[; ;pic16f18324.h: 16264: asm("CLC3GLS0 equ 0F2Ah");
[; <" CLC3GLS0 equ 0F2Ah ;# ">
[; ;pic16f18324.h: 16267: typedef union {
[; ;pic16f18324.h: 16268: struct {
[; ;pic16f18324.h: 16269: unsigned LC3G1D1N :1;
[; ;pic16f18324.h: 16270: unsigned LC3G1D1T :1;
[; ;pic16f18324.h: 16271: unsigned LC3G1D2N :1;
[; ;pic16f18324.h: 16272: unsigned LC3G1D2T :1;
[; ;pic16f18324.h: 16273: unsigned LC3G1D3N :1;
[; ;pic16f18324.h: 16274: unsigned LC3G1D3T :1;
[; ;pic16f18324.h: 16275: unsigned LC3G1D4N :1;
[; ;pic16f18324.h: 16276: unsigned LC3G1D4T :1;
[; ;pic16f18324.h: 16277: };
[; ;pic16f18324.h: 16278: struct {
[; ;pic16f18324.h: 16279: unsigned D1N :1;
[; ;pic16f18324.h: 16280: unsigned D1T :1;
[; ;pic16f18324.h: 16281: unsigned D2N :1;
[; ;pic16f18324.h: 16282: unsigned D2T :1;
[; ;pic16f18324.h: 16283: unsigned D3N :1;
[; ;pic16f18324.h: 16284: unsigned D3T :1;
[; ;pic16f18324.h: 16285: unsigned D4N :1;
[; ;pic16f18324.h: 16286: unsigned D4T :1;
[; ;pic16f18324.h: 16287: };
[; ;pic16f18324.h: 16288: } CLC3GLS0bits_t;
[; ;pic16f18324.h: 16289: extern volatile CLC3GLS0bits_t CLC3GLS0bits @ 0xF2A;
[; ;pic16f18324.h: 16374: extern volatile unsigned char CLC3GLS1 @ 0xF2B;
"16376
[; ;pic16f18324.h: 16376: asm("CLC3GLS1 equ 0F2Bh");
[; <" CLC3GLS1 equ 0F2Bh ;# ">
[; ;pic16f18324.h: 16379: typedef union {
[; ;pic16f18324.h: 16380: struct {
[; ;pic16f18324.h: 16381: unsigned LC3G2D1N :1;
[; ;pic16f18324.h: 16382: unsigned LC3G2D1T :1;
[; ;pic16f18324.h: 16383: unsigned LC3G2D2N :1;
[; ;pic16f18324.h: 16384: unsigned LC3G2D2T :1;
[; ;pic16f18324.h: 16385: unsigned LC3G2D3N :1;
[; ;pic16f18324.h: 16386: unsigned LC3G2D3T :1;
[; ;pic16f18324.h: 16387: unsigned LC3G2D4N :1;
[; ;pic16f18324.h: 16388: unsigned LC3G2D4T :1;
[; ;pic16f18324.h: 16389: };
[; ;pic16f18324.h: 16390: struct {
[; ;pic16f18324.h: 16391: unsigned D1N :1;
[; ;pic16f18324.h: 16392: unsigned D1T :1;
[; ;pic16f18324.h: 16393: unsigned D2N :1;
[; ;pic16f18324.h: 16394: unsigned D2T :1;
[; ;pic16f18324.h: 16395: unsigned D3N :1;
[; ;pic16f18324.h: 16396: unsigned D3T :1;
[; ;pic16f18324.h: 16397: unsigned D4N :1;
[; ;pic16f18324.h: 16398: unsigned D4T :1;
[; ;pic16f18324.h: 16399: };
[; ;pic16f18324.h: 16400: } CLC3GLS1bits_t;
[; ;pic16f18324.h: 16401: extern volatile CLC3GLS1bits_t CLC3GLS1bits @ 0xF2B;
[; ;pic16f18324.h: 16486: extern volatile unsigned char CLC3GLS2 @ 0xF2C;
"16488
[; ;pic16f18324.h: 16488: asm("CLC3GLS2 equ 0F2Ch");
[; <" CLC3GLS2 equ 0F2Ch ;# ">
[; ;pic16f18324.h: 16491: typedef union {
[; ;pic16f18324.h: 16492: struct {
[; ;pic16f18324.h: 16493: unsigned LC3G3D1N :1;
[; ;pic16f18324.h: 16494: unsigned LC3G3D1T :1;
[; ;pic16f18324.h: 16495: unsigned LC3G3D2N :1;
[; ;pic16f18324.h: 16496: unsigned LC3G3D2T :1;
[; ;pic16f18324.h: 16497: unsigned LC3G3D3N :1;
[; ;pic16f18324.h: 16498: unsigned LC3G3D3T :1;
[; ;pic16f18324.h: 16499: unsigned LC3G3D4N :1;
[; ;pic16f18324.h: 16500: unsigned LC3G3D4T :1;
[; ;pic16f18324.h: 16501: };
[; ;pic16f18324.h: 16502: struct {
[; ;pic16f18324.h: 16503: unsigned D1N :1;
[; ;pic16f18324.h: 16504: unsigned D1T :1;
[; ;pic16f18324.h: 16505: unsigned D2N :1;
[; ;pic16f18324.h: 16506: unsigned D2T :1;
[; ;pic16f18324.h: 16507: unsigned D3N :1;
[; ;pic16f18324.h: 16508: unsigned D3T :1;
[; ;pic16f18324.h: 16509: unsigned D4N :1;
[; ;pic16f18324.h: 16510: unsigned D4T :1;
[; ;pic16f18324.h: 16511: };
[; ;pic16f18324.h: 16512: } CLC3GLS2bits_t;
[; ;pic16f18324.h: 16513: extern volatile CLC3GLS2bits_t CLC3GLS2bits @ 0xF2C;
[; ;pic16f18324.h: 16598: extern volatile unsigned char CLC3GLS3 @ 0xF2D;
"16600
[; ;pic16f18324.h: 16600: asm("CLC3GLS3 equ 0F2Dh");
[; <" CLC3GLS3 equ 0F2Dh ;# ">
[; ;pic16f18324.h: 16603: typedef union {
[; ;pic16f18324.h: 16604: struct {
[; ;pic16f18324.h: 16605: unsigned LC3G4D1N :1;
[; ;pic16f18324.h: 16606: unsigned LC3G4D1T :1;
[; ;pic16f18324.h: 16607: unsigned LC3G4D2N :1;
[; ;pic16f18324.h: 16608: unsigned LC3G4D2T :1;
[; ;pic16f18324.h: 16609: unsigned LC3G4D3N :1;
[; ;pic16f18324.h: 16610: unsigned LC3G4D3T :1;
[; ;pic16f18324.h: 16611: unsigned LC3G4D4N :1;
[; ;pic16f18324.h: 16612: unsigned LC3G4D4T :1;
[; ;pic16f18324.h: 16613: };
[; ;pic16f18324.h: 16614: struct {
[; ;pic16f18324.h: 16615: unsigned G4D1N :1;
[; ;pic16f18324.h: 16616: unsigned G4D1T :1;
[; ;pic16f18324.h: 16617: unsigned G4D2N :1;
[; ;pic16f18324.h: 16618: unsigned G4D2T :1;
[; ;pic16f18324.h: 16619: unsigned G4D3N :1;
[; ;pic16f18324.h: 16620: unsigned G4D3T :1;
[; ;pic16f18324.h: 16621: unsigned G4D4N :1;
[; ;pic16f18324.h: 16622: unsigned G4D4T :1;
[; ;pic16f18324.h: 16623: };
[; ;pic16f18324.h: 16624: } CLC3GLS3bits_t;
[; ;pic16f18324.h: 16625: extern volatile CLC3GLS3bits_t CLC3GLS3bits @ 0xF2D;
[; ;pic16f18324.h: 16710: extern volatile unsigned char CLC4CON @ 0xF2E;
"16712
[; ;pic16f18324.h: 16712: asm("CLC4CON equ 0F2Eh");
[; <" CLC4CON equ 0F2Eh ;# ">
[; ;pic16f18324.h: 16715: typedef union {
[; ;pic16f18324.h: 16716: struct {
[; ;pic16f18324.h: 16717: unsigned LC4MODE :3;
[; ;pic16f18324.h: 16718: unsigned LC4INTN :1;
[; ;pic16f18324.h: 16719: unsigned LC4INTP :1;
[; ;pic16f18324.h: 16720: unsigned LC4OUT :1;
[; ;pic16f18324.h: 16721: unsigned :1;
[; ;pic16f18324.h: 16722: unsigned LC4EN :1;
[; ;pic16f18324.h: 16723: };
[; ;pic16f18324.h: 16724: struct {
[; ;pic16f18324.h: 16725: unsigned LC4MODE0 :1;
[; ;pic16f18324.h: 16726: unsigned LC4MODE1 :1;
[; ;pic16f18324.h: 16727: unsigned LC4MODE2 :1;
[; ;pic16f18324.h: 16728: };
[; ;pic16f18324.h: 16729: struct {
[; ;pic16f18324.h: 16730: unsigned MODE :3;
[; ;pic16f18324.h: 16731: unsigned INTN :1;
[; ;pic16f18324.h: 16732: unsigned INTP :1;
[; ;pic16f18324.h: 16733: unsigned OUT :1;
[; ;pic16f18324.h: 16734: unsigned :1;
[; ;pic16f18324.h: 16735: unsigned EN :1;
[; ;pic16f18324.h: 16736: };
[; ;pic16f18324.h: 16737: struct {
[; ;pic16f18324.h: 16738: unsigned MODE0 :1;
[; ;pic16f18324.h: 16739: unsigned MODE1 :1;
[; ;pic16f18324.h: 16740: unsigned MODE2 :1;
[; ;pic16f18324.h: 16741: };
[; ;pic16f18324.h: 16742: } CLC4CONbits_t;
[; ;pic16f18324.h: 16743: extern volatile CLC4CONbits_t CLC4CONbits @ 0xF2E;
[; ;pic16f18324.h: 16828: extern volatile unsigned char CLC4POL @ 0xF2F;
"16830
[; ;pic16f18324.h: 16830: asm("CLC4POL equ 0F2Fh");
[; <" CLC4POL equ 0F2Fh ;# ">
[; ;pic16f18324.h: 16833: typedef union {
[; ;pic16f18324.h: 16834: struct {
[; ;pic16f18324.h: 16835: unsigned LC4G1POL :1;
[; ;pic16f18324.h: 16836: unsigned LC4G2POL :1;
[; ;pic16f18324.h: 16837: unsigned LC4G3POL :1;
[; ;pic16f18324.h: 16838: unsigned LC4G4POL :1;
[; ;pic16f18324.h: 16839: unsigned :3;
[; ;pic16f18324.h: 16840: unsigned LC4POL :1;
[; ;pic16f18324.h: 16841: };
[; ;pic16f18324.h: 16842: struct {
[; ;pic16f18324.h: 16843: unsigned G1POL :1;
[; ;pic16f18324.h: 16844: unsigned G2POL :1;
[; ;pic16f18324.h: 16845: unsigned G3POL :1;
[; ;pic16f18324.h: 16846: unsigned G4POL :1;
[; ;pic16f18324.h: 16847: unsigned :3;
[; ;pic16f18324.h: 16848: unsigned POL :1;
[; ;pic16f18324.h: 16849: };
[; ;pic16f18324.h: 16850: } CLC4POLbits_t;
[; ;pic16f18324.h: 16851: extern volatile CLC4POLbits_t CLC4POLbits @ 0xF2F;
[; ;pic16f18324.h: 16906: extern volatile unsigned char CLC4SEL0 @ 0xF30;
"16908
[; ;pic16f18324.h: 16908: asm("CLC4SEL0 equ 0F30h");
[; <" CLC4SEL0 equ 0F30h ;# ">
[; ;pic16f18324.h: 16911: typedef union {
[; ;pic16f18324.h: 16912: struct {
[; ;pic16f18324.h: 16913: unsigned LC4D1S0 :1;
[; ;pic16f18324.h: 16914: unsigned LC4D1S1 :1;
[; ;pic16f18324.h: 16915: unsigned LC4D1S2 :1;
[; ;pic16f18324.h: 16916: unsigned LC4D1S3 :1;
[; ;pic16f18324.h: 16917: unsigned LC4D1S4 :1;
[; ;pic16f18324.h: 16918: unsigned LC4D1S5 :1;
[; ;pic16f18324.h: 16919: };
[; ;pic16f18324.h: 16920: struct {
[; ;pic16f18324.h: 16921: unsigned LC4D1S :8;
[; ;pic16f18324.h: 16922: };
[; ;pic16f18324.h: 16923: struct {
[; ;pic16f18324.h: 16924: unsigned D1S :8;
[; ;pic16f18324.h: 16925: };
[; ;pic16f18324.h: 16926: struct {
[; ;pic16f18324.h: 16927: unsigned D1S0 :1;
[; ;pic16f18324.h: 16928: unsigned D1S1 :1;
[; ;pic16f18324.h: 16929: unsigned D1S2 :1;
[; ;pic16f18324.h: 16930: unsigned D1S3 :1;
[; ;pic16f18324.h: 16931: unsigned D1S4 :1;
[; ;pic16f18324.h: 16932: unsigned D1S5 :1;
[; ;pic16f18324.h: 16933: };
[; ;pic16f18324.h: 16934: } CLC4SEL0bits_t;
[; ;pic16f18324.h: 16935: extern volatile CLC4SEL0bits_t CLC4SEL0bits @ 0xF30;
[; ;pic16f18324.h: 17010: extern volatile unsigned char CLC4SEL1 @ 0xF31;
"17012
[; ;pic16f18324.h: 17012: asm("CLC4SEL1 equ 0F31h");
[; <" CLC4SEL1 equ 0F31h ;# ">
[; ;pic16f18324.h: 17015: typedef union {
[; ;pic16f18324.h: 17016: struct {
[; ;pic16f18324.h: 17017: unsigned LC4D2S0 :1;
[; ;pic16f18324.h: 17018: unsigned LC4D2S1 :1;
[; ;pic16f18324.h: 17019: unsigned LC4D2S2 :1;
[; ;pic16f18324.h: 17020: unsigned LC4D2S3 :1;
[; ;pic16f18324.h: 17021: unsigned LC4D2S4 :1;
[; ;pic16f18324.h: 17022: unsigned LC4D2S5 :1;
[; ;pic16f18324.h: 17023: };
[; ;pic16f18324.h: 17024: struct {
[; ;pic16f18324.h: 17025: unsigned LC4D2S :8;
[; ;pic16f18324.h: 17026: };
[; ;pic16f18324.h: 17027: struct {
[; ;pic16f18324.h: 17028: unsigned D2S :8;
[; ;pic16f18324.h: 17029: };
[; ;pic16f18324.h: 17030: struct {
[; ;pic16f18324.h: 17031: unsigned D2S0 :1;
[; ;pic16f18324.h: 17032: unsigned D2S1 :1;
[; ;pic16f18324.h: 17033: unsigned D2S2 :1;
[; ;pic16f18324.h: 17034: unsigned D2S3 :1;
[; ;pic16f18324.h: 17035: unsigned D2S4 :1;
[; ;pic16f18324.h: 17036: unsigned D2S5 :1;
[; ;pic16f18324.h: 17037: };
[; ;pic16f18324.h: 17038: } CLC4SEL1bits_t;
[; ;pic16f18324.h: 17039: extern volatile CLC4SEL1bits_t CLC4SEL1bits @ 0xF31;
[; ;pic16f18324.h: 17114: extern volatile unsigned char CLC4SEL2 @ 0xF32;
"17116
[; ;pic16f18324.h: 17116: asm("CLC4SEL2 equ 0F32h");
[; <" CLC4SEL2 equ 0F32h ;# ">
[; ;pic16f18324.h: 17119: typedef union {
[; ;pic16f18324.h: 17120: struct {
[; ;pic16f18324.h: 17121: unsigned LC4D3S0 :1;
[; ;pic16f18324.h: 17122: unsigned LC4D3S1 :1;
[; ;pic16f18324.h: 17123: unsigned LC4D3S2 :1;
[; ;pic16f18324.h: 17124: unsigned LC4D3S3 :1;
[; ;pic16f18324.h: 17125: unsigned LC4D3S4 :1;
[; ;pic16f18324.h: 17126: unsigned LC4D3S5 :1;
[; ;pic16f18324.h: 17127: };
[; ;pic16f18324.h: 17128: struct {
[; ;pic16f18324.h: 17129: unsigned LC4D3S :8;
[; ;pic16f18324.h: 17130: };
[; ;pic16f18324.h: 17131: struct {
[; ;pic16f18324.h: 17132: unsigned D3S :8;
[; ;pic16f18324.h: 17133: };
[; ;pic16f18324.h: 17134: struct {
[; ;pic16f18324.h: 17135: unsigned D3S0 :1;
[; ;pic16f18324.h: 17136: unsigned D3S1 :1;
[; ;pic16f18324.h: 17137: unsigned D3S2 :1;
[; ;pic16f18324.h: 17138: unsigned D3S3 :1;
[; ;pic16f18324.h: 17139: unsigned D3S4 :1;
[; ;pic16f18324.h: 17140: unsigned D3S5 :1;
[; ;pic16f18324.h: 17141: };
[; ;pic16f18324.h: 17142: } CLC4SEL2bits_t;
[; ;pic16f18324.h: 17143: extern volatile CLC4SEL2bits_t CLC4SEL2bits @ 0xF32;
[; ;pic16f18324.h: 17218: extern volatile unsigned char CLC4SEL3 @ 0xF33;
"17220
[; ;pic16f18324.h: 17220: asm("CLC4SEL3 equ 0F33h");
[; <" CLC4SEL3 equ 0F33h ;# ">
[; ;pic16f18324.h: 17223: typedef union {
[; ;pic16f18324.h: 17224: struct {
[; ;pic16f18324.h: 17225: unsigned LC4D4S0 :1;
[; ;pic16f18324.h: 17226: unsigned LC4D4S1 :1;
[; ;pic16f18324.h: 17227: unsigned LC4D4S2 :1;
[; ;pic16f18324.h: 17228: unsigned LC4D4S3 :1;
[; ;pic16f18324.h: 17229: unsigned LC4D4S4 :1;
[; ;pic16f18324.h: 17230: unsigned LC4D4S5 :1;
[; ;pic16f18324.h: 17231: };
[; ;pic16f18324.h: 17232: struct {
[; ;pic16f18324.h: 17233: unsigned LC4D4S :8;
[; ;pic16f18324.h: 17234: };
[; ;pic16f18324.h: 17235: struct {
[; ;pic16f18324.h: 17236: unsigned D4S :8;
[; ;pic16f18324.h: 17237: };
[; ;pic16f18324.h: 17238: struct {
[; ;pic16f18324.h: 17239: unsigned D4S0 :1;
[; ;pic16f18324.h: 17240: unsigned D4S1 :1;
[; ;pic16f18324.h: 17241: unsigned D4S2 :1;
[; ;pic16f18324.h: 17242: unsigned D4S3 :1;
[; ;pic16f18324.h: 17243: unsigned D4S4 :1;
[; ;pic16f18324.h: 17244: unsigned D4S5 :1;
[; ;pic16f18324.h: 17245: };
[; ;pic16f18324.h: 17246: } CLC4SEL3bits_t;
[; ;pic16f18324.h: 17247: extern volatile CLC4SEL3bits_t CLC4SEL3bits @ 0xF33;
[; ;pic16f18324.h: 17322: extern volatile unsigned char CLC4GLS0 @ 0xF34;
"17324
[; ;pic16f18324.h: 17324: asm("CLC4GLS0 equ 0F34h");
[; <" CLC4GLS0 equ 0F34h ;# ">
[; ;pic16f18324.h: 17327: typedef union {
[; ;pic16f18324.h: 17328: struct {
[; ;pic16f18324.h: 17329: unsigned LC4G1D1N :1;
[; ;pic16f18324.h: 17330: unsigned LC4G1D1T :1;
[; ;pic16f18324.h: 17331: unsigned LC4G1D2N :1;
[; ;pic16f18324.h: 17332: unsigned LC4G1D2T :1;
[; ;pic16f18324.h: 17333: unsigned LC4G1D3N :1;
[; ;pic16f18324.h: 17334: unsigned LC4G1D3T :1;
[; ;pic16f18324.h: 17335: unsigned LC4G1D4N :1;
[; ;pic16f18324.h: 17336: unsigned LC4G1D4T :1;
[; ;pic16f18324.h: 17337: };
[; ;pic16f18324.h: 17338: struct {
[; ;pic16f18324.h: 17339: unsigned D1N :1;
[; ;pic16f18324.h: 17340: unsigned D1T :1;
[; ;pic16f18324.h: 17341: unsigned D2N :1;
[; ;pic16f18324.h: 17342: unsigned D2T :1;
[; ;pic16f18324.h: 17343: unsigned D3N :1;
[; ;pic16f18324.h: 17344: unsigned D3T :1;
[; ;pic16f18324.h: 17345: unsigned D4N :1;
[; ;pic16f18324.h: 17346: unsigned D4T :1;
[; ;pic16f18324.h: 17347: };
[; ;pic16f18324.h: 17348: } CLC4GLS0bits_t;
[; ;pic16f18324.h: 17349: extern volatile CLC4GLS0bits_t CLC4GLS0bits @ 0xF34;
[; ;pic16f18324.h: 17434: extern volatile unsigned char CLC4GLS1 @ 0xF35;
"17436
[; ;pic16f18324.h: 17436: asm("CLC4GLS1 equ 0F35h");
[; <" CLC4GLS1 equ 0F35h ;# ">
[; ;pic16f18324.h: 17439: typedef union {
[; ;pic16f18324.h: 17440: struct {
[; ;pic16f18324.h: 17441: unsigned LC4G2D1N :1;
[; ;pic16f18324.h: 17442: unsigned LC4G2D1T :1;
[; ;pic16f18324.h: 17443: unsigned LC4G2D2N :1;
[; ;pic16f18324.h: 17444: unsigned LC4G2D2T :1;
[; ;pic16f18324.h: 17445: unsigned LC4G2D3N :1;
[; ;pic16f18324.h: 17446: unsigned LC4G2D3T :1;
[; ;pic16f18324.h: 17447: unsigned LC4G2D4N :1;
[; ;pic16f18324.h: 17448: unsigned LC4G2D4T :1;
[; ;pic16f18324.h: 17449: };
[; ;pic16f18324.h: 17450: struct {
[; ;pic16f18324.h: 17451: unsigned D1N :1;
[; ;pic16f18324.h: 17452: unsigned D1T :1;
[; ;pic16f18324.h: 17453: unsigned D2N :1;
[; ;pic16f18324.h: 17454: unsigned D2T :1;
[; ;pic16f18324.h: 17455: unsigned D3N :1;
[; ;pic16f18324.h: 17456: unsigned D3T :1;
[; ;pic16f18324.h: 17457: unsigned D4N :1;
[; ;pic16f18324.h: 17458: unsigned D4T :1;
[; ;pic16f18324.h: 17459: };
[; ;pic16f18324.h: 17460: } CLC4GLS1bits_t;
[; ;pic16f18324.h: 17461: extern volatile CLC4GLS1bits_t CLC4GLS1bits @ 0xF35;
[; ;pic16f18324.h: 17546: extern volatile unsigned char CLC4GLS2 @ 0xF36;
"17548
[; ;pic16f18324.h: 17548: asm("CLC4GLS2 equ 0F36h");
[; <" CLC4GLS2 equ 0F36h ;# ">
[; ;pic16f18324.h: 17551: typedef union {
[; ;pic16f18324.h: 17552: struct {
[; ;pic16f18324.h: 17553: unsigned LC4G3D1N :1;
[; ;pic16f18324.h: 17554: unsigned LC4G3D1T :1;
[; ;pic16f18324.h: 17555: unsigned LC4G3D2N :1;
[; ;pic16f18324.h: 17556: unsigned LC4G3D2T :1;
[; ;pic16f18324.h: 17557: unsigned LC4G3D3N :1;
[; ;pic16f18324.h: 17558: unsigned LC4G3D3T :1;
[; ;pic16f18324.h: 17559: unsigned LC4G3D4N :1;
[; ;pic16f18324.h: 17560: unsigned LC4G3D4T :1;
[; ;pic16f18324.h: 17561: };
[; ;pic16f18324.h: 17562: struct {
[; ;pic16f18324.h: 17563: unsigned D1N :1;
[; ;pic16f18324.h: 17564: unsigned D1T :1;
[; ;pic16f18324.h: 17565: unsigned D2N :1;
[; ;pic16f18324.h: 17566: unsigned D2T :1;
[; ;pic16f18324.h: 17567: unsigned D3N :1;
[; ;pic16f18324.h: 17568: unsigned D3T :1;
[; ;pic16f18324.h: 17569: unsigned D4N :1;
[; ;pic16f18324.h: 17570: unsigned D4T :1;
[; ;pic16f18324.h: 17571: };
[; ;pic16f18324.h: 17572: } CLC4GLS2bits_t;
[; ;pic16f18324.h: 17573: extern volatile CLC4GLS2bits_t CLC4GLS2bits @ 0xF36;
[; ;pic16f18324.h: 17658: extern volatile unsigned char CLC4GLS3 @ 0xF37;
"17660
[; ;pic16f18324.h: 17660: asm("CLC4GLS3 equ 0F37h");
[; <" CLC4GLS3 equ 0F37h ;# ">
[; ;pic16f18324.h: 17663: typedef union {
[; ;pic16f18324.h: 17664: struct {
[; ;pic16f18324.h: 17665: unsigned LC4G4D1N :1;
[; ;pic16f18324.h: 17666: unsigned LC4G4D1T :1;
[; ;pic16f18324.h: 17667: unsigned LC4G4D2N :1;
[; ;pic16f18324.h: 17668: unsigned LC4G4D2T :1;
[; ;pic16f18324.h: 17669: unsigned LC4G4D3N :1;
[; ;pic16f18324.h: 17670: unsigned LC4G4D3T :1;
[; ;pic16f18324.h: 17671: unsigned LC4G4D4N :1;
[; ;pic16f18324.h: 17672: unsigned LC4G4D4T :1;
[; ;pic16f18324.h: 17673: };
[; ;pic16f18324.h: 17674: struct {
[; ;pic16f18324.h: 17675: unsigned G4D1N :1;
[; ;pic16f18324.h: 17676: unsigned G4D1T :1;
[; ;pic16f18324.h: 17677: unsigned G4D2N :1;
[; ;pic16f18324.h: 17678: unsigned G4D2T :1;
[; ;pic16f18324.h: 17679: unsigned G4D3N :1;
[; ;pic16f18324.h: 17680: unsigned G4D3T :1;
[; ;pic16f18324.h: 17681: unsigned G4D4N :1;
[; ;pic16f18324.h: 17682: unsigned G4D4T :1;
[; ;pic16f18324.h: 17683: };
[; ;pic16f18324.h: 17684: } CLC4GLS3bits_t;
[; ;pic16f18324.h: 17685: extern volatile CLC4GLS3bits_t CLC4GLS3bits @ 0xF37;
[; ;pic16f18324.h: 17770: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"17772
[; ;pic16f18324.h: 17772: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f18324.h: 17775: typedef union {
[; ;pic16f18324.h: 17776: struct {
[; ;pic16f18324.h: 17777: unsigned C_SHAD :1;
[; ;pic16f18324.h: 17778: unsigned DC_SHAD :1;
[; ;pic16f18324.h: 17779: unsigned Z_SHAD :1;
[; ;pic16f18324.h: 17780: };
[; ;pic16f18324.h: 17781: } STATUS_SHADbits_t;
[; ;pic16f18324.h: 17782: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f18324.h: 17802: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"17804
[; ;pic16f18324.h: 17804: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f18324.h: 17807: typedef union {
[; ;pic16f18324.h: 17808: struct {
[; ;pic16f18324.h: 17809: unsigned WREG_SHAD :8;
[; ;pic16f18324.h: 17810: };
[; ;pic16f18324.h: 17811: } WREG_SHADbits_t;
[; ;pic16f18324.h: 17812: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f18324.h: 17822: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"17824
[; ;pic16f18324.h: 17824: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f18324.h: 17827: typedef union {
[; ;pic16f18324.h: 17828: struct {
[; ;pic16f18324.h: 17829: unsigned BSR_SHAD :5;
[; ;pic16f18324.h: 17830: };
[; ;pic16f18324.h: 17831: } BSR_SHADbits_t;
[; ;pic16f18324.h: 17832: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f18324.h: 17842: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"17844
[; ;pic16f18324.h: 17844: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f18324.h: 17847: typedef union {
[; ;pic16f18324.h: 17848: struct {
[; ;pic16f18324.h: 17849: unsigned PCLATH_SHAD :7;
[; ;pic16f18324.h: 17850: };
[; ;pic16f18324.h: 17851: } PCLATH_SHADbits_t;
[; ;pic16f18324.h: 17852: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f18324.h: 17862: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"17864
[; ;pic16f18324.h: 17864: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f18324.h: 17867: typedef union {
[; ;pic16f18324.h: 17868: struct {
[; ;pic16f18324.h: 17869: unsigned FSR0L_SHAD :8;
[; ;pic16f18324.h: 17870: };
[; ;pic16f18324.h: 17871: } FSR0L_SHADbits_t;
[; ;pic16f18324.h: 17872: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f18324.h: 17882: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"17884
[; ;pic16f18324.h: 17884: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f18324.h: 17887: typedef union {
[; ;pic16f18324.h: 17888: struct {
[; ;pic16f18324.h: 17889: unsigned FSR0H_SHAD :8;
[; ;pic16f18324.h: 17890: };
[; ;pic16f18324.h: 17891: } FSR0H_SHADbits_t;
[; ;pic16f18324.h: 17892: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f18324.h: 17902: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"17904
[; ;pic16f18324.h: 17904: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f18324.h: 17907: typedef union {
[; ;pic16f18324.h: 17908: struct {
[; ;pic16f18324.h: 17909: unsigned FSR1L_SHAD :8;
[; ;pic16f18324.h: 17910: };
[; ;pic16f18324.h: 17911: } FSR1L_SHADbits_t;
[; ;pic16f18324.h: 17912: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f18324.h: 17922: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"17924
[; ;pic16f18324.h: 17924: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f18324.h: 17927: typedef union {
[; ;pic16f18324.h: 17928: struct {
[; ;pic16f18324.h: 17929: unsigned FSR1H_SHAD :8;
[; ;pic16f18324.h: 17930: };
[; ;pic16f18324.h: 17931: } FSR1H_SHADbits_t;
[; ;pic16f18324.h: 17932: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f18324.h: 17942: extern volatile unsigned char STKPTR @ 0xFED;
"17944
[; ;pic16f18324.h: 17944: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f18324.h: 17947: typedef union {
[; ;pic16f18324.h: 17948: struct {
[; ;pic16f18324.h: 17949: unsigned STKPTR :5;
[; ;pic16f18324.h: 17950: };
[; ;pic16f18324.h: 17951: } STKPTRbits_t;
[; ;pic16f18324.h: 17952: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f18324.h: 17962: extern volatile unsigned char TOSL @ 0xFEE;
"17964
[; ;pic16f18324.h: 17964: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f18324.h: 17967: typedef union {
[; ;pic16f18324.h: 17968: struct {
[; ;pic16f18324.h: 17969: unsigned TOSL :8;
[; ;pic16f18324.h: 17970: };
[; ;pic16f18324.h: 17971: } TOSLbits_t;
[; ;pic16f18324.h: 17972: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f18324.h: 17982: extern volatile unsigned char TOSH @ 0xFEF;
"17984
[; ;pic16f18324.h: 17984: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f18324.h: 17987: typedef union {
[; ;pic16f18324.h: 17988: struct {
[; ;pic16f18324.h: 17989: unsigned TOSH :7;
[; ;pic16f18324.h: 17990: };
[; ;pic16f18324.h: 17991: } TOSHbits_t;
[; ;pic16f18324.h: 17992: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f18324.h: 18007: extern volatile __bit ABDEN @ (((unsigned) &BAUD1CON)*8) + 0;
[; ;pic16f18324.h: 18009: extern volatile __bit ABDOVF @ (((unsigned) &BAUD1CON)*8) + 7;
[; ;pic16f18324.h: 18011: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16f18324.h: 18013: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16f18324.h: 18015: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16f18324.h: 18017: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16f18324.h: 18019: extern volatile __bit ADACT0 @ (((unsigned) &ADACT)*8) + 0;
[; ;pic16f18324.h: 18021: extern volatile __bit ADACT1 @ (((unsigned) &ADACT)*8) + 1;
[; ;pic16f18324.h: 18023: extern volatile __bit ADACT2 @ (((unsigned) &ADACT)*8) + 2;
[; ;pic16f18324.h: 18025: extern volatile __bit ADACT3 @ (((unsigned) &ADACT)*8) + 3;
[; ;pic16f18324.h: 18027: extern volatile __bit ADACT4 @ (((unsigned) &ADACT)*8) + 4;
[; ;pic16f18324.h: 18029: extern volatile __bit ADCMD @ (((unsigned) &PMD2)*8) + 5;
[; ;pic16f18324.h: 18031: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16f18324.h: 18033: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16f18324.h: 18035: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16f18324.h: 18037: extern volatile __bit ADD0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic16f18324.h: 18039: extern volatile __bit ADD1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic16f18324.h: 18041: extern volatile __bit ADD2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic16f18324.h: 18043: extern volatile __bit ADD3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic16f18324.h: 18045: extern volatile __bit ADD4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic16f18324.h: 18047: extern volatile __bit ADD5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic16f18324.h: 18049: extern volatile __bit ADD6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic16f18324.h: 18051: extern volatile __bit ADD7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic16f18324.h: 18053: extern volatile __bit ADDEN @ (((unsigned) &RC1STA)*8) + 3;
[; ;pic16f18324.h: 18055: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f18324.h: 18057: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f18324.h: 18059: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f18324.h: 18061: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f18324.h: 18063: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f18324.h: 18065: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f18324.h: 18067: extern volatile __bit ADNREF @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic16f18324.h: 18069: extern volatile __bit ADOEN @ (((unsigned) &OSCEN)*8) + 2;
[; ;pic16f18324.h: 18071: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f18324.h: 18073: extern volatile __bit ADOR @ (((unsigned) &OSCSTAT1)*8) + 2;
[; ;pic16f18324.h: 18075: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f18324.h: 18077: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f18324.h: 18079: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16f18324.h: 18081: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f18324.h: 18083: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f18324.h: 18085: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f18324.h: 18087: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f18324.h: 18089: extern volatile __bit ANSA5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic16f18324.h: 18091: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f18324.h: 18093: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f18324.h: 18095: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f18324.h: 18097: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f18324.h: 18099: extern volatile __bit ANSC4 @ (((unsigned) &ANSELC)*8) + 4;
[; ;pic16f18324.h: 18101: extern volatile __bit ANSC5 @ (((unsigned) &ANSELC)*8) + 5;
[; ;pic16f18324.h: 18103: extern volatile __bit BCL1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f18324.h: 18105: extern volatile __bit BCL1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f18324.h: 18107: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16f18324.h: 18109: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16f18324.h: 18111: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f18324.h: 18113: extern volatile __bit BRG16 @ (((unsigned) &BAUD1CON)*8) + 3;
[; ;pic16f18324.h: 18115: extern volatile __bit BRGH @ (((unsigned) &TX1STA)*8) + 2;
[; ;pic16f18324.h: 18117: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f18324.h: 18119: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f18324.h: 18121: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f18324.h: 18123: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f18324.h: 18125: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f18324.h: 18127: extern volatile __bit BUF0 @ (((unsigned) &SSP1BUF)*8) + 0;
[; ;pic16f18324.h: 18129: extern volatile __bit BUF1 @ (((unsigned) &SSP1BUF)*8) + 1;
[; ;pic16f18324.h: 18131: extern volatile __bit BUF2 @ (((unsigned) &SSP1BUF)*8) + 2;
[; ;pic16f18324.h: 18133: extern volatile __bit BUF3 @ (((unsigned) &SSP1BUF)*8) + 3;
[; ;pic16f18324.h: 18135: extern volatile __bit BUF4 @ (((unsigned) &SSP1BUF)*8) + 4;
[; ;pic16f18324.h: 18137: extern volatile __bit BUF5 @ (((unsigned) &SSP1BUF)*8) + 5;
[; ;pic16f18324.h: 18139: extern volatile __bit BUF6 @ (((unsigned) &SSP1BUF)*8) + 6;
[; ;pic16f18324.h: 18141: extern volatile __bit BUF7 @ (((unsigned) &SSP1BUF)*8) + 7;
[; ;pic16f18324.h: 18143: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f18324.h: 18145: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f18324.h: 18147: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f18324.h: 18149: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f18324.h: 18151: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f18324.h: 18153: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f18324.h: 18155: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f18324.h: 18157: extern volatile __bit C1NCH2 @ (((unsigned) &CM1CON1)*8) + 2;
[; ;pic16f18324.h: 18159: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f18324.h: 18161: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f18324.h: 18163: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 3;
[; ;pic16f18324.h: 18165: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f18324.h: 18167: extern volatile __bit C1PCH2 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f18324.h: 18169: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f18324.h: 18171: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f18324.h: 18173: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f18324.h: 18175: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS)*8) + 0;
[; ;pic16f18324.h: 18177: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS)*8) + 1;
[; ;pic16f18324.h: 18179: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f18324.h: 18181: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f18324.h: 18183: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f18324.h: 18185: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f18324.h: 18187: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f18324.h: 18189: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f18324.h: 18191: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f18324.h: 18193: extern volatile __bit C2NCH2 @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic16f18324.h: 18195: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f18324.h: 18197: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f18324.h: 18199: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic16f18324.h: 18201: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f18324.h: 18203: extern volatile __bit C2PCH2 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f18324.h: 18205: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f18324.h: 18207: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f18324.h: 18209: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f18324.h: 18211: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS)*8) + 2;
[; ;pic16f18324.h: 18213: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS)*8) + 3;
[; ;pic16f18324.h: 18215: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS)*8) + 4;
[; ;pic16f18324.h: 18217: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS)*8) + 5;
[; ;pic16f18324.h: 18219: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS)*8) + 6;
[; ;pic16f18324.h: 18221: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS)*8) + 7;
[; ;pic16f18324.h: 18223: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f18324.h: 18225: extern volatile __bit CCDEN @ (((unsigned) &CCDCON)*8) + 7;
[; ;pic16f18324.h: 18227: extern volatile __bit CCDS0 @ (((unsigned) &CCDCON)*8) + 0;
[; ;pic16f18324.h: 18229: extern volatile __bit CCDS1 @ (((unsigned) &CCDCON)*8) + 1;
[; ;pic16f18324.h: 18231: extern volatile __bit CCP1CTS0 @ (((unsigned) &CCP1CAP)*8) + 0;
[; ;pic16f18324.h: 18233: extern volatile __bit CCP1CTS1 @ (((unsigned) &CCP1CAP)*8) + 1;
[; ;pic16f18324.h: 18235: extern volatile __bit CCP1CTS2 @ (((unsigned) &CCP1CAP)*8) + 2;
[; ;pic16f18324.h: 18237: extern volatile __bit CCP1CTS3 @ (((unsigned) &CCP1CAP)*8) + 3;
[; ;pic16f18324.h: 18239: extern volatile __bit CCP1EN @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic16f18324.h: 18241: extern volatile __bit CCP1FMT @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f18324.h: 18243: extern volatile __bit CCP1IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic16f18324.h: 18245: extern volatile __bit CCP1IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic16f18324.h: 18247: extern volatile __bit CCP1MD @ (((unsigned) &PMD3)*8) + 0;
[; ;pic16f18324.h: 18249: extern volatile __bit CCP1MODE0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f18324.h: 18251: extern volatile __bit CCP1MODE1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f18324.h: 18253: extern volatile __bit CCP1MODE2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f18324.h: 18255: extern volatile __bit CCP1MODE3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f18324.h: 18257: extern volatile __bit CCP1OUT @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f18324.h: 18259: extern volatile __bit CCP1PPS0 @ (((unsigned) &CCP1PPS)*8) + 0;
[; ;pic16f18324.h: 18261: extern volatile __bit CCP1PPS1 @ (((unsigned) &CCP1PPS)*8) + 1;
[; ;pic16f18324.h: 18263: extern volatile __bit CCP1PPS2 @ (((unsigned) &CCP1PPS)*8) + 2;
[; ;pic16f18324.h: 18265: extern volatile __bit CCP1PPS3 @ (((unsigned) &CCP1PPS)*8) + 3;
[; ;pic16f18324.h: 18267: extern volatile __bit CCP1PPS4 @ (((unsigned) &CCP1PPS)*8) + 4;
[; ;pic16f18324.h: 18269: extern volatile __bit CCP2CTS0 @ (((unsigned) &CCP2CAP)*8) + 0;
[; ;pic16f18324.h: 18271: extern volatile __bit CCP2CTS1 @ (((unsigned) &CCP2CAP)*8) + 1;
[; ;pic16f18324.h: 18273: extern volatile __bit CCP2CTS2 @ (((unsigned) &CCP2CAP)*8) + 2;
[; ;pic16f18324.h: 18275: extern volatile __bit CCP2CTS3 @ (((unsigned) &CCP2CAP)*8) + 3;
[; ;pic16f18324.h: 18277: extern volatile __bit CCP2EN @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic16f18324.h: 18279: extern volatile __bit CCP2FMT @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f18324.h: 18281: extern volatile __bit CCP2IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic16f18324.h: 18283: extern volatile __bit CCP2IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic16f18324.h: 18285: extern volatile __bit CCP2MD @ (((unsigned) &PMD3)*8) + 1;
[; ;pic16f18324.h: 18287: extern volatile __bit CCP2MODE0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16f18324.h: 18289: extern volatile __bit CCP2MODE1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16f18324.h: 18291: extern volatile __bit CCP2MODE2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16f18324.h: 18293: extern volatile __bit CCP2MODE3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16f18324.h: 18295: extern volatile __bit CCP2OUT @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f18324.h: 18297: extern volatile __bit CCP2PPS0 @ (((unsigned) &CCP2PPS)*8) + 0;
[; ;pic16f18324.h: 18299: extern volatile __bit CCP2PPS1 @ (((unsigned) &CCP2PPS)*8) + 1;
[; ;pic16f18324.h: 18301: extern volatile __bit CCP2PPS2 @ (((unsigned) &CCP2PPS)*8) + 2;
[; ;pic16f18324.h: 18303: extern volatile __bit CCP2PPS3 @ (((unsigned) &CCP2PPS)*8) + 3;
[; ;pic16f18324.h: 18305: extern volatile __bit CCP2PPS4 @ (((unsigned) &CCP2PPS)*8) + 4;
[; ;pic16f18324.h: 18307: extern volatile __bit CCP3CTS0 @ (((unsigned) &CCP3CAP)*8) + 0;
[; ;pic16f18324.h: 18309: extern volatile __bit CCP3CTS1 @ (((unsigned) &CCP3CAP)*8) + 1;
[; ;pic16f18324.h: 18311: extern volatile __bit CCP3CTS2 @ (((unsigned) &CCP3CAP)*8) + 2;
[; ;pic16f18324.h: 18313: extern volatile __bit CCP3CTS3 @ (((unsigned) &CCP3CAP)*8) + 3;
[; ;pic16f18324.h: 18315: extern volatile __bit CCP3EN @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic16f18324.h: 18317: extern volatile __bit CCP3FMT @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic16f18324.h: 18319: extern volatile __bit CCP3IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic16f18324.h: 18321: extern volatile __bit CCP3IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic16f18324.h: 18323: extern volatile __bit CCP3MD @ (((unsigned) &PMD3)*8) + 2;
[; ;pic16f18324.h: 18325: extern volatile __bit CCP3MODE0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic16f18324.h: 18327: extern volatile __bit CCP3MODE1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic16f18324.h: 18329: extern volatile __bit CCP3MODE2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic16f18324.h: 18331: extern volatile __bit CCP3MODE3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic16f18324.h: 18333: extern volatile __bit CCP3OUT @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic16f18324.h: 18335: extern volatile __bit CCP3PPS0 @ (((unsigned) &CCP3PPS)*8) + 0;
[; ;pic16f18324.h: 18337: extern volatile __bit CCP3PPS1 @ (((unsigned) &CCP3PPS)*8) + 1;
[; ;pic16f18324.h: 18339: extern volatile __bit CCP3PPS2 @ (((unsigned) &CCP3PPS)*8) + 2;
[; ;pic16f18324.h: 18341: extern volatile __bit CCP3PPS3 @ (((unsigned) &CCP3PPS)*8) + 3;
[; ;pic16f18324.h: 18343: extern volatile __bit CCP3PPS4 @ (((unsigned) &CCP3PPS)*8) + 4;
[; ;pic16f18324.h: 18345: extern volatile __bit CCP4CTS0 @ (((unsigned) &CCP4CAP)*8) + 0;
[; ;pic16f18324.h: 18347: extern volatile __bit CCP4CTS1 @ (((unsigned) &CCP4CAP)*8) + 1;
[; ;pic16f18324.h: 18349: extern volatile __bit CCP4CTS2 @ (((unsigned) &CCP4CAP)*8) + 2;
[; ;pic16f18324.h: 18351: extern volatile __bit CCP4CTS3 @ (((unsigned) &CCP4CAP)*8) + 3;
[; ;pic16f18324.h: 18353: extern volatile __bit CCP4EN @ (((unsigned) &CCP4CON)*8) + 7;
[; ;pic16f18324.h: 18355: extern volatile __bit CCP4FMT @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic16f18324.h: 18357: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 3;
[; ;pic16f18324.h: 18359: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 3;
[; ;pic16f18324.h: 18361: extern volatile __bit CCP4MD @ (((unsigned) &PMD3)*8) + 3;
[; ;pic16f18324.h: 18363: extern volatile __bit CCP4MODE0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic16f18324.h: 18365: extern volatile __bit CCP4MODE1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic16f18324.h: 18367: extern volatile __bit CCP4MODE2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic16f18324.h: 18369: extern volatile __bit CCP4MODE3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic16f18324.h: 18371: extern volatile __bit CCP4OUT @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic16f18324.h: 18373: extern volatile __bit CCP4PPS0 @ (((unsigned) &CCP4PPS)*8) + 0;
[; ;pic16f18324.h: 18375: extern volatile __bit CCP4PPS1 @ (((unsigned) &CCP4PPS)*8) + 1;
[; ;pic16f18324.h: 18377: extern volatile __bit CCP4PPS2 @ (((unsigned) &CCP4PPS)*8) + 2;
[; ;pic16f18324.h: 18379: extern volatile __bit CCP4PPS3 @ (((unsigned) &CCP4PPS)*8) + 3;
[; ;pic16f18324.h: 18381: extern volatile __bit CCP4PPS4 @ (((unsigned) &CCP4PPS)*8) + 4;
[; ;pic16f18324.h: 18383: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f18324.h: 18385: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f18324.h: 18387: extern volatile __bit CDIV0 @ (((unsigned) &OSCCON2)*8) + 0;
[; ;pic16f18324.h: 18389: extern volatile __bit CDIV1 @ (((unsigned) &OSCCON2)*8) + 1;
[; ;pic16f18324.h: 18391: extern volatile __bit CDIV2 @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic16f18324.h: 18393: extern volatile __bit CDIV3 @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic16f18324.h: 18395: extern volatile __bit CFGS @ (((unsigned) &NVMCON1)*8) + 6;
[; ;pic16f18324.h: 18397: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f18324.h: 18399: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f18324.h: 18401: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f18324.h: 18403: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f18324.h: 18405: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f18324.h: 18407: extern volatile __bit CHS5 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic16f18324.h: 18409: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16f18324.h: 18411: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic16f18324.h: 18413: extern volatile __bit CLC1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16f18324.h: 18415: extern volatile __bit CLC1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16f18324.h: 18417: extern volatile __bit CLC1MD @ (((unsigned) &PMD5)*8) + 1;
[; ;pic16f18324.h: 18419: extern volatile __bit CLC2IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f18324.h: 18421: extern volatile __bit CLC2IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f18324.h: 18423: extern volatile __bit CLC2MD @ (((unsigned) &PMD5)*8) + 2;
[; ;pic16f18324.h: 18425: extern volatile __bit CLC3IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic16f18324.h: 18427: extern volatile __bit CLC3IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic16f18324.h: 18429: extern volatile __bit CLC3MD @ (((unsigned) &PMD5)*8) + 3;
[; ;pic16f18324.h: 18431: extern volatile __bit CLC4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic16f18324.h: 18433: extern volatile __bit CLC4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic16f18324.h: 18435: extern volatile __bit CLC4MD @ (((unsigned) &PMD5)*8) + 4;
[; ;pic16f18324.h: 18437: extern volatile __bit CLCIN0PPS0 @ (((unsigned) &CLCIN0PPS)*8) + 0;
[; ;pic16f18324.h: 18439: extern volatile __bit CLCIN0PPS1 @ (((unsigned) &CLCIN0PPS)*8) + 1;
[; ;pic16f18324.h: 18441: extern volatile __bit CLCIN0PPS2 @ (((unsigned) &CLCIN0PPS)*8) + 2;
[; ;pic16f18324.h: 18443: extern volatile __bit CLCIN0PPS3 @ (((unsigned) &CLCIN0PPS)*8) + 3;
[; ;pic16f18324.h: 18445: extern volatile __bit CLCIN0PPS4 @ (((unsigned) &CLCIN0PPS)*8) + 4;
[; ;pic16f18324.h: 18447: extern volatile __bit CLCIN1PPS0 @ (((unsigned) &CLCIN1PPS)*8) + 0;
[; ;pic16f18324.h: 18449: extern volatile __bit CLCIN1PPS1 @ (((unsigned) &CLCIN1PPS)*8) + 1;
[; ;pic16f18324.h: 18451: extern volatile __bit CLCIN1PPS2 @ (((unsigned) &CLCIN1PPS)*8) + 2;
[; ;pic16f18324.h: 18453: extern volatile __bit CLCIN1PPS3 @ (((unsigned) &CLCIN1PPS)*8) + 3;
[; ;pic16f18324.h: 18455: extern volatile __bit CLCIN1PPS4 @ (((unsigned) &CLCIN1PPS)*8) + 4;
[; ;pic16f18324.h: 18457: extern volatile __bit CLCIN2PPS0 @ (((unsigned) &CLCIN2PPS)*8) + 0;
[; ;pic16f18324.h: 18459: extern volatile __bit CLCIN2PPS1 @ (((unsigned) &CLCIN2PPS)*8) + 1;
[; ;pic16f18324.h: 18461: extern volatile __bit CLCIN2PPS2 @ (((unsigned) &CLCIN2PPS)*8) + 2;
[; ;pic16f18324.h: 18463: extern volatile __bit CLCIN2PPS3 @ (((unsigned) &CLCIN2PPS)*8) + 3;
[; ;pic16f18324.h: 18465: extern volatile __bit CLCIN2PPS4 @ (((unsigned) &CLCIN2PPS)*8) + 4;
[; ;pic16f18324.h: 18467: extern volatile __bit CLCIN3PPS0 @ (((unsigned) &CLCIN3PPS)*8) + 0;
[; ;pic16f18324.h: 18469: extern volatile __bit CLCIN3PPS1 @ (((unsigned) &CLCIN3PPS)*8) + 1;
[; ;pic16f18324.h: 18471: extern volatile __bit CLCIN3PPS2 @ (((unsigned) &CLCIN3PPS)*8) + 2;
[; ;pic16f18324.h: 18473: extern volatile __bit CLCIN3PPS3 @ (((unsigned) &CLCIN3PPS)*8) + 3;
[; ;pic16f18324.h: 18475: extern volatile __bit CLCIN3PPS4 @ (((unsigned) &CLCIN3PPS)*8) + 4;
[; ;pic16f18324.h: 18477: extern volatile __bit CLKRDC0 @ (((unsigned) &CLKRCON)*8) + 3;
[; ;pic16f18324.h: 18479: extern volatile __bit CLKRDC1 @ (((unsigned) &CLKRCON)*8) + 4;
[; ;pic16f18324.h: 18481: extern volatile __bit CLKRDIV0 @ (((unsigned) &CLKRCON)*8) + 0;
[; ;pic16f18324.h: 18483: extern volatile __bit CLKRDIV1 @ (((unsigned) &CLKRCON)*8) + 1;
[; ;pic16f18324.h: 18485: extern volatile __bit CLKRDIV2 @ (((unsigned) &CLKRCON)*8) + 2;
[; ;pic16f18324.h: 18487: extern volatile __bit CLKREN @ (((unsigned) &CLKRCON)*8) + 7;
[; ;pic16f18324.h: 18489: extern volatile __bit CLKRMD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic16f18324.h: 18491: extern volatile __bit CMP1MD @ (((unsigned) &PMD2)*8) + 1;
[; ;pic16f18324.h: 18493: extern volatile __bit CMP2MD @ (((unsigned) &PMD2)*8) + 2;
[; ;pic16f18324.h: 18495: extern volatile __bit COSC0 @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic16f18324.h: 18497: extern volatile __bit COSC1 @ (((unsigned) &OSCCON2)*8) + 5;
[; ;pic16f18324.h: 18499: extern volatile __bit COSC2 @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic16f18324.h: 18501: extern volatile __bit CREN @ (((unsigned) &RC1STA)*8) + 4;
[; ;pic16f18324.h: 18503: extern volatile __bit CSRC @ (((unsigned) &TX1STA)*8) + 7;
[; ;pic16f18324.h: 18505: extern volatile __bit CSWHOLD @ (((unsigned) &OSCCON3)*8) + 7;
[; ;pic16f18324.h: 18507: extern volatile __bit CSWIE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic16f18324.h: 18509: extern volatile __bit CSWIF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic16f18324.h: 18511: extern volatile __bit CWG1CS @ (((unsigned) &CWG1CLKCON)*8) + 0;
[; ;pic16f18324.h: 18513: extern volatile __bit CWG1DAT0 @ (((unsigned) &CWG1DAT)*8) + 0;
[; ;pic16f18324.h: 18515: extern volatile __bit CWG1DAT1 @ (((unsigned) &CWG1DAT)*8) + 1;
[; ;pic16f18324.h: 18517: extern volatile __bit CWG1DAT2 @ (((unsigned) &CWG1DAT)*8) + 2;
[; ;pic16f18324.h: 18519: extern volatile __bit CWG1DAT3 @ (((unsigned) &CWG1DAT)*8) + 3;
[; ;pic16f18324.h: 18521: extern volatile __bit CWG1DBF0 @ (((unsigned) &CWG1DBF)*8) + 0;
[; ;pic16f18324.h: 18523: extern volatile __bit CWG1DBF1 @ (((unsigned) &CWG1DBF)*8) + 1;
[; ;pic16f18324.h: 18525: extern volatile __bit CWG1DBF2 @ (((unsigned) &CWG1DBF)*8) + 2;
[; ;pic16f18324.h: 18527: extern volatile __bit CWG1DBF3 @ (((unsigned) &CWG1DBF)*8) + 3;
[; ;pic16f18324.h: 18529: extern volatile __bit CWG1DBF4 @ (((unsigned) &CWG1DBF)*8) + 4;
[; ;pic16f18324.h: 18531: extern volatile __bit CWG1DBF5 @ (((unsigned) &CWG1DBF)*8) + 5;
[; ;pic16f18324.h: 18533: extern volatile __bit CWG1DBR0 @ (((unsigned) &CWG1DBR)*8) + 0;
[; ;pic16f18324.h: 18535: extern volatile __bit CWG1DBR1 @ (((unsigned) &CWG1DBR)*8) + 1;
[; ;pic16f18324.h: 18537: extern volatile __bit CWG1DBR2 @ (((unsigned) &CWG1DBR)*8) + 2;
[; ;pic16f18324.h: 18539: extern volatile __bit CWG1DBR3 @ (((unsigned) &CWG1DBR)*8) + 3;
[; ;pic16f18324.h: 18541: extern volatile __bit CWG1DBR4 @ (((unsigned) &CWG1DBR)*8) + 4;
[; ;pic16f18324.h: 18543: extern volatile __bit CWG1DBR5 @ (((unsigned) &CWG1DBR)*8) + 5;
[; ;pic16f18324.h: 18545: extern volatile __bit CWG1EN @ (((unsigned) &CWG1CON0)*8) + 7;
[; ;pic16f18324.h: 18547: extern volatile __bit CWG1IE @ (((unsigned) &PIE4)*8) + 6;
[; ;pic16f18324.h: 18549: extern volatile __bit CWG1IF @ (((unsigned) &PIR4)*8) + 6;
[; ;pic16f18324.h: 18551: extern volatile __bit CWG1IN @ (((unsigned) &CWG1CON1)*8) + 5;
[; ;pic16f18324.h: 18553: extern volatile __bit CWG1LD @ (((unsigned) &CWG1CON0)*8) + 6;
[; ;pic16f18324.h: 18555: extern volatile __bit CWG1LSAC0 @ (((unsigned) &CWG1AS0)*8) + 2;
[; ;pic16f18324.h: 18557: extern volatile __bit CWG1LSAC1 @ (((unsigned) &CWG1AS0)*8) + 3;
[; ;pic16f18324.h: 18559: extern volatile __bit CWG1LSBD0 @ (((unsigned) &CWG1AS0)*8) + 4;
[; ;pic16f18324.h: 18561: extern volatile __bit CWG1LSBD1 @ (((unsigned) &CWG1AS0)*8) + 5;
[; ;pic16f18324.h: 18563: extern volatile __bit CWG1MD @ (((unsigned) &PMD3)*8) + 6;
[; ;pic16f18324.h: 18565: extern volatile __bit CWG1MODE0 @ (((unsigned) &CWG1CON0)*8) + 0;
[; ;pic16f18324.h: 18567: extern volatile __bit CWG1MODE1 @ (((unsigned) &CWG1CON0)*8) + 1;
[; ;pic16f18324.h: 18569: extern volatile __bit CWG1MODE2 @ (((unsigned) &CWG1CON0)*8) + 2;
[; ;pic16f18324.h: 18571: extern volatile __bit CWG1OVRA @ (((unsigned) &CWG1STR)*8) + 4;
[; ;pic16f18324.h: 18573: extern volatile __bit CWG1OVRB @ (((unsigned) &CWG1STR)*8) + 5;
[; ;pic16f18324.h: 18575: extern volatile __bit CWG1OVRC @ (((unsigned) &CWG1STR)*8) + 6;
[; ;pic16f18324.h: 18577: extern volatile __bit CWG1OVRD @ (((unsigned) &CWG1STR)*8) + 7;
[; ;pic16f18324.h: 18579: extern volatile __bit CWG1POLA @ (((unsigned) &CWG1CON1)*8) + 0;
[; ;pic16f18324.h: 18581: extern volatile __bit CWG1POLB @ (((unsigned) &CWG1CON1)*8) + 1;
[; ;pic16f18324.h: 18583: extern volatile __bit CWG1POLC @ (((unsigned) &CWG1CON1)*8) + 2;
[; ;pic16f18324.h: 18585: extern volatile __bit CWG1POLD @ (((unsigned) &CWG1CON1)*8) + 3;
[; ;pic16f18324.h: 18587: extern volatile __bit CWG1PPS0 @ (((unsigned) &CWG1PPS)*8) + 0;
[; ;pic16f18324.h: 18589: extern volatile __bit CWG1PPS1 @ (((unsigned) &CWG1PPS)*8) + 1;
[; ;pic16f18324.h: 18591: extern volatile __bit CWG1PPS2 @ (((unsigned) &CWG1PPS)*8) + 2;
[; ;pic16f18324.h: 18593: extern volatile __bit CWG1PPS3 @ (((unsigned) &CWG1PPS)*8) + 3;
[; ;pic16f18324.h: 18595: extern volatile __bit CWG1PPS4 @ (((unsigned) &CWG1PPS)*8) + 4;
[; ;pic16f18324.h: 18597: extern volatile __bit CWG1REN @ (((unsigned) &CWG1AS0)*8) + 6;
[; ;pic16f18324.h: 18599: extern volatile __bit CWG1SHUTDOWN @ (((unsigned) &CWG1AS0)*8) + 7;
[; ;pic16f18324.h: 18601: extern volatile __bit CWG1STRA @ (((unsigned) &CWG1STR)*8) + 0;
[; ;pic16f18324.h: 18603: extern volatile __bit CWG1STRB @ (((unsigned) &CWG1STR)*8) + 1;
[; ;pic16f18324.h: 18605: extern volatile __bit CWG1STRC @ (((unsigned) &CWG1STR)*8) + 2;
[; ;pic16f18324.h: 18607: extern volatile __bit CWG1STRD @ (((unsigned) &CWG1STR)*8) + 3;
[; ;pic16f18324.h: 18609: extern volatile __bit CWG2CS @ (((unsigned) &CWG2CLKCON)*8) + 0;
[; ;pic16f18324.h: 18611: extern volatile __bit CWG2DAT0 @ (((unsigned) &CWG2DAT)*8) + 0;
[; ;pic16f18324.h: 18613: extern volatile __bit CWG2DAT1 @ (((unsigned) &CWG2DAT)*8) + 1;
[; ;pic16f18324.h: 18615: extern volatile __bit CWG2DAT2 @ (((unsigned) &CWG2DAT)*8) + 2;
[; ;pic16f18324.h: 18617: extern volatile __bit CWG2DAT3 @ (((unsigned) &CWG2DAT)*8) + 3;
[; ;pic16f18324.h: 18619: extern volatile __bit CWG2DBF0 @ (((unsigned) &CWG2DBF)*8) + 0;
[; ;pic16f18324.h: 18621: extern volatile __bit CWG2DBF1 @ (((unsigned) &CWG2DBF)*8) + 1;
[; ;pic16f18324.h: 18623: extern volatile __bit CWG2DBF2 @ (((unsigned) &CWG2DBF)*8) + 2;
[; ;pic16f18324.h: 18625: extern volatile __bit CWG2DBF3 @ (((unsigned) &CWG2DBF)*8) + 3;
[; ;pic16f18324.h: 18627: extern volatile __bit CWG2DBF4 @ (((unsigned) &CWG2DBF)*8) + 4;
[; ;pic16f18324.h: 18629: extern volatile __bit CWG2DBF5 @ (((unsigned) &CWG2DBF)*8) + 5;
[; ;pic16f18324.h: 18631: extern volatile __bit CWG2DBR0 @ (((unsigned) &CWG2DBR)*8) + 0;
[; ;pic16f18324.h: 18633: extern volatile __bit CWG2DBR1 @ (((unsigned) &CWG2DBR)*8) + 1;
[; ;pic16f18324.h: 18635: extern volatile __bit CWG2DBR2 @ (((unsigned) &CWG2DBR)*8) + 2;
[; ;pic16f18324.h: 18637: extern volatile __bit CWG2DBR3 @ (((unsigned) &CWG2DBR)*8) + 3;
[; ;pic16f18324.h: 18639: extern volatile __bit CWG2DBR4 @ (((unsigned) &CWG2DBR)*8) + 4;
[; ;pic16f18324.h: 18641: extern volatile __bit CWG2DBR5 @ (((unsigned) &CWG2DBR)*8) + 5;
[; ;pic16f18324.h: 18643: extern volatile __bit CWG2EN @ (((unsigned) &CWG2CON0)*8) + 7;
[; ;pic16f18324.h: 18645: extern volatile __bit CWG2IE @ (((unsigned) &PIE4)*8) + 7;
[; ;pic16f18324.h: 18647: extern volatile __bit CWG2IF @ (((unsigned) &PIR4)*8) + 7;
[; ;pic16f18324.h: 18649: extern volatile __bit CWG2IN @ (((unsigned) &CWG2CON1)*8) + 5;
[; ;pic16f18324.h: 18651: extern volatile __bit CWG2LD @ (((unsigned) &CWG2CON0)*8) + 6;
[; ;pic16f18324.h: 18653: extern volatile __bit CWG2LSAC0 @ (((unsigned) &CWG2AS0)*8) + 2;
[; ;pic16f18324.h: 18655: extern volatile __bit CWG2LSAC1 @ (((unsigned) &CWG2AS0)*8) + 3;
[; ;pic16f18324.h: 18657: extern volatile __bit CWG2LSBD0 @ (((unsigned) &CWG2AS0)*8) + 4;
[; ;pic16f18324.h: 18659: extern volatile __bit CWG2LSBD1 @ (((unsigned) &CWG2AS0)*8) + 5;
[; ;pic16f18324.h: 18661: extern volatile __bit CWG2MD @ (((unsigned) &PMD3)*8) + 7;
[; ;pic16f18324.h: 18663: extern volatile __bit CWG2MODE0 @ (((unsigned) &CWG2CON0)*8) + 0;
[; ;pic16f18324.h: 18665: extern volatile __bit CWG2MODE1 @ (((unsigned) &CWG2CON0)*8) + 1;
[; ;pic16f18324.h: 18667: extern volatile __bit CWG2MODE2 @ (((unsigned) &CWG2CON0)*8) + 2;
[; ;pic16f18324.h: 18669: extern volatile __bit CWG2OVRA @ (((unsigned) &CWG2STR)*8) + 4;
[; ;pic16f18324.h: 18671: extern volatile __bit CWG2OVRB @ (((unsigned) &CWG2STR)*8) + 5;
[; ;pic16f18324.h: 18673: extern volatile __bit CWG2OVRC @ (((unsigned) &CWG2STR)*8) + 6;
[; ;pic16f18324.h: 18675: extern volatile __bit CWG2OVRD @ (((unsigned) &CWG2STR)*8) + 7;
[; ;pic16f18324.h: 18677: extern volatile __bit CWG2POLA @ (((unsigned) &CWG2CON1)*8) + 0;
[; ;pic16f18324.h: 18679: extern volatile __bit CWG2POLB @ (((unsigned) &CWG2CON1)*8) + 1;
[; ;pic16f18324.h: 18681: extern volatile __bit CWG2POLC @ (((unsigned) &CWG2CON1)*8) + 2;
[; ;pic16f18324.h: 18683: extern volatile __bit CWG2POLD @ (((unsigned) &CWG2CON1)*8) + 3;
[; ;pic16f18324.h: 18685: extern volatile __bit CWG2PPS0 @ (((unsigned) &CWG2PPS)*8) + 0;
[; ;pic16f18324.h: 18687: extern volatile __bit CWG2PPS1 @ (((unsigned) &CWG2PPS)*8) + 1;
[; ;pic16f18324.h: 18689: extern volatile __bit CWG2PPS2 @ (((unsigned) &CWG2PPS)*8) + 2;
[; ;pic16f18324.h: 18691: extern volatile __bit CWG2PPS3 @ (((unsigned) &CWG2PPS)*8) + 3;
[; ;pic16f18324.h: 18693: extern volatile __bit CWG2PPS4 @ (((unsigned) &CWG2PPS)*8) + 4;
[; ;pic16f18324.h: 18695: extern volatile __bit CWG2REN @ (((unsigned) &CWG2AS0)*8) + 6;
[; ;pic16f18324.h: 18697: extern volatile __bit CWG2SHUTDOWN @ (((unsigned) &CWG2AS0)*8) + 7;
[; ;pic16f18324.h: 18699: extern volatile __bit CWG2STRA @ (((unsigned) &CWG2STR)*8) + 0;
[; ;pic16f18324.h: 18701: extern volatile __bit CWG2STRB @ (((unsigned) &CWG2STR)*8) + 1;
[; ;pic16f18324.h: 18703: extern volatile __bit CWG2STRC @ (((unsigned) &CWG2STR)*8) + 2;
[; ;pic16f18324.h: 18705: extern volatile __bit CWG2STRD @ (((unsigned) &CWG2STR)*8) + 3;
[; ;pic16f18324.h: 18707: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f18324.h: 18709: extern volatile __bit DAC1EN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic16f18324.h: 18711: extern volatile __bit DAC1NSS @ (((unsigned) &DACCON0)*8) + 0;
[; ;pic16f18324.h: 18713: extern volatile __bit DAC1OE @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic16f18324.h: 18715: extern volatile __bit DAC1PSS0 @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic16f18324.h: 18717: extern volatile __bit DAC1PSS1 @ (((unsigned) &DACCON0)*8) + 3;
[; ;pic16f18324.h: 18719: extern volatile __bit DAC1R0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic16f18324.h: 18721: extern volatile __bit DAC1R1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic16f18324.h: 18723: extern volatile __bit DAC1R2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic16f18324.h: 18725: extern volatile __bit DAC1R3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic16f18324.h: 18727: extern volatile __bit DAC1R4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic16f18324.h: 18729: extern volatile __bit DACMD @ (((unsigned) &PMD2)*8) + 6;
[; ;pic16f18324.h: 18731: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f18324.h: 18733: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f18324.h: 18735: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16f18324.h: 18737: extern volatile __bit DOE @ (((unsigned) &CPUDOZE)*8) + 4;
[; ;pic16f18324.h: 18739: extern volatile __bit DOZE0 @ (((unsigned) &CPUDOZE)*8) + 0;
[; ;pic16f18324.h: 18741: extern volatile __bit DOZE1 @ (((unsigned) &CPUDOZE)*8) + 1;
[; ;pic16f18324.h: 18743: extern volatile __bit DOZE2 @ (((unsigned) &CPUDOZE)*8) + 2;
[; ;pic16f18324.h: 18745: extern volatile __bit DOZEN @ (((unsigned) &CPUDOZE)*8) + 6;
[; ;pic16f18324.h: 18747: extern volatile __bit DSMMD @ (((unsigned) &PMD5)*8) + 0;
[; ;pic16f18324.h: 18749: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16f18324.h: 18751: extern volatile __bit EXTOEN @ (((unsigned) &OSCEN)*8) + 7;
[; ;pic16f18324.h: 18753: extern volatile __bit EXTOR @ (((unsigned) &OSCSTAT1)*8) + 7;
[; ;pic16f18324.h: 18755: extern volatile __bit FERR @ (((unsigned) &RC1STA)*8) + 2;
[; ;pic16f18324.h: 18757: extern volatile __bit FREE @ (((unsigned) &NVMCON1)*8) + 4;
[; ;pic16f18324.h: 18759: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f18324.h: 18761: extern volatile __bit FVRMD @ (((unsigned) &PMD0)*8) + 6;
[; ;pic16f18324.h: 18763: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f18324.h: 18765: extern volatile __bit G1EN @ (((unsigned) &CWG1CON0)*8) + 7;
[; ;pic16f18324.h: 18767: extern volatile __bit G2EN @ (((unsigned) &CWG2CON0)*8) + 7;
[; ;pic16f18324.h: 18769: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16f18324.h: 18771: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f18324.h: 18773: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f18324.h: 18775: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f18324.h: 18777: extern volatile __bit HFFRQ0 @ (((unsigned) &OSCFRQ)*8) + 0;
[; ;pic16f18324.h: 18779: extern volatile __bit HFFRQ1 @ (((unsigned) &OSCFRQ)*8) + 1;
[; ;pic16f18324.h: 18781: extern volatile __bit HFFRQ2 @ (((unsigned) &OSCFRQ)*8) + 2;
[; ;pic16f18324.h: 18783: extern volatile __bit HFFRQ3 @ (((unsigned) &OSCFRQ)*8) + 3;
[; ;pic16f18324.h: 18785: extern volatile __bit HFOEN @ (((unsigned) &OSCEN)*8) + 6;
[; ;pic16f18324.h: 18787: extern volatile __bit HFOR @ (((unsigned) &OSCSTAT1)*8) + 6;
[; ;pic16f18324.h: 18789: extern volatile __bit HFTUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16f18324.h: 18791: extern volatile __bit HFTUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16f18324.h: 18793: extern volatile __bit HFTUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16f18324.h: 18795: extern volatile __bit HFTUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16f18324.h: 18797: extern volatile __bit HFTUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16f18324.h: 18799: extern volatile __bit HFTUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic16f18324.h: 18801: extern volatile __bit IDLEN @ (((unsigned) &CPUDOZE)*8) + 7;
[; ;pic16f18324.h: 18803: extern volatile __bit INLVLA0 @ (((unsigned) &INLVLA)*8) + 0;
[; ;pic16f18324.h: 18805: extern volatile __bit INLVLA1 @ (((unsigned) &INLVLA)*8) + 1;
[; ;pic16f18324.h: 18807: extern volatile __bit INLVLA2 @ (((unsigned) &INLVLA)*8) + 2;
[; ;pic16f18324.h: 18809: extern volatile __bit INLVLA3 @ (((unsigned) &INLVLA)*8) + 3;
[; ;pic16f18324.h: 18811: extern volatile __bit INLVLA4 @ (((unsigned) &INLVLA)*8) + 4;
[; ;pic16f18324.h: 18813: extern volatile __bit INLVLA5 @ (((unsigned) &INLVLA)*8) + 5;
[; ;pic16f18324.h: 18815: extern volatile __bit INLVLC0 @ (((unsigned) &INLVLC)*8) + 0;
[; ;pic16f18324.h: 18817: extern volatile __bit INLVLC1 @ (((unsigned) &INLVLC)*8) + 1;
[; ;pic16f18324.h: 18819: extern volatile __bit INLVLC2 @ (((unsigned) &INLVLC)*8) + 2;
[; ;pic16f18324.h: 18821: extern volatile __bit INLVLC3 @ (((unsigned) &INLVLC)*8) + 3;
[; ;pic16f18324.h: 18823: extern volatile __bit INLVLC4 @ (((unsigned) &INLVLC)*8) + 4;
[; ;pic16f18324.h: 18825: extern volatile __bit INLVLC5 @ (((unsigned) &INLVLC)*8) + 5;
[; ;pic16f18324.h: 18827: extern volatile __bit INTE @ (((unsigned) &PIE0)*8) + 0;
[; ;pic16f18324.h: 18829: extern volatile __bit INTEDG @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f18324.h: 18831: extern volatile __bit INTF @ (((unsigned) &PIR0)*8) + 0;
[; ;pic16f18324.h: 18833: extern volatile __bit INTPPS0 @ (((unsigned) &INTPPS)*8) + 0;
[; ;pic16f18324.h: 18835: extern volatile __bit INTPPS1 @ (((unsigned) &INTPPS)*8) + 1;
[; ;pic16f18324.h: 18837: extern volatile __bit INTPPS2 @ (((unsigned) &INTPPS)*8) + 2;
[; ;pic16f18324.h: 18839: extern volatile __bit INTPPS3 @ (((unsigned) &INTPPS)*8) + 3;
[; ;pic16f18324.h: 18841: extern volatile __bit INTPPS4 @ (((unsigned) &INTPPS)*8) + 4;
[; ;pic16f18324.h: 18843: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f18324.h: 18845: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f18324.h: 18847: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f18324.h: 18849: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f18324.h: 18851: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f18324.h: 18853: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f18324.h: 18855: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f18324.h: 18857: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f18324.h: 18859: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f18324.h: 18861: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f18324.h: 18863: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f18324.h: 18865: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f18324.h: 18867: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f18324.h: 18869: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f18324.h: 18871: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f18324.h: 18873: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f18324.h: 18875: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f18324.h: 18877: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f18324.h: 18879: extern volatile __bit IOCCF0 @ (((unsigned) &IOCCF)*8) + 0;
[; ;pic16f18324.h: 18881: extern volatile __bit IOCCF1 @ (((unsigned) &IOCCF)*8) + 1;
[; ;pic16f18324.h: 18883: extern volatile __bit IOCCF2 @ (((unsigned) &IOCCF)*8) + 2;
[; ;pic16f18324.h: 18885: extern volatile __bit IOCCF3 @ (((unsigned) &IOCCF)*8) + 3;
[; ;pic16f18324.h: 18887: extern volatile __bit IOCCF4 @ (((unsigned) &IOCCF)*8) + 4;
[; ;pic16f18324.h: 18889: extern volatile __bit IOCCF5 @ (((unsigned) &IOCCF)*8) + 5;
[; ;pic16f18324.h: 18891: extern volatile __bit IOCCN0 @ (((unsigned) &IOCCN)*8) + 0;
[; ;pic16f18324.h: 18893: extern volatile __bit IOCCN1 @ (((unsigned) &IOCCN)*8) + 1;
[; ;pic16f18324.h: 18895: extern volatile __bit IOCCN2 @ (((unsigned) &IOCCN)*8) + 2;
[; ;pic16f18324.h: 18897: extern volatile __bit IOCCN3 @ (((unsigned) &IOCCN)*8) + 3;
[; ;pic16f18324.h: 18899: extern volatile __bit IOCCN4 @ (((unsigned) &IOCCN)*8) + 4;
[; ;pic16f18324.h: 18901: extern volatile __bit IOCCN5 @ (((unsigned) &IOCCN)*8) + 5;
[; ;pic16f18324.h: 18903: extern volatile __bit IOCCP0 @ (((unsigned) &IOCCP)*8) + 0;
[; ;pic16f18324.h: 18905: extern volatile __bit IOCCP1 @ (((unsigned) &IOCCP)*8) + 1;
[; ;pic16f18324.h: 18907: extern volatile __bit IOCCP2 @ (((unsigned) &IOCCP)*8) + 2;
[; ;pic16f18324.h: 18909: extern volatile __bit IOCCP3 @ (((unsigned) &IOCCP)*8) + 3;
[; ;pic16f18324.h: 18911: extern volatile __bit IOCCP4 @ (((unsigned) &IOCCP)*8) + 4;
[; ;pic16f18324.h: 18913: extern volatile __bit IOCCP5 @ (((unsigned) &IOCCP)*8) + 5;
[; ;pic16f18324.h: 18915: extern volatile __bit IOCIE @ (((unsigned) &PIE0)*8) + 4;
[; ;pic16f18324.h: 18917: extern volatile __bit IOCIF @ (((unsigned) &PIR0)*8) + 4;
[; ;pic16f18324.h: 18919: extern volatile __bit IOCMD @ (((unsigned) &PMD0)*8) + 0;
[; ;pic16f18324.h: 18921: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f18324.h: 18923: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f18324.h: 18925: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f18324.h: 18927: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f18324.h: 18929: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f18324.h: 18931: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f18324.h: 18933: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f18324.h: 18935: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f18324.h: 18937: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f18324.h: 18939: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f18324.h: 18941: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f18324.h: 18943: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic16f18324.h: 18945: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic16f18324.h: 18947: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic16f18324.h: 18949: extern volatile __bit LC1D1S3 @ (((unsigned) &CLC1SEL0)*8) + 3;
[; ;pic16f18324.h: 18951: extern volatile __bit LC1D1S4 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic16f18324.h: 18953: extern volatile __bit LC1D1S5 @ (((unsigned) &CLC1SEL0)*8) + 5;
[; ;pic16f18324.h: 18955: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic16f18324.h: 18957: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic16f18324.h: 18959: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic16f18324.h: 18961: extern volatile __bit LC1D2S3 @ (((unsigned) &CLC1SEL1)*8) + 3;
[; ;pic16f18324.h: 18963: extern volatile __bit LC1D2S4 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic16f18324.h: 18965: extern volatile __bit LC1D2S5 @ (((unsigned) &CLC1SEL1)*8) + 5;
[; ;pic16f18324.h: 18967: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL2)*8) + 0;
[; ;pic16f18324.h: 18969: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL2)*8) + 1;
[; ;pic16f18324.h: 18971: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL2)*8) + 2;
[; ;pic16f18324.h: 18973: extern volatile __bit LC1D3S3 @ (((unsigned) &CLC1SEL2)*8) + 3;
[; ;pic16f18324.h: 18975: extern volatile __bit LC1D3S4 @ (((unsigned) &CLC1SEL2)*8) + 4;
[; ;pic16f18324.h: 18977: extern volatile __bit LC1D3S5 @ (((unsigned) &CLC1SEL2)*8) + 5;
[; ;pic16f18324.h: 18979: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL3)*8) + 0;
[; ;pic16f18324.h: 18981: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL3)*8) + 1;
[; ;pic16f18324.h: 18983: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL3)*8) + 2;
[; ;pic16f18324.h: 18985: extern volatile __bit LC1D4S3 @ (((unsigned) &CLC1SEL3)*8) + 3;
[; ;pic16f18324.h: 18987: extern volatile __bit LC1D4S4 @ (((unsigned) &CLC1SEL3)*8) + 4;
[; ;pic16f18324.h: 18989: extern volatile __bit LC1D4S5 @ (((unsigned) &CLC1SEL3)*8) + 5;
[; ;pic16f18324.h: 18991: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic16f18324.h: 18993: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic16f18324.h: 18995: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic16f18324.h: 18997: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic16f18324.h: 18999: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic16f18324.h: 19001: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic16f18324.h: 19003: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic16f18324.h: 19005: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic16f18324.h: 19007: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic16f18324.h: 19009: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic16f18324.h: 19011: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic16f18324.h: 19013: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic16f18324.h: 19015: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic16f18324.h: 19017: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic16f18324.h: 19019: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic16f18324.h: 19021: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic16f18324.h: 19023: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic16f18324.h: 19025: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic16f18324.h: 19027: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic16f18324.h: 19029: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic16f18324.h: 19031: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic16f18324.h: 19033: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic16f18324.h: 19035: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic16f18324.h: 19037: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic16f18324.h: 19039: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic16f18324.h: 19041: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic16f18324.h: 19043: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic16f18324.h: 19045: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic16f18324.h: 19047: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic16f18324.h: 19049: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic16f18324.h: 19051: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic16f18324.h: 19053: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic16f18324.h: 19055: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic16f18324.h: 19057: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic16f18324.h: 19059: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic16f18324.h: 19061: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic16f18324.h: 19063: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic16f18324.h: 19065: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic16f18324.h: 19067: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic16f18324.h: 19069: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic16f18324.h: 19071: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic16f18324.h: 19073: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic16f18324.h: 19075: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic16f18324.h: 19077: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic16f18324.h: 19079: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic16f18324.h: 19081: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic16f18324.h: 19083: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic16f18324.h: 19085: extern volatile __bit LC2D1S3 @ (((unsigned) &CLC2SEL0)*8) + 3;
[; ;pic16f18324.h: 19087: extern volatile __bit LC2D1S4 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic16f18324.h: 19089: extern volatile __bit LC2D1S5 @ (((unsigned) &CLC2SEL0)*8) + 5;
[; ;pic16f18324.h: 19091: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic16f18324.h: 19093: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic16f18324.h: 19095: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic16f18324.h: 19097: extern volatile __bit LC2D2S3 @ (((unsigned) &CLC2SEL1)*8) + 3;
[; ;pic16f18324.h: 19099: extern volatile __bit LC2D2S4 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic16f18324.h: 19101: extern volatile __bit LC2D2S5 @ (((unsigned) &CLC2SEL1)*8) + 5;
[; ;pic16f18324.h: 19103: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL2)*8) + 0;
[; ;pic16f18324.h: 19105: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL2)*8) + 1;
[; ;pic16f18324.h: 19107: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL2)*8) + 2;
[; ;pic16f18324.h: 19109: extern volatile __bit LC2D3S3 @ (((unsigned) &CLC2SEL2)*8) + 3;
[; ;pic16f18324.h: 19111: extern volatile __bit LC2D3S4 @ (((unsigned) &CLC2SEL2)*8) + 4;
[; ;pic16f18324.h: 19113: extern volatile __bit LC2D3S5 @ (((unsigned) &CLC2SEL2)*8) + 5;
[; ;pic16f18324.h: 19115: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL3)*8) + 0;
[; ;pic16f18324.h: 19117: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL3)*8) + 1;
[; ;pic16f18324.h: 19119: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL3)*8) + 2;
[; ;pic16f18324.h: 19121: extern volatile __bit LC2D4S3 @ (((unsigned) &CLC2SEL3)*8) + 3;
[; ;pic16f18324.h: 19123: extern volatile __bit LC2D4S4 @ (((unsigned) &CLC2SEL3)*8) + 4;
[; ;pic16f18324.h: 19125: extern volatile __bit LC2D4S5 @ (((unsigned) &CLC2SEL3)*8) + 5;
[; ;pic16f18324.h: 19127: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic16f18324.h: 19129: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic16f18324.h: 19131: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic16f18324.h: 19133: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic16f18324.h: 19135: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic16f18324.h: 19137: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic16f18324.h: 19139: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic16f18324.h: 19141: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic16f18324.h: 19143: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic16f18324.h: 19145: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic16f18324.h: 19147: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic16f18324.h: 19149: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic16f18324.h: 19151: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic16f18324.h: 19153: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic16f18324.h: 19155: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic16f18324.h: 19157: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic16f18324.h: 19159: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic16f18324.h: 19161: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic16f18324.h: 19163: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic16f18324.h: 19165: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic16f18324.h: 19167: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic16f18324.h: 19169: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic16f18324.h: 19171: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic16f18324.h: 19173: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic16f18324.h: 19175: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic16f18324.h: 19177: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic16f18324.h: 19179: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic16f18324.h: 19181: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic16f18324.h: 19183: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic16f18324.h: 19185: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic16f18324.h: 19187: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic16f18324.h: 19189: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic16f18324.h: 19191: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic16f18324.h: 19193: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic16f18324.h: 19195: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic16f18324.h: 19197: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic16f18324.h: 19199: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic16f18324.h: 19201: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic16f18324.h: 19203: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic16f18324.h: 19205: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic16f18324.h: 19207: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic16f18324.h: 19209: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic16f18324.h: 19211: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic16f18324.h: 19213: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic16f18324.h: 19215: extern volatile __bit LC3D1S0 @ (((unsigned) &CLC3SEL0)*8) + 0;
[; ;pic16f18324.h: 19217: extern volatile __bit LC3D1S1 @ (((unsigned) &CLC3SEL0)*8) + 1;
[; ;pic16f18324.h: 19219: extern volatile __bit LC3D1S2 @ (((unsigned) &CLC3SEL0)*8) + 2;
[; ;pic16f18324.h: 19221: extern volatile __bit LC3D1S3 @ (((unsigned) &CLC3SEL0)*8) + 3;
[; ;pic16f18324.h: 19223: extern volatile __bit LC3D1S4 @ (((unsigned) &CLC3SEL0)*8) + 4;
[; ;pic16f18324.h: 19225: extern volatile __bit LC3D1S5 @ (((unsigned) &CLC3SEL0)*8) + 5;
[; ;pic16f18324.h: 19227: extern volatile __bit LC3D2S0 @ (((unsigned) &CLC3SEL1)*8) + 0;
[; ;pic16f18324.h: 19229: extern volatile __bit LC3D2S1 @ (((unsigned) &CLC3SEL1)*8) + 1;
[; ;pic16f18324.h: 19231: extern volatile __bit LC3D2S2 @ (((unsigned) &CLC3SEL1)*8) + 2;
[; ;pic16f18324.h: 19233: extern volatile __bit LC3D2S3 @ (((unsigned) &CLC3SEL1)*8) + 3;
[; ;pic16f18324.h: 19235: extern volatile __bit LC3D2S4 @ (((unsigned) &CLC3SEL1)*8) + 4;
[; ;pic16f18324.h: 19237: extern volatile __bit LC3D2S5 @ (((unsigned) &CLC3SEL1)*8) + 5;
[; ;pic16f18324.h: 19239: extern volatile __bit LC3D3S0 @ (((unsigned) &CLC3SEL2)*8) + 0;
[; ;pic16f18324.h: 19241: extern volatile __bit LC3D3S1 @ (((unsigned) &CLC3SEL2)*8) + 1;
[; ;pic16f18324.h: 19243: extern volatile __bit LC3D3S2 @ (((unsigned) &CLC3SEL2)*8) + 2;
[; ;pic16f18324.h: 19245: extern volatile __bit LC3D3S3 @ (((unsigned) &CLC3SEL2)*8) + 3;
[; ;pic16f18324.h: 19247: extern volatile __bit LC3D3S4 @ (((unsigned) &CLC3SEL2)*8) + 4;
[; ;pic16f18324.h: 19249: extern volatile __bit LC3D3S5 @ (((unsigned) &CLC3SEL2)*8) + 5;
[; ;pic16f18324.h: 19251: extern volatile __bit LC3D4S0 @ (((unsigned) &CLC3SEL3)*8) + 0;
[; ;pic16f18324.h: 19253: extern volatile __bit LC3D4S1 @ (((unsigned) &CLC3SEL3)*8) + 1;
[; ;pic16f18324.h: 19255: extern volatile __bit LC3D4S2 @ (((unsigned) &CLC3SEL3)*8) + 2;
[; ;pic16f18324.h: 19257: extern volatile __bit LC3D4S3 @ (((unsigned) &CLC3SEL3)*8) + 3;
[; ;pic16f18324.h: 19259: extern volatile __bit LC3D4S4 @ (((unsigned) &CLC3SEL3)*8) + 4;
[; ;pic16f18324.h: 19261: extern volatile __bit LC3D4S5 @ (((unsigned) &CLC3SEL3)*8) + 5;
[; ;pic16f18324.h: 19263: extern volatile __bit LC3EN @ (((unsigned) &CLC3CON)*8) + 7;
[; ;pic16f18324.h: 19265: extern volatile __bit LC3G1D1N @ (((unsigned) &CLC3GLS0)*8) + 0;
[; ;pic16f18324.h: 19267: extern volatile __bit LC3G1D1T @ (((unsigned) &CLC3GLS0)*8) + 1;
[; ;pic16f18324.h: 19269: extern volatile __bit LC3G1D2N @ (((unsigned) &CLC3GLS0)*8) + 2;
[; ;pic16f18324.h: 19271: extern volatile __bit LC3G1D2T @ (((unsigned) &CLC3GLS0)*8) + 3;
[; ;pic16f18324.h: 19273: extern volatile __bit LC3G1D3N @ (((unsigned) &CLC3GLS0)*8) + 4;
[; ;pic16f18324.h: 19275: extern volatile __bit LC3G1D3T @ (((unsigned) &CLC3GLS0)*8) + 5;
[; ;pic16f18324.h: 19277: extern volatile __bit LC3G1D4N @ (((unsigned) &CLC3GLS0)*8) + 6;
[; ;pic16f18324.h: 19279: extern volatile __bit LC3G1D4T @ (((unsigned) &CLC3GLS0)*8) + 7;
[; ;pic16f18324.h: 19281: extern volatile __bit LC3G1POL @ (((unsigned) &CLC3POL)*8) + 0;
[; ;pic16f18324.h: 19283: extern volatile __bit LC3G2D1N @ (((unsigned) &CLC3GLS1)*8) + 0;
[; ;pic16f18324.h: 19285: extern volatile __bit LC3G2D1T @ (((unsigned) &CLC3GLS1)*8) + 1;
[; ;pic16f18324.h: 19287: extern volatile __bit LC3G2D2N @ (((unsigned) &CLC3GLS1)*8) + 2;
[; ;pic16f18324.h: 19289: extern volatile __bit LC3G2D2T @ (((unsigned) &CLC3GLS1)*8) + 3;
[; ;pic16f18324.h: 19291: extern volatile __bit LC3G2D3N @ (((unsigned) &CLC3GLS1)*8) + 4;
[; ;pic16f18324.h: 19293: extern volatile __bit LC3G2D3T @ (((unsigned) &CLC3GLS1)*8) + 5;
[; ;pic16f18324.h: 19295: extern volatile __bit LC3G2D4N @ (((unsigned) &CLC3GLS1)*8) + 6;
[; ;pic16f18324.h: 19297: extern volatile __bit LC3G2D4T @ (((unsigned) &CLC3GLS1)*8) + 7;
[; ;pic16f18324.h: 19299: extern volatile __bit LC3G2POL @ (((unsigned) &CLC3POL)*8) + 1;
[; ;pic16f18324.h: 19301: extern volatile __bit LC3G3D1N @ (((unsigned) &CLC3GLS2)*8) + 0;
[; ;pic16f18324.h: 19303: extern volatile __bit LC3G3D1T @ (((unsigned) &CLC3GLS2)*8) + 1;
[; ;pic16f18324.h: 19305: extern volatile __bit LC3G3D2N @ (((unsigned) &CLC3GLS2)*8) + 2;
[; ;pic16f18324.h: 19307: extern volatile __bit LC3G3D2T @ (((unsigned) &CLC3GLS2)*8) + 3;
[; ;pic16f18324.h: 19309: extern volatile __bit LC3G3D3N @ (((unsigned) &CLC3GLS2)*8) + 4;
[; ;pic16f18324.h: 19311: extern volatile __bit LC3G3D3T @ (((unsigned) &CLC3GLS2)*8) + 5;
[; ;pic16f18324.h: 19313: extern volatile __bit LC3G3D4N @ (((unsigned) &CLC3GLS2)*8) + 6;
[; ;pic16f18324.h: 19315: extern volatile __bit LC3G3D4T @ (((unsigned) &CLC3GLS2)*8) + 7;
[; ;pic16f18324.h: 19317: extern volatile __bit LC3G3POL @ (((unsigned) &CLC3POL)*8) + 2;
[; ;pic16f18324.h: 19319: extern volatile __bit LC3G4D1N @ (((unsigned) &CLC3GLS3)*8) + 0;
[; ;pic16f18324.h: 19321: extern volatile __bit LC3G4D1T @ (((unsigned) &CLC3GLS3)*8) + 1;
[; ;pic16f18324.h: 19323: extern volatile __bit LC3G4D2N @ (((unsigned) &CLC3GLS3)*8) + 2;
[; ;pic16f18324.h: 19325: extern volatile __bit LC3G4D2T @ (((unsigned) &CLC3GLS3)*8) + 3;
[; ;pic16f18324.h: 19327: extern volatile __bit LC3G4D3N @ (((unsigned) &CLC3GLS3)*8) + 4;
[; ;pic16f18324.h: 19329: extern volatile __bit LC3G4D3T @ (((unsigned) &CLC3GLS3)*8) + 5;
[; ;pic16f18324.h: 19331: extern volatile __bit LC3G4D4N @ (((unsigned) &CLC3GLS3)*8) + 6;
[; ;pic16f18324.h: 19333: extern volatile __bit LC3G4D4T @ (((unsigned) &CLC3GLS3)*8) + 7;
[; ;pic16f18324.h: 19335: extern volatile __bit LC3G4POL @ (((unsigned) &CLC3POL)*8) + 3;
[; ;pic16f18324.h: 19337: extern volatile __bit LC3INTN @ (((unsigned) &CLC3CON)*8) + 3;
[; ;pic16f18324.h: 19339: extern volatile __bit LC3INTP @ (((unsigned) &CLC3CON)*8) + 4;
[; ;pic16f18324.h: 19341: extern volatile __bit LC3MODE0 @ (((unsigned) &CLC3CON)*8) + 0;
[; ;pic16f18324.h: 19343: extern volatile __bit LC3MODE1 @ (((unsigned) &CLC3CON)*8) + 1;
[; ;pic16f18324.h: 19345: extern volatile __bit LC3MODE2 @ (((unsigned) &CLC3CON)*8) + 2;
[; ;pic16f18324.h: 19347: extern volatile __bit LC3OUT @ (((unsigned) &CLC3CON)*8) + 5;
[; ;pic16f18324.h: 19349: extern volatile __bit LC3POL @ (((unsigned) &CLC3POL)*8) + 7;
[; ;pic16f18324.h: 19351: extern volatile __bit LC4D1S0 @ (((unsigned) &CLC4SEL0)*8) + 0;
[; ;pic16f18324.h: 19353: extern volatile __bit LC4D1S1 @ (((unsigned) &CLC4SEL0)*8) + 1;
[; ;pic16f18324.h: 19355: extern volatile __bit LC4D1S2 @ (((unsigned) &CLC4SEL0)*8) + 2;
[; ;pic16f18324.h: 19357: extern volatile __bit LC4D1S3 @ (((unsigned) &CLC4SEL0)*8) + 3;
[; ;pic16f18324.h: 19359: extern volatile __bit LC4D1S4 @ (((unsigned) &CLC4SEL0)*8) + 4;
[; ;pic16f18324.h: 19361: extern volatile __bit LC4D1S5 @ (((unsigned) &CLC4SEL0)*8) + 5;
[; ;pic16f18324.h: 19363: extern volatile __bit LC4D2S0 @ (((unsigned) &CLC4SEL1)*8) + 0;
[; ;pic16f18324.h: 19365: extern volatile __bit LC4D2S1 @ (((unsigned) &CLC4SEL1)*8) + 1;
[; ;pic16f18324.h: 19367: extern volatile __bit LC4D2S2 @ (((unsigned) &CLC4SEL1)*8) + 2;
[; ;pic16f18324.h: 19369: extern volatile __bit LC4D2S3 @ (((unsigned) &CLC4SEL1)*8) + 3;
[; ;pic16f18324.h: 19371: extern volatile __bit LC4D2S4 @ (((unsigned) &CLC4SEL1)*8) + 4;
[; ;pic16f18324.h: 19373: extern volatile __bit LC4D2S5 @ (((unsigned) &CLC4SEL1)*8) + 5;
[; ;pic16f18324.h: 19375: extern volatile __bit LC4D3S0 @ (((unsigned) &CLC4SEL2)*8) + 0;
[; ;pic16f18324.h: 19377: extern volatile __bit LC4D3S1 @ (((unsigned) &CLC4SEL2)*8) + 1;
[; ;pic16f18324.h: 19379: extern volatile __bit LC4D3S2 @ (((unsigned) &CLC4SEL2)*8) + 2;
[; ;pic16f18324.h: 19381: extern volatile __bit LC4D3S3 @ (((unsigned) &CLC4SEL2)*8) + 3;
[; ;pic16f18324.h: 19383: extern volatile __bit LC4D3S4 @ (((unsigned) &CLC4SEL2)*8) + 4;
[; ;pic16f18324.h: 19385: extern volatile __bit LC4D3S5 @ (((unsigned) &CLC4SEL2)*8) + 5;
[; ;pic16f18324.h: 19387: extern volatile __bit LC4D4S0 @ (((unsigned) &CLC4SEL3)*8) + 0;
[; ;pic16f18324.h: 19389: extern volatile __bit LC4D4S1 @ (((unsigned) &CLC4SEL3)*8) + 1;
[; ;pic16f18324.h: 19391: extern volatile __bit LC4D4S2 @ (((unsigned) &CLC4SEL3)*8) + 2;
[; ;pic16f18324.h: 19393: extern volatile __bit LC4D4S3 @ (((unsigned) &CLC4SEL3)*8) + 3;
[; ;pic16f18324.h: 19395: extern volatile __bit LC4D4S4 @ (((unsigned) &CLC4SEL3)*8) + 4;
[; ;pic16f18324.h: 19397: extern volatile __bit LC4D4S5 @ (((unsigned) &CLC4SEL3)*8) + 5;
[; ;pic16f18324.h: 19399: extern volatile __bit LC4EN @ (((unsigned) &CLC4CON)*8) + 7;
[; ;pic16f18324.h: 19401: extern volatile __bit LC4G1D1N @ (((unsigned) &CLC4GLS0)*8) + 0;
[; ;pic16f18324.h: 19403: extern volatile __bit LC4G1D1T @ (((unsigned) &CLC4GLS0)*8) + 1;
[; ;pic16f18324.h: 19405: extern volatile __bit LC4G1D2N @ (((unsigned) &CLC4GLS0)*8) + 2;
[; ;pic16f18324.h: 19407: extern volatile __bit LC4G1D2T @ (((unsigned) &CLC4GLS0)*8) + 3;
[; ;pic16f18324.h: 19409: extern volatile __bit LC4G1D3N @ (((unsigned) &CLC4GLS0)*8) + 4;
[; ;pic16f18324.h: 19411: extern volatile __bit LC4G1D3T @ (((unsigned) &CLC4GLS0)*8) + 5;
[; ;pic16f18324.h: 19413: extern volatile __bit LC4G1D4N @ (((unsigned) &CLC4GLS0)*8) + 6;
[; ;pic16f18324.h: 19415: extern volatile __bit LC4G1D4T @ (((unsigned) &CLC4GLS0)*8) + 7;
[; ;pic16f18324.h: 19417: extern volatile __bit LC4G1POL @ (((unsigned) &CLC4POL)*8) + 0;
[; ;pic16f18324.h: 19419: extern volatile __bit LC4G2D1N @ (((unsigned) &CLC4GLS1)*8) + 0;
[; ;pic16f18324.h: 19421: extern volatile __bit LC4G2D1T @ (((unsigned) &CLC4GLS1)*8) + 1;
[; ;pic16f18324.h: 19423: extern volatile __bit LC4G2D2N @ (((unsigned) &CLC4GLS1)*8) + 2;
[; ;pic16f18324.h: 19425: extern volatile __bit LC4G2D2T @ (((unsigned) &CLC4GLS1)*8) + 3;
[; ;pic16f18324.h: 19427: extern volatile __bit LC4G2D3N @ (((unsigned) &CLC4GLS1)*8) + 4;
[; ;pic16f18324.h: 19429: extern volatile __bit LC4G2D3T @ (((unsigned) &CLC4GLS1)*8) + 5;
[; ;pic16f18324.h: 19431: extern volatile __bit LC4G2D4N @ (((unsigned) &CLC4GLS1)*8) + 6;
[; ;pic16f18324.h: 19433: extern volatile __bit LC4G2D4T @ (((unsigned) &CLC4GLS1)*8) + 7;
[; ;pic16f18324.h: 19435: extern volatile __bit LC4G2POL @ (((unsigned) &CLC4POL)*8) + 1;
[; ;pic16f18324.h: 19437: extern volatile __bit LC4G3D1N @ (((unsigned) &CLC4GLS2)*8) + 0;
[; ;pic16f18324.h: 19439: extern volatile __bit LC4G3D1T @ (((unsigned) &CLC4GLS2)*8) + 1;
[; ;pic16f18324.h: 19441: extern volatile __bit LC4G3D2N @ (((unsigned) &CLC4GLS2)*8) + 2;
[; ;pic16f18324.h: 19443: extern volatile __bit LC4G3D2T @ (((unsigned) &CLC4GLS2)*8) + 3;
[; ;pic16f18324.h: 19445: extern volatile __bit LC4G3D3N @ (((unsigned) &CLC4GLS2)*8) + 4;
[; ;pic16f18324.h: 19447: extern volatile __bit LC4G3D3T @ (((unsigned) &CLC4GLS2)*8) + 5;
[; ;pic16f18324.h: 19449: extern volatile __bit LC4G3D4N @ (((unsigned) &CLC4GLS2)*8) + 6;
[; ;pic16f18324.h: 19451: extern volatile __bit LC4G3D4T @ (((unsigned) &CLC4GLS2)*8) + 7;
[; ;pic16f18324.h: 19453: extern volatile __bit LC4G3POL @ (((unsigned) &CLC4POL)*8) + 2;
[; ;pic16f18324.h: 19455: extern volatile __bit LC4G4D1N @ (((unsigned) &CLC4GLS3)*8) + 0;
[; ;pic16f18324.h: 19457: extern volatile __bit LC4G4D1T @ (((unsigned) &CLC4GLS3)*8) + 1;
[; ;pic16f18324.h: 19459: extern volatile __bit LC4G4D2N @ (((unsigned) &CLC4GLS3)*8) + 2;
[; ;pic16f18324.h: 19461: extern volatile __bit LC4G4D2T @ (((unsigned) &CLC4GLS3)*8) + 3;
[; ;pic16f18324.h: 19463: extern volatile __bit LC4G4D3N @ (((unsigned) &CLC4GLS3)*8) + 4;
[; ;pic16f18324.h: 19465: extern volatile __bit LC4G4D3T @ (((unsigned) &CLC4GLS3)*8) + 5;
[; ;pic16f18324.h: 19467: extern volatile __bit LC4G4D4N @ (((unsigned) &CLC4GLS3)*8) + 6;
[; ;pic16f18324.h: 19469: extern volatile __bit LC4G4D4T @ (((unsigned) &CLC4GLS3)*8) + 7;
[; ;pic16f18324.h: 19471: extern volatile __bit LC4G4POL @ (((unsigned) &CLC4POL)*8) + 3;
[; ;pic16f18324.h: 19473: extern volatile __bit LC4INTN @ (((unsigned) &CLC4CON)*8) + 3;
[; ;pic16f18324.h: 19475: extern volatile __bit LC4INTP @ (((unsigned) &CLC4CON)*8) + 4;
[; ;pic16f18324.h: 19477: extern volatile __bit LC4MODE0 @ (((unsigned) &CLC4CON)*8) + 0;
[; ;pic16f18324.h: 19479: extern volatile __bit LC4MODE1 @ (((unsigned) &CLC4CON)*8) + 1;
[; ;pic16f18324.h: 19481: extern volatile __bit LC4MODE2 @ (((unsigned) &CLC4CON)*8) + 2;
[; ;pic16f18324.h: 19483: extern volatile __bit LC4OUT @ (((unsigned) &CLC4CON)*8) + 5;
[; ;pic16f18324.h: 19485: extern volatile __bit LC4POL @ (((unsigned) &CLC4POL)*8) + 7;
[; ;pic16f18324.h: 19487: extern volatile __bit LFOEN @ (((unsigned) &OSCEN)*8) + 4;
[; ;pic16f18324.h: 19489: extern volatile __bit LFOR @ (((unsigned) &OSCSTAT1)*8) + 4;
[; ;pic16f18324.h: 19491: extern volatile __bit LWLO @ (((unsigned) &NVMCON1)*8) + 5;
[; ;pic16f18324.h: 19493: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f18324.h: 19495: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f18324.h: 19497: extern volatile __bit MDBIT @ (((unsigned) &MDCON)*8) + 0;
[; ;pic16f18324.h: 19499: extern volatile __bit MDCH0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic16f18324.h: 19501: extern volatile __bit MDCH1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic16f18324.h: 19503: extern volatile __bit MDCH2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic16f18324.h: 19505: extern volatile __bit MDCH3 @ (((unsigned) &MDCARH)*8) + 3;
[; ;pic16f18324.h: 19507: extern volatile __bit MDCHPOL @ (((unsigned) &MDCARH)*8) + 6;
[; ;pic16f18324.h: 19509: extern volatile __bit MDCHSYNC @ (((unsigned) &MDCARH)*8) + 5;
[; ;pic16f18324.h: 19511: extern volatile __bit MDCIN1PPS0 @ (((unsigned) &MDCIN1PPS)*8) + 0;
[; ;pic16f18324.h: 19513: extern volatile __bit MDCIN1PPS1 @ (((unsigned) &MDCIN1PPS)*8) + 1;
[; ;pic16f18324.h: 19515: extern volatile __bit MDCIN1PPS2 @ (((unsigned) &MDCIN1PPS)*8) + 2;
[; ;pic16f18324.h: 19517: extern volatile __bit MDCIN1PPS3 @ (((unsigned) &MDCIN1PPS)*8) + 3;
[; ;pic16f18324.h: 19519: extern volatile __bit MDCIN1PPS4 @ (((unsigned) &MDCIN1PPS)*8) + 4;
[; ;pic16f18324.h: 19521: extern volatile __bit MDCIN2PPS0 @ (((unsigned) &MDCIN2PPS)*8) + 0;
[; ;pic16f18324.h: 19523: extern volatile __bit MDCIN2PPS1 @ (((unsigned) &MDCIN2PPS)*8) + 1;
[; ;pic16f18324.h: 19525: extern volatile __bit MDCIN2PPS2 @ (((unsigned) &MDCIN2PPS)*8) + 2;
[; ;pic16f18324.h: 19527: extern volatile __bit MDCIN2PPS3 @ (((unsigned) &MDCIN2PPS)*8) + 3;
[; ;pic16f18324.h: 19529: extern volatile __bit MDCIN2PPS4 @ (((unsigned) &MDCIN2PPS)*8) + 4;
[; ;pic16f18324.h: 19531: extern volatile __bit MDCL0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic16f18324.h: 19533: extern volatile __bit MDCL1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic16f18324.h: 19535: extern volatile __bit MDCL2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic16f18324.h: 19537: extern volatile __bit MDCL3 @ (((unsigned) &MDCARL)*8) + 3;
[; ;pic16f18324.h: 19539: extern volatile __bit MDCLPOL @ (((unsigned) &MDCARL)*8) + 6;
[; ;pic16f18324.h: 19541: extern volatile __bit MDCLSYNC @ (((unsigned) &MDCARL)*8) + 5;
[; ;pic16f18324.h: 19543: extern volatile __bit MDEN @ (((unsigned) &MDCON)*8) + 7;
[; ;pic16f18324.h: 19545: extern volatile __bit MDMINPPS0 @ (((unsigned) &MDMINPPS)*8) + 0;
[; ;pic16f18324.h: 19547: extern volatile __bit MDMINPPS1 @ (((unsigned) &MDMINPPS)*8) + 1;
[; ;pic16f18324.h: 19549: extern volatile __bit MDMINPPS2 @ (((unsigned) &MDMINPPS)*8) + 2;
[; ;pic16f18324.h: 19551: extern volatile __bit MDMINPPS3 @ (((unsigned) &MDMINPPS)*8) + 3;
[; ;pic16f18324.h: 19553: extern volatile __bit MDMINPPS4 @ (((unsigned) &MDMINPPS)*8) + 4;
[; ;pic16f18324.h: 19555: extern volatile __bit MDMS0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic16f18324.h: 19557: extern volatile __bit MDMS1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic16f18324.h: 19559: extern volatile __bit MDMS2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic16f18324.h: 19561: extern volatile __bit MDMS3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic16f18324.h: 19563: extern volatile __bit MDOPOL @ (((unsigned) &MDCON)*8) + 4;
[; ;pic16f18324.h: 19565: extern volatile __bit MDOUT @ (((unsigned) &MDCON)*8) + 3;
[; ;pic16f18324.h: 19567: extern volatile __bit MLC1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic16f18324.h: 19569: extern volatile __bit MLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic16f18324.h: 19571: extern volatile __bit MLC3OUT @ (((unsigned) &CLCDATA)*8) + 2;
[; ;pic16f18324.h: 19573: extern volatile __bit MLC4OUT @ (((unsigned) &CLCDATA)*8) + 3;
[; ;pic16f18324.h: 19575: extern volatile __bit MSK0 @ (((unsigned) &SSP1MSK)*8) + 0;
[; ;pic16f18324.h: 19577: extern volatile __bit MSK1 @ (((unsigned) &SSP1MSK)*8) + 1;
[; ;pic16f18324.h: 19579: extern volatile __bit MSK2 @ (((unsigned) &SSP1MSK)*8) + 2;
[; ;pic16f18324.h: 19581: extern volatile __bit MSK3 @ (((unsigned) &SSP1MSK)*8) + 3;
[; ;pic16f18324.h: 19583: extern volatile __bit MSK4 @ (((unsigned) &SSP1MSK)*8) + 4;
[; ;pic16f18324.h: 19585: extern volatile __bit MSK5 @ (((unsigned) &SSP1MSK)*8) + 5;
[; ;pic16f18324.h: 19587: extern volatile __bit MSK6 @ (((unsigned) &SSP1MSK)*8) + 6;
[; ;pic16f18324.h: 19589: extern volatile __bit MSK7 @ (((unsigned) &SSP1MSK)*8) + 7;
[; ;pic16f18324.h: 19591: extern volatile __bit MSSP1MD @ (((unsigned) &PMD4)*8) + 1;
[; ;pic16f18324.h: 19593: extern volatile __bit N1EN @ (((unsigned) &NCO1CON)*8) + 7;
[; ;pic16f18324.h: 19595: extern volatile __bit N1OUT @ (((unsigned) &NCO1CON)*8) + 5;
[; ;pic16f18324.h: 19597: extern volatile __bit N1PFM @ (((unsigned) &NCO1CON)*8) + 0;
[; ;pic16f18324.h: 19599: extern volatile __bit N1POL @ (((unsigned) &NCO1CON)*8) + 4;
[; ;pic16f18324.h: 19601: extern volatile __bit NCO1IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16f18324.h: 19603: extern volatile __bit NCO1IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16f18324.h: 19605: extern volatile __bit NCOMD @ (((unsigned) &PMD1)*8) + 7;
[; ;pic16f18324.h: 19607: extern volatile __bit NDIV0 @ (((unsigned) &OSCCON1)*8) + 0;
[; ;pic16f18324.h: 19609: extern volatile __bit NDIV1 @ (((unsigned) &OSCCON1)*8) + 1;
[; ;pic16f18324.h: 19611: extern volatile __bit NDIV2 @ (((unsigned) &OSCCON1)*8) + 2;
[; ;pic16f18324.h: 19613: extern volatile __bit NDIV3 @ (((unsigned) &OSCCON1)*8) + 3;
[; ;pic16f18324.h: 19615: extern volatile __bit NOSC0 @ (((unsigned) &OSCCON1)*8) + 4;
[; ;pic16f18324.h: 19617: extern volatile __bit NOSC1 @ (((unsigned) &OSCCON1)*8) + 5;
[; ;pic16f18324.h: 19619: extern volatile __bit NOSC2 @ (((unsigned) &OSCCON1)*8) + 6;
[; ;pic16f18324.h: 19621: extern volatile __bit NOSCR @ (((unsigned) &OSCCON3)*8) + 3;
[; ;pic16f18324.h: 19623: extern volatile __bit NVMADR0 @ (((unsigned) &NVMADRL)*8) + 0;
[; ;pic16f18324.h: 19625: extern volatile __bit NVMADR1 @ (((unsigned) &NVMADRL)*8) + 1;
[; ;pic16f18324.h: 19627: extern volatile __bit NVMADR10 @ (((unsigned) &NVMADRH)*8) + 2;
[; ;pic16f18324.h: 19629: extern volatile __bit NVMADR11 @ (((unsigned) &NVMADRH)*8) + 3;
[; ;pic16f18324.h: 19631: extern volatile __bit NVMADR12 @ (((unsigned) &NVMADRH)*8) + 4;
[; ;pic16f18324.h: 19633: extern volatile __bit NVMADR13 @ (((unsigned) &NVMADRH)*8) + 5;
[; ;pic16f18324.h: 19635: extern volatile __bit NVMADR14 @ (((unsigned) &NVMADRH)*8) + 6;
[; ;pic16f18324.h: 19637: extern volatile __bit NVMADR2 @ (((unsigned) &NVMADRL)*8) + 2;
[; ;pic16f18324.h: 19639: extern volatile __bit NVMADR3 @ (((unsigned) &NVMADRL)*8) + 3;
[; ;pic16f18324.h: 19641: extern volatile __bit NVMADR4 @ (((unsigned) &NVMADRL)*8) + 4;
[; ;pic16f18324.h: 19643: extern volatile __bit NVMADR5 @ (((unsigned) &NVMADRL)*8) + 5;
[; ;pic16f18324.h: 19645: extern volatile __bit NVMADR6 @ (((unsigned) &NVMADRL)*8) + 6;
[; ;pic16f18324.h: 19647: extern volatile __bit NVMADR7 @ (((unsigned) &NVMADRL)*8) + 7;
[; ;pic16f18324.h: 19649: extern volatile __bit NVMADR8 @ (((unsigned) &NVMADRH)*8) + 0;
[; ;pic16f18324.h: 19651: extern volatile __bit NVMADR9 @ (((unsigned) &NVMADRH)*8) + 1;
[; ;pic16f18324.h: 19653: extern volatile __bit NVMDAT0 @ (((unsigned) &NVMDATL)*8) + 0;
[; ;pic16f18324.h: 19655: extern volatile __bit NVMDAT1 @ (((unsigned) &NVMDATL)*8) + 1;
[; ;pic16f18324.h: 19657: extern volatile __bit NVMDAT10 @ (((unsigned) &NVMDATH)*8) + 2;
[; ;pic16f18324.h: 19659: extern volatile __bit NVMDAT11 @ (((unsigned) &NVMDATH)*8) + 3;
[; ;pic16f18324.h: 19661: extern volatile __bit NVMDAT12 @ (((unsigned) &NVMDATH)*8) + 4;
[; ;pic16f18324.h: 19663: extern volatile __bit NVMDAT13 @ (((unsigned) &NVMDATH)*8) + 5;
[; ;pic16f18324.h: 19665: extern volatile __bit NVMDAT2 @ (((unsigned) &NVMDATL)*8) + 2;
[; ;pic16f18324.h: 19667: extern volatile __bit NVMDAT3 @ (((unsigned) &NVMDATL)*8) + 3;
[; ;pic16f18324.h: 19669: extern volatile __bit NVMDAT4 @ (((unsigned) &NVMDATL)*8) + 4;
[; ;pic16f18324.h: 19671: extern volatile __bit NVMDAT5 @ (((unsigned) &NVMDATL)*8) + 5;
[; ;pic16f18324.h: 19673: extern volatile __bit NVMDAT6 @ (((unsigned) &NVMDATL)*8) + 6;
[; ;pic16f18324.h: 19675: extern volatile __bit NVMDAT7 @ (((unsigned) &NVMDATL)*8) + 7;
[; ;pic16f18324.h: 19677: extern volatile __bit NVMDAT8 @ (((unsigned) &NVMDATH)*8) + 0;
[; ;pic16f18324.h: 19679: extern volatile __bit NVMDAT9 @ (((unsigned) &NVMDATH)*8) + 1;
[; ;pic16f18324.h: 19681: extern volatile __bit NVMIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic16f18324.h: 19683: extern volatile __bit NVMIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic16f18324.h: 19685: extern volatile __bit NVMMD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic16f18324.h: 19687: extern volatile __bit NVMREGS @ (((unsigned) &NVMCON1)*8) + 6;
[; ;pic16f18324.h: 19689: extern volatile __bit ODCA0 @ (((unsigned) &ODCONA)*8) + 0;
[; ;pic16f18324.h: 19691: extern volatile __bit ODCA1 @ (((unsigned) &ODCONA)*8) + 1;
[; ;pic16f18324.h: 19693: extern volatile __bit ODCA2 @ (((unsigned) &ODCONA)*8) + 2;
[; ;pic16f18324.h: 19695: extern volatile __bit ODCA4 @ (((unsigned) &ODCONA)*8) + 4;
[; ;pic16f18324.h: 19697: extern volatile __bit ODCA5 @ (((unsigned) &ODCONA)*8) + 5;
[; ;pic16f18324.h: 19699: extern volatile __bit ODCC0 @ (((unsigned) &ODCONC)*8) + 0;
[; ;pic16f18324.h: 19701: extern volatile __bit ODCC1 @ (((unsigned) &ODCONC)*8) + 1;
[; ;pic16f18324.h: 19703: extern volatile __bit ODCC2 @ (((unsigned) &ODCONC)*8) + 2;
[; ;pic16f18324.h: 19705: extern volatile __bit ODCC3 @ (((unsigned) &ODCONC)*8) + 3;
[; ;pic16f18324.h: 19707: extern volatile __bit ODCC4 @ (((unsigned) &ODCONC)*8) + 4;
[; ;pic16f18324.h: 19709: extern volatile __bit ODCC5 @ (((unsigned) &ODCONC)*8) + 5;
[; ;pic16f18324.h: 19711: extern volatile __bit OERR @ (((unsigned) &RC1STA)*8) + 1;
[; ;pic16f18324.h: 19713: extern volatile __bit ORDY @ (((unsigned) &OSCCON3)*8) + 4;
[; ;pic16f18324.h: 19715: extern volatile __bit OSFIE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic16f18324.h: 19717: extern volatile __bit OSFIF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic16f18324.h: 19719: extern volatile __bit P5TSEL0 @ (((unsigned) &PWMTMRS)*8) + 0;
[; ;pic16f18324.h: 19721: extern volatile __bit P5TSEL1 @ (((unsigned) &PWMTMRS)*8) + 1;
[; ;pic16f18324.h: 19723: extern volatile __bit P6TSEL0 @ (((unsigned) &PWMTMRS)*8) + 2;
[; ;pic16f18324.h: 19725: extern volatile __bit P6TSEL1 @ (((unsigned) &PWMTMRS)*8) + 3;
[; ;pic16f18324.h: 19727: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16f18324.h: 19729: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f18324.h: 19731: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16f18324.h: 19733: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT1)*8) + 0;
[; ;pic16f18324.h: 19735: extern volatile __bit PPSLOCKED @ (((unsigned) &PPSLOCK)*8) + 0;
[; ;pic16f18324.h: 19737: extern volatile __bit PR00 @ (((unsigned) &TMR0H)*8) + 0;
[; ;pic16f18324.h: 19739: extern volatile __bit PR01 @ (((unsigned) &TMR0H)*8) + 1;
[; ;pic16f18324.h: 19741: extern volatile __bit PR02 @ (((unsigned) &TMR0H)*8) + 2;
[; ;pic16f18324.h: 19743: extern volatile __bit PR03 @ (((unsigned) &TMR0H)*8) + 3;
[; ;pic16f18324.h: 19745: extern volatile __bit PR04 @ (((unsigned) &TMR0H)*8) + 4;
[; ;pic16f18324.h: 19747: extern volatile __bit PR05 @ (((unsigned) &TMR0H)*8) + 5;
[; ;pic16f18324.h: 19749: extern volatile __bit PR06 @ (((unsigned) &TMR0H)*8) + 6;
[; ;pic16f18324.h: 19751: extern volatile __bit PR07 @ (((unsigned) &TMR0H)*8) + 7;
[; ;pic16f18324.h: 19753: extern volatile __bit PWM5DCH0 @ (((unsigned) &PWM5DCH)*8) + 0;
[; ;pic16f18324.h: 19755: extern volatile __bit PWM5DCH1 @ (((unsigned) &PWM5DCH)*8) + 1;
[; ;pic16f18324.h: 19757: extern volatile __bit PWM5DCH2 @ (((unsigned) &PWM5DCH)*8) + 2;
[; ;pic16f18324.h: 19759: extern volatile __bit PWM5DCH3 @ (((unsigned) &PWM5DCH)*8) + 3;
[; ;pic16f18324.h: 19761: extern volatile __bit PWM5DCH4 @ (((unsigned) &PWM5DCH)*8) + 4;
[; ;pic16f18324.h: 19763: extern volatile __bit PWM5DCH5 @ (((unsigned) &PWM5DCH)*8) + 5;
[; ;pic16f18324.h: 19765: extern volatile __bit PWM5DCH6 @ (((unsigned) &PWM5DCH)*8) + 6;
[; ;pic16f18324.h: 19767: extern volatile __bit PWM5DCH7 @ (((unsigned) &PWM5DCH)*8) + 7;
[; ;pic16f18324.h: 19769: extern volatile __bit PWM5DCL0 @ (((unsigned) &PWM5DCL)*8) + 6;
[; ;pic16f18324.h: 19771: extern volatile __bit PWM5DCL1 @ (((unsigned) &PWM5DCL)*8) + 7;
[; ;pic16f18324.h: 19773: extern volatile __bit PWM5EN @ (((unsigned) &PWM5CON)*8) + 7;
[; ;pic16f18324.h: 19775: extern volatile __bit PWM5MD @ (((unsigned) &PMD3)*8) + 4;
[; ;pic16f18324.h: 19777: extern volatile __bit PWM5OUT @ (((unsigned) &PWM5CON)*8) + 5;
[; ;pic16f18324.h: 19779: extern volatile __bit PWM5POL @ (((unsigned) &PWM5CON)*8) + 4;
[; ;pic16f18324.h: 19781: extern volatile __bit PWM6DCH0 @ (((unsigned) &PWM6DCH)*8) + 0;
[; ;pic16f18324.h: 19783: extern volatile __bit PWM6DCH1 @ (((unsigned) &PWM6DCH)*8) + 1;
[; ;pic16f18324.h: 19785: extern volatile __bit PWM6DCH2 @ (((unsigned) &PWM6DCH)*8) + 2;
[; ;pic16f18324.h: 19787: extern volatile __bit PWM6DCH3 @ (((unsigned) &PWM6DCH)*8) + 3;
[; ;pic16f18324.h: 19789: extern volatile __bit PWM6DCH4 @ (((unsigned) &PWM6DCH)*8) + 4;
[; ;pic16f18324.h: 19791: extern volatile __bit PWM6DCH5 @ (((unsigned) &PWM6DCH)*8) + 5;
[; ;pic16f18324.h: 19793: extern volatile __bit PWM6DCH6 @ (((unsigned) &PWM6DCH)*8) + 6;
[; ;pic16f18324.h: 19795: extern volatile __bit PWM6DCH7 @ (((unsigned) &PWM6DCH)*8) + 7;
[; ;pic16f18324.h: 19797: extern volatile __bit PWM6DCL0 @ (((unsigned) &PWM6DCL)*8) + 6;
[; ;pic16f18324.h: 19799: extern volatile __bit PWM6DCL1 @ (((unsigned) &PWM6DCL)*8) + 7;
[; ;pic16f18324.h: 19801: extern volatile __bit PWM6EN @ (((unsigned) &PWM6CON)*8) + 7;
[; ;pic16f18324.h: 19803: extern volatile __bit PWM6MD @ (((unsigned) &PMD3)*8) + 5;
[; ;pic16f18324.h: 19805: extern volatile __bit PWM6OUT @ (((unsigned) &PWM6CON)*8) + 5;
[; ;pic16f18324.h: 19807: extern volatile __bit PWM6POL @ (((unsigned) &PWM6CON)*8) + 4;
[; ;pic16f18324.h: 19809: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f18324.h: 19811: extern volatile __bit RA0PPS0 @ (((unsigned) &RA0PPS)*8) + 0;
[; ;pic16f18324.h: 19813: extern volatile __bit RA0PPS1 @ (((unsigned) &RA0PPS)*8) + 1;
[; ;pic16f18324.h: 19815: extern volatile __bit RA0PPS2 @ (((unsigned) &RA0PPS)*8) + 2;
[; ;pic16f18324.h: 19817: extern volatile __bit RA0PPS3 @ (((unsigned) &RA0PPS)*8) + 3;
[; ;pic16f18324.h: 19819: extern volatile __bit RA0PPS4 @ (((unsigned) &RA0PPS)*8) + 4;
[; ;pic16f18324.h: 19821: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f18324.h: 19823: extern volatile __bit RA1PPS0 @ (((unsigned) &RA1PPS)*8) + 0;
[; ;pic16f18324.h: 19825: extern volatile __bit RA1PPS1 @ (((unsigned) &RA1PPS)*8) + 1;
[; ;pic16f18324.h: 19827: extern volatile __bit RA1PPS2 @ (((unsigned) &RA1PPS)*8) + 2;
[; ;pic16f18324.h: 19829: extern volatile __bit RA1PPS3 @ (((unsigned) &RA1PPS)*8) + 3;
[; ;pic16f18324.h: 19831: extern volatile __bit RA1PPS4 @ (((unsigned) &RA1PPS)*8) + 4;
[; ;pic16f18324.h: 19833: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f18324.h: 19835: extern volatile __bit RA2PPS0 @ (((unsigned) &RA2PPS)*8) + 0;
[; ;pic16f18324.h: 19837: extern volatile __bit RA2PPS1 @ (((unsigned) &RA2PPS)*8) + 1;
[; ;pic16f18324.h: 19839: extern volatile __bit RA2PPS2 @ (((unsigned) &RA2PPS)*8) + 2;
[; ;pic16f18324.h: 19841: extern volatile __bit RA2PPS3 @ (((unsigned) &RA2PPS)*8) + 3;
[; ;pic16f18324.h: 19843: extern volatile __bit RA2PPS4 @ (((unsigned) &RA2PPS)*8) + 4;
[; ;pic16f18324.h: 19845: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f18324.h: 19847: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f18324.h: 19849: extern volatile __bit RA4PPS0 @ (((unsigned) &RA4PPS)*8) + 0;
[; ;pic16f18324.h: 19851: extern volatile __bit RA4PPS1 @ (((unsigned) &RA4PPS)*8) + 1;
[; ;pic16f18324.h: 19853: extern volatile __bit RA4PPS2 @ (((unsigned) &RA4PPS)*8) + 2;
[; ;pic16f18324.h: 19855: extern volatile __bit RA4PPS3 @ (((unsigned) &RA4PPS)*8) + 3;
[; ;pic16f18324.h: 19857: extern volatile __bit RA4PPS4 @ (((unsigned) &RA4PPS)*8) + 4;
[; ;pic16f18324.h: 19859: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f18324.h: 19861: extern volatile __bit RA5PPS0 @ (((unsigned) &RA5PPS)*8) + 0;
[; ;pic16f18324.h: 19863: extern volatile __bit RA5PPS1 @ (((unsigned) &RA5PPS)*8) + 1;
[; ;pic16f18324.h: 19865: extern volatile __bit RA5PPS2 @ (((unsigned) &RA5PPS)*8) + 2;
[; ;pic16f18324.h: 19867: extern volatile __bit RA5PPS3 @ (((unsigned) &RA5PPS)*8) + 3;
[; ;pic16f18324.h: 19869: extern volatile __bit RA5PPS4 @ (((unsigned) &RA5PPS)*8) + 4;
[; ;pic16f18324.h: 19871: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f18324.h: 19873: extern volatile __bit RC0PPS0 @ (((unsigned) &RC0PPS)*8) + 0;
[; ;pic16f18324.h: 19875: extern volatile __bit RC0PPS1 @ (((unsigned) &RC0PPS)*8) + 1;
[; ;pic16f18324.h: 19877: extern volatile __bit RC0PPS2 @ (((unsigned) &RC0PPS)*8) + 2;
[; ;pic16f18324.h: 19879: extern volatile __bit RC0PPS3 @ (((unsigned) &RC0PPS)*8) + 3;
[; ;pic16f18324.h: 19881: extern volatile __bit RC0PPS4 @ (((unsigned) &RC0PPS)*8) + 4;
[; ;pic16f18324.h: 19883: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f18324.h: 19885: extern volatile __bit RC1PPS0 @ (((unsigned) &RC1PPS)*8) + 0;
[; ;pic16f18324.h: 19887: extern volatile __bit RC1PPS1 @ (((unsigned) &RC1PPS)*8) + 1;
[; ;pic16f18324.h: 19889: extern volatile __bit RC1PPS2 @ (((unsigned) &RC1PPS)*8) + 2;
[; ;pic16f18324.h: 19891: extern volatile __bit RC1PPS3 @ (((unsigned) &RC1PPS)*8) + 3;
[; ;pic16f18324.h: 19893: extern volatile __bit RC1PPS4 @ (((unsigned) &RC1PPS)*8) + 4;
[; ;pic16f18324.h: 19895: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f18324.h: 19897: extern volatile __bit RC2PPS0 @ (((unsigned) &RC2PPS)*8) + 0;
[; ;pic16f18324.h: 19899: extern volatile __bit RC2PPS1 @ (((unsigned) &RC2PPS)*8) + 1;
[; ;pic16f18324.h: 19901: extern volatile __bit RC2PPS2 @ (((unsigned) &RC2PPS)*8) + 2;
[; ;pic16f18324.h: 19903: extern volatile __bit RC2PPS3 @ (((unsigned) &RC2PPS)*8) + 3;
[; ;pic16f18324.h: 19905: extern volatile __bit RC2PPS4 @ (((unsigned) &RC2PPS)*8) + 4;
[; ;pic16f18324.h: 19907: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f18324.h: 19909: extern volatile __bit RC3PPS0 @ (((unsigned) &RC3PPS)*8) + 0;
[; ;pic16f18324.h: 19911: extern volatile __bit RC3PPS1 @ (((unsigned) &RC3PPS)*8) + 1;
[; ;pic16f18324.h: 19913: extern volatile __bit RC3PPS2 @ (((unsigned) &RC3PPS)*8) + 2;
[; ;pic16f18324.h: 19915: extern volatile __bit RC3PPS3 @ (((unsigned) &RC3PPS)*8) + 3;
[; ;pic16f18324.h: 19917: extern volatile __bit RC3PPS4 @ (((unsigned) &RC3PPS)*8) + 4;
[; ;pic16f18324.h: 19919: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f18324.h: 19921: extern volatile __bit RC4PPS0 @ (((unsigned) &RC4PPS)*8) + 0;
[; ;pic16f18324.h: 19923: extern volatile __bit RC4PPS1 @ (((unsigned) &RC4PPS)*8) + 1;
[; ;pic16f18324.h: 19925: extern volatile __bit RC4PPS2 @ (((unsigned) &RC4PPS)*8) + 2;
[; ;pic16f18324.h: 19927: extern volatile __bit RC4PPS3 @ (((unsigned) &RC4PPS)*8) + 3;
[; ;pic16f18324.h: 19929: extern volatile __bit RC4PPS4 @ (((unsigned) &RC4PPS)*8) + 4;
[; ;pic16f18324.h: 19931: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f18324.h: 19933: extern volatile __bit RC5PPS0 @ (((unsigned) &RC5PPS)*8) + 0;
[; ;pic16f18324.h: 19935: extern volatile __bit RC5PPS1 @ (((unsigned) &RC5PPS)*8) + 1;
[; ;pic16f18324.h: 19937: extern volatile __bit RC5PPS2 @ (((unsigned) &RC5PPS)*8) + 2;
[; ;pic16f18324.h: 19939: extern volatile __bit RC5PPS3 @ (((unsigned) &RC5PPS)*8) + 3;
[; ;pic16f18324.h: 19941: extern volatile __bit RC5PPS4 @ (((unsigned) &RC5PPS)*8) + 4;
[; ;pic16f18324.h: 19943: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16f18324.h: 19945: extern volatile __bit RCIDL @ (((unsigned) &BAUD1CON)*8) + 6;
[; ;pic16f18324.h: 19947: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f18324.h: 19949: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f18324.h: 19951: extern volatile __bit RD @ (((unsigned) &NVMCON1)*8) + 0;
[; ;pic16f18324.h: 19953: extern volatile __bit ROI @ (((unsigned) &CPUDOZE)*8) + 5;
[; ;pic16f18324.h: 19955: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16f18324.h: 19957: extern volatile __bit RX9 @ (((unsigned) &RC1STA)*8) + 6;
[; ;pic16f18324.h: 19959: extern volatile __bit RX9D @ (((unsigned) &RC1STA)*8) + 0;
[; ;pic16f18324.h: 19961: extern volatile __bit RXDTPPS0 @ (((unsigned) &RXPPS)*8) + 0;
[; ;pic16f18324.h: 19963: extern volatile __bit RXDTPPS1 @ (((unsigned) &RXPPS)*8) + 1;
[; ;pic16f18324.h: 19965: extern volatile __bit RXDTPPS2 @ (((unsigned) &RXPPS)*8) + 2;
[; ;pic16f18324.h: 19967: extern volatile __bit RXDTPPS3 @ (((unsigned) &RXPPS)*8) + 3;
[; ;pic16f18324.h: 19969: extern volatile __bit RXDTPPS4 @ (((unsigned) &RXPPS)*8) + 4;
[; ;pic16f18324.h: 19971: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16f18324.h: 19973: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16f18324.h: 19975: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f18324.h: 19977: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16f18324.h: 19979: extern volatile __bit SCKP @ (((unsigned) &BAUD1CON)*8) + 4;
[; ;pic16f18324.h: 19981: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16f18324.h: 19983: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16f18324.h: 19985: extern volatile __bit SENDB @ (((unsigned) &TX1STA)*8) + 3;
[; ;pic16f18324.h: 19987: extern volatile __bit SLRA0 @ (((unsigned) &SLRCONA)*8) + 0;
[; ;pic16f18324.h: 19989: extern volatile __bit SLRA1 @ (((unsigned) &SLRCONA)*8) + 1;
[; ;pic16f18324.h: 19991: extern volatile __bit SLRA2 @ (((unsigned) &SLRCONA)*8) + 2;
[; ;pic16f18324.h: 19993: extern volatile __bit SLRA4 @ (((unsigned) &SLRCONA)*8) + 4;
[; ;pic16f18324.h: 19995: extern volatile __bit SLRA5 @ (((unsigned) &SLRCONA)*8) + 5;
[; ;pic16f18324.h: 19997: extern volatile __bit SLRC0 @ (((unsigned) &SLRCONC)*8) + 0;
[; ;pic16f18324.h: 19999: extern volatile __bit SLRC1 @ (((unsigned) &SLRCONC)*8) + 1;
[; ;pic16f18324.h: 20001: extern volatile __bit SLRC2 @ (((unsigned) &SLRCONC)*8) + 2;
[; ;pic16f18324.h: 20003: extern volatile __bit SLRC3 @ (((unsigned) &SLRCONC)*8) + 3;
[; ;pic16f18324.h: 20005: extern volatile __bit SLRC4 @ (((unsigned) &SLRCONC)*8) + 4;
[; ;pic16f18324.h: 20007: extern volatile __bit SLRC5 @ (((unsigned) &SLRCONC)*8) + 5;
[; ;pic16f18324.h: 20009: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16f18324.h: 20011: extern volatile __bit SOR @ (((unsigned) &OSCSTAT1)*8) + 3;
[; ;pic16f18324.h: 20013: extern volatile __bit SOSCBE @ (((unsigned) &OSCCON3)*8) + 5;
[; ;pic16f18324.h: 20015: extern volatile __bit SOSCEN @ (((unsigned) &OSCEN)*8) + 3;
[; ;pic16f18324.h: 20017: extern volatile __bit SOSCPWR @ (((unsigned) &OSCCON3)*8) + 6;
[; ;pic16f18324.h: 20019: extern volatile __bit SPEN @ (((unsigned) &RC1STA)*8) + 7;
[; ;pic16f18324.h: 20021: extern volatile __bit SREN @ (((unsigned) &RC1STA)*8) + 5;
[; ;pic16f18324.h: 20023: extern volatile __bit SSP1ADD0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic16f18324.h: 20025: extern volatile __bit SSP1ADD1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic16f18324.h: 20027: extern volatile __bit SSP1ADD2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic16f18324.h: 20029: extern volatile __bit SSP1ADD3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic16f18324.h: 20031: extern volatile __bit SSP1ADD4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic16f18324.h: 20033: extern volatile __bit SSP1ADD5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic16f18324.h: 20035: extern volatile __bit SSP1ADD6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic16f18324.h: 20037: extern volatile __bit SSP1ADD7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic16f18324.h: 20039: extern volatile __bit SSP1BUF0 @ (((unsigned) &SSP1BUF)*8) + 0;
[; ;pic16f18324.h: 20041: extern volatile __bit SSP1BUF1 @ (((unsigned) &SSP1BUF)*8) + 1;
[; ;pic16f18324.h: 20043: extern volatile __bit SSP1BUF2 @ (((unsigned) &SSP1BUF)*8) + 2;
[; ;pic16f18324.h: 20045: extern volatile __bit SSP1BUF3 @ (((unsigned) &SSP1BUF)*8) + 3;
[; ;pic16f18324.h: 20047: extern volatile __bit SSP1BUF4 @ (((unsigned) &SSP1BUF)*8) + 4;
[; ;pic16f18324.h: 20049: extern volatile __bit SSP1BUF5 @ (((unsigned) &SSP1BUF)*8) + 5;
[; ;pic16f18324.h: 20051: extern volatile __bit SSP1BUF6 @ (((unsigned) &SSP1BUF)*8) + 6;
[; ;pic16f18324.h: 20053: extern volatile __bit SSP1BUF7 @ (((unsigned) &SSP1BUF)*8) + 7;
[; ;pic16f18324.h: 20055: extern volatile __bit SSP1CLKPPS0 @ (((unsigned) &SSP1CLKPPS)*8) + 0;
[; ;pic16f18324.h: 20057: extern volatile __bit SSP1CLKPPS1 @ (((unsigned) &SSP1CLKPPS)*8) + 1;
[; ;pic16f18324.h: 20059: extern volatile __bit SSP1CLKPPS2 @ (((unsigned) &SSP1CLKPPS)*8) + 2;
[; ;pic16f18324.h: 20061: extern volatile __bit SSP1CLKPPS3 @ (((unsigned) &SSP1CLKPPS)*8) + 3;
[; ;pic16f18324.h: 20063: extern volatile __bit SSP1CLKPPS4 @ (((unsigned) &SSP1CLKPPS)*8) + 4;
[; ;pic16f18324.h: 20065: extern volatile __bit SSP1DATPPS0 @ (((unsigned) &SSP1DATPPS)*8) + 0;
[; ;pic16f18324.h: 20067: extern volatile __bit SSP1DATPPS1 @ (((unsigned) &SSP1DATPPS)*8) + 1;
[; ;pic16f18324.h: 20069: extern volatile __bit SSP1DATPPS2 @ (((unsigned) &SSP1DATPPS)*8) + 2;
[; ;pic16f18324.h: 20071: extern volatile __bit SSP1DATPPS3 @ (((unsigned) &SSP1DATPPS)*8) + 3;
[; ;pic16f18324.h: 20073: extern volatile __bit SSP1DATPPS4 @ (((unsigned) &SSP1DATPPS)*8) + 4;
[; ;pic16f18324.h: 20075: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f18324.h: 20077: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f18324.h: 20079: extern volatile __bit SSP1MSK0 @ (((unsigned) &SSP1MSK)*8) + 0;
[; ;pic16f18324.h: 20081: extern volatile __bit SSP1MSK1 @ (((unsigned) &SSP1MSK)*8) + 1;
[; ;pic16f18324.h: 20083: extern volatile __bit SSP1MSK2 @ (((unsigned) &SSP1MSK)*8) + 2;
[; ;pic16f18324.h: 20085: extern volatile __bit SSP1MSK3 @ (((unsigned) &SSP1MSK)*8) + 3;
[; ;pic16f18324.h: 20087: extern volatile __bit SSP1MSK4 @ (((unsigned) &SSP1MSK)*8) + 4;
[; ;pic16f18324.h: 20089: extern volatile __bit SSP1MSK5 @ (((unsigned) &SSP1MSK)*8) + 5;
[; ;pic16f18324.h: 20091: extern volatile __bit SSP1MSK6 @ (((unsigned) &SSP1MSK)*8) + 6;
[; ;pic16f18324.h: 20093: extern volatile __bit SSP1MSK7 @ (((unsigned) &SSP1MSK)*8) + 7;
[; ;pic16f18324.h: 20095: extern volatile __bit SSP1SSPPS0 @ (((unsigned) &SSP1SSPPS)*8) + 0;
[; ;pic16f18324.h: 20097: extern volatile __bit SSP1SSPPS1 @ (((unsigned) &SSP1SSPPS)*8) + 1;
[; ;pic16f18324.h: 20099: extern volatile __bit SSP1SSPPS2 @ (((unsigned) &SSP1SSPPS)*8) + 2;
[; ;pic16f18324.h: 20101: extern volatile __bit SSP1SSPPS3 @ (((unsigned) &SSP1SSPPS)*8) + 3;
[; ;pic16f18324.h: 20103: extern volatile __bit SSP1SSPPS4 @ (((unsigned) &SSP1SSPPS)*8) + 4;
[; ;pic16f18324.h: 20105: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic16f18324.h: 20107: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic16f18324.h: 20109: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic16f18324.h: 20111: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic16f18324.h: 20113: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic16f18324.h: 20115: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic16f18324.h: 20117: extern volatile __bit STKOVF @ (((unsigned) &PCON0)*8) + 7;
[; ;pic16f18324.h: 20119: extern volatile __bit STKUNF @ (((unsigned) &PCON0)*8) + 6;
[; ;pic16f18324.h: 20121: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f18324.h: 20123: extern volatile __bit SYNC @ (((unsigned) &TX1STA)*8) + 4;
[; ;pic16f18324.h: 20125: extern volatile __bit SYSCMD @ (((unsigned) &PMD0)*8) + 7;
[; ;pic16f18324.h: 20127: extern volatile __bit T016BIT @ (((unsigned) &T0CON0)*8) + 4;
[; ;pic16f18324.h: 20129: extern volatile __bit T0ASYNC @ (((unsigned) &T0CON1)*8) + 4;
[; ;pic16f18324.h: 20131: extern volatile __bit T0CKIPPS0 @ (((unsigned) &T0CKIPPS)*8) + 0;
[; ;pic16f18324.h: 20133: extern volatile __bit T0CKIPPS1 @ (((unsigned) &T0CKIPPS)*8) + 1;
[; ;pic16f18324.h: 20135: extern volatile __bit T0CKIPPS2 @ (((unsigned) &T0CKIPPS)*8) + 2;
[; ;pic16f18324.h: 20137: extern volatile __bit T0CKIPPS3 @ (((unsigned) &T0CKIPPS)*8) + 3;
[; ;pic16f18324.h: 20139: extern volatile __bit T0CKIPPS4 @ (((unsigned) &T0CKIPPS)*8) + 4;
[; ;pic16f18324.h: 20141: extern volatile __bit T0CKPS0 @ (((unsigned) &T0CON1)*8) + 0;
[; ;pic16f18324.h: 20143: extern volatile __bit T0CKPS1 @ (((unsigned) &T0CON1)*8) + 1;
[; ;pic16f18324.h: 20145: extern volatile __bit T0CKPS2 @ (((unsigned) &T0CON1)*8) + 2;
[; ;pic16f18324.h: 20147: extern volatile __bit T0CKPS3 @ (((unsigned) &T0CON1)*8) + 3;
[; ;pic16f18324.h: 20149: extern volatile __bit T0CS0 @ (((unsigned) &T0CON1)*8) + 5;
[; ;pic16f18324.h: 20151: extern volatile __bit T0CS1 @ (((unsigned) &T0CON1)*8) + 6;
[; ;pic16f18324.h: 20153: extern volatile __bit T0CS2 @ (((unsigned) &T0CON1)*8) + 7;
[; ;pic16f18324.h: 20155: extern volatile __bit T0EN @ (((unsigned) &T0CON0)*8) + 7;
[; ;pic16f18324.h: 20157: extern volatile __bit T0OUT @ (((unsigned) &T0CON0)*8) + 5;
[; ;pic16f18324.h: 20159: extern volatile __bit T0OUTPS0 @ (((unsigned) &T0CON0)*8) + 0;
[; ;pic16f18324.h: 20161: extern volatile __bit T0OUTPS1 @ (((unsigned) &T0CON0)*8) + 1;
[; ;pic16f18324.h: 20163: extern volatile __bit T0OUTPS2 @ (((unsigned) &T0CON0)*8) + 2;
[; ;pic16f18324.h: 20165: extern volatile __bit T0OUTPS3 @ (((unsigned) &T0CON0)*8) + 3;
[; ;pic16f18324.h: 20167: extern volatile __bit T1CKIPPS0 @ (((unsigned) &T1CKIPPS)*8) + 0;
[; ;pic16f18324.h: 20169: extern volatile __bit T1CKIPPS1 @ (((unsigned) &T1CKIPPS)*8) + 1;
[; ;pic16f18324.h: 20171: extern volatile __bit T1CKIPPS2 @ (((unsigned) &T1CKIPPS)*8) + 2;
[; ;pic16f18324.h: 20173: extern volatile __bit T1CKIPPS3 @ (((unsigned) &T1CKIPPS)*8) + 3;
[; ;pic16f18324.h: 20175: extern volatile __bit T1CKIPPS4 @ (((unsigned) &T1CKIPPS)*8) + 4;
[; ;pic16f18324.h: 20177: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f18324.h: 20179: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f18324.h: 20181: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f18324.h: 20183: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f18324.h: 20185: extern volatile __bit T1GPPS0 @ (((unsigned) &T1GPPS)*8) + 0;
[; ;pic16f18324.h: 20187: extern volatile __bit T1GPPS1 @ (((unsigned) &T1GPPS)*8) + 1;
[; ;pic16f18324.h: 20189: extern volatile __bit T1GPPS2 @ (((unsigned) &T1GPPS)*8) + 2;
[; ;pic16f18324.h: 20191: extern volatile __bit T1GPPS3 @ (((unsigned) &T1GPPS)*8) + 3;
[; ;pic16f18324.h: 20193: extern volatile __bit T1GPPS4 @ (((unsigned) &T1GPPS)*8) + 4;
[; ;pic16f18324.h: 20195: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f18324.h: 20197: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f18324.h: 20199: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f18324.h: 20201: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f18324.h: 20203: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f18324.h: 20205: extern volatile __bit T1SOSC @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f18324.h: 20207: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f18324.h: 20209: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f18324.h: 20211: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f18324.h: 20213: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f18324.h: 20215: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f18324.h: 20217: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f18324.h: 20219: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f18324.h: 20221: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic16f18324.h: 20223: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic16f18324.h: 20225: extern volatile __bit T3GGO_nDONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic16f18324.h: 20227: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic16f18324.h: 20229: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic16f18324.h: 20231: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic16f18324.h: 20233: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic16f18324.h: 20235: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic16f18324.h: 20237: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic16f18324.h: 20239: extern volatile __bit T3SOSC @ (((unsigned) &T3CON)*8) + 3;
[; ;pic16f18324.h: 20241: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic16f18324.h: 20243: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16f18324.h: 20245: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16f18324.h: 20247: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16f18324.h: 20249: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16f18324.h: 20251: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16f18324.h: 20253: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16f18324.h: 20255: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic16f18324.h: 20257: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic16f18324.h: 20259: extern volatile __bit T5GGO_nDONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic16f18324.h: 20261: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic16f18324.h: 20263: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic16f18324.h: 20265: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic16f18324.h: 20267: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic16f18324.h: 20269: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic16f18324.h: 20271: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic16f18324.h: 20273: extern volatile __bit T5SOSC @ (((unsigned) &T5CON)*8) + 3;
[; ;pic16f18324.h: 20275: extern volatile __bit T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic16f18324.h: 20277: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16f18324.h: 20279: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16f18324.h: 20281: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16f18324.h: 20283: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16f18324.h: 20285: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16f18324.h: 20287: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16f18324.h: 20289: extern volatile __bit TMR00 @ (((unsigned) &TMR0L)*8) + 0;
[; ;pic16f18324.h: 20291: extern volatile __bit TMR01 @ (((unsigned) &TMR0L)*8) + 1;
[; ;pic16f18324.h: 20293: extern volatile __bit TMR010 @ (((unsigned) &TMR0H)*8) + 2;
[; ;pic16f18324.h: 20295: extern volatile __bit TMR011 @ (((unsigned) &TMR0H)*8) + 3;
[; ;pic16f18324.h: 20297: extern volatile __bit TMR012 @ (((unsigned) &TMR0H)*8) + 4;
[; ;pic16f18324.h: 20299: extern volatile __bit TMR013 @ (((unsigned) &TMR0H)*8) + 5;
[; ;pic16f18324.h: 20301: extern volatile __bit TMR014 @ (((unsigned) &TMR0H)*8) + 6;
[; ;pic16f18324.h: 20303: extern volatile __bit TMR015 @ (((unsigned) &TMR0H)*8) + 7;
[; ;pic16f18324.h: 20305: extern volatile __bit TMR02 @ (((unsigned) &TMR0L)*8) + 2;
[; ;pic16f18324.h: 20307: extern volatile __bit TMR03 @ (((unsigned) &TMR0L)*8) + 3;
[; ;pic16f18324.h: 20309: extern volatile __bit TMR04 @ (((unsigned) &TMR0L)*8) + 4;
[; ;pic16f18324.h: 20311: extern volatile __bit TMR05 @ (((unsigned) &TMR0L)*8) + 5;
[; ;pic16f18324.h: 20313: extern volatile __bit TMR06 @ (((unsigned) &TMR0L)*8) + 6;
[; ;pic16f18324.h: 20315: extern volatile __bit TMR07 @ (((unsigned) &TMR0L)*8) + 7;
[; ;pic16f18324.h: 20317: extern volatile __bit TMR08 @ (((unsigned) &TMR0H)*8) + 0;
[; ;pic16f18324.h: 20319: extern volatile __bit TMR09 @ (((unsigned) &TMR0H)*8) + 1;
[; ;pic16f18324.h: 20321: extern volatile __bit TMR0IE @ (((unsigned) &PIE0)*8) + 5;
[; ;pic16f18324.h: 20323: extern volatile __bit TMR0IF @ (((unsigned) &PIR0)*8) + 5;
[; ;pic16f18324.h: 20325: extern volatile __bit TMR0MD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic16f18324.h: 20327: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f18324.h: 20329: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f18324.h: 20331: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f18324.h: 20333: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f18324.h: 20335: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f18324.h: 20337: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f18324.h: 20339: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f18324.h: 20341: extern volatile __bit TMR1MD @ (((unsigned) &PMD1)*8) + 1;
[; ;pic16f18324.h: 20343: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f18324.h: 20345: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f18324.h: 20347: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f18324.h: 20349: extern volatile __bit TMR2MD @ (((unsigned) &PMD1)*8) + 2;
[; ;pic16f18324.h: 20351: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f18324.h: 20353: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic16f18324.h: 20355: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic16f18324.h: 20357: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic16f18324.h: 20359: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16f18324.h: 20361: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16f18324.h: 20363: extern volatile __bit TMR3IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16f18324.h: 20365: extern volatile __bit TMR3IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16f18324.h: 20367: extern volatile __bit TMR3MD @ (((unsigned) &PMD1)*8) + 3;
[; ;pic16f18324.h: 20369: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic16f18324.h: 20371: extern volatile __bit TMR4IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic16f18324.h: 20373: extern volatile __bit TMR4IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic16f18324.h: 20375: extern volatile __bit TMR4MD @ (((unsigned) &PMD1)*8) + 4;
[; ;pic16f18324.h: 20377: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16f18324.h: 20379: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic16f18324.h: 20381: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic16f18324.h: 20383: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic16f18324.h: 20385: extern volatile __bit TMR5GIE @ (((unsigned) &PIE4)*8) + 5;
[; ;pic16f18324.h: 20387: extern volatile __bit TMR5GIF @ (((unsigned) &PIR4)*8) + 5;
[; ;pic16f18324.h: 20389: extern volatile __bit TMR5IE @ (((unsigned) &PIE4)*8) + 4;
[; ;pic16f18324.h: 20391: extern volatile __bit TMR5IF @ (((unsigned) &PIR4)*8) + 4;
[; ;pic16f18324.h: 20393: extern volatile __bit TMR5MD @ (((unsigned) &PMD1)*8) + 5;
[; ;pic16f18324.h: 20395: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic16f18324.h: 20397: extern volatile __bit TMR6IE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f18324.h: 20399: extern volatile __bit TMR6IF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f18324.h: 20401: extern volatile __bit TMR6MD @ (((unsigned) &PMD1)*8) + 6;
[; ;pic16f18324.h: 20403: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16f18324.h: 20405: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f18324.h: 20407: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f18324.h: 20409: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f18324.h: 20411: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f18324.h: 20413: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f18324.h: 20415: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f18324.h: 20417: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f18324.h: 20419: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f18324.h: 20421: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f18324.h: 20423: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f18324.h: 20425: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f18324.h: 20427: extern volatile __bit TRMT @ (((unsigned) &TX1STA)*8) + 1;
[; ;pic16f18324.h: 20429: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f18324.h: 20431: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f18324.h: 20433: extern volatile __bit TX9 @ (((unsigned) &TX1STA)*8) + 6;
[; ;pic16f18324.h: 20435: extern volatile __bit TX9D @ (((unsigned) &TX1STA)*8) + 0;
[; ;pic16f18324.h: 20437: extern volatile __bit TXCKPPS0 @ (((unsigned) &TXPPS)*8) + 0;
[; ;pic16f18324.h: 20439: extern volatile __bit TXCKPPS1 @ (((unsigned) &TXPPS)*8) + 1;
[; ;pic16f18324.h: 20441: extern volatile __bit TXCKPPS2 @ (((unsigned) &TXPPS)*8) + 2;
[; ;pic16f18324.h: 20443: extern volatile __bit TXCKPPS3 @ (((unsigned) &TXPPS)*8) + 3;
[; ;pic16f18324.h: 20445: extern volatile __bit TXCKPPS4 @ (((unsigned) &TXPPS)*8) + 4;
[; ;pic16f18324.h: 20447: extern volatile __bit TXEN @ (((unsigned) &TX1STA)*8) + 5;
[; ;pic16f18324.h: 20449: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f18324.h: 20451: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f18324.h: 20453: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16f18324.h: 20455: extern volatile __bit UART1MD @ (((unsigned) &PMD4)*8) + 5;
[; ;pic16f18324.h: 20457: extern volatile __bit VREGPM @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic16f18324.h: 20459: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic16f18324.h: 20461: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f18324.h: 20463: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f18324.h: 20465: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f18324.h: 20467: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f18324.h: 20469: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f18324.h: 20471: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f18324.h: 20473: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f18324.h: 20475: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f18324.h: 20477: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f18324.h: 20479: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f18324.h: 20481: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f18324.h: 20483: extern volatile __bit WPUC0 @ (((unsigned) &WPUC)*8) + 0;
[; ;pic16f18324.h: 20485: extern volatile __bit WPUC1 @ (((unsigned) &WPUC)*8) + 1;
[; ;pic16f18324.h: 20487: extern volatile __bit WPUC2 @ (((unsigned) &WPUC)*8) + 2;
[; ;pic16f18324.h: 20489: extern volatile __bit WPUC3 @ (((unsigned) &WPUC)*8) + 3;
[; ;pic16f18324.h: 20491: extern volatile __bit WPUC4 @ (((unsigned) &WPUC)*8) + 4;
[; ;pic16f18324.h: 20493: extern volatile __bit WPUC5 @ (((unsigned) &WPUC)*8) + 5;
[; ;pic16f18324.h: 20495: extern volatile __bit WR @ (((unsigned) &NVMCON1)*8) + 1;
[; ;pic16f18324.h: 20497: extern volatile __bit WREN @ (((unsigned) &NVMCON1)*8) + 2;
[; ;pic16f18324.h: 20499: extern volatile __bit WRERR @ (((unsigned) &NVMCON1)*8) + 3;
[; ;pic16f18324.h: 20501: extern volatile __bit WUE @ (((unsigned) &BAUD1CON)*8) + 1;
[; ;pic16f18324.h: 20503: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f18324.h: 20505: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f18324.h: 20507: extern volatile __bit nBOR @ (((unsigned) &PCON0)*8) + 0;
[; ;pic16f18324.h: 20509: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f18324.h: 20511: extern volatile __bit nPOR @ (((unsigned) &PCON0)*8) + 1;
[; ;pic16f18324.h: 20513: extern volatile __bit nRI @ (((unsigned) &PCON0)*8) + 2;
[; ;pic16f18324.h: 20515: extern volatile __bit nRMCLR @ (((unsigned) &PCON0)*8) + 3;
[; ;pic16f18324.h: 20517: extern volatile __bit nRWDT @ (((unsigned) &PCON0)*8) + 4;
[; ;pic16f18324.h: 20519: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic.h: 29: extern void __nop(void);
[; ;eeprom_routines.h: 114: extern void eeprom_write(unsigned char addr, unsigned char value);
[; ;eeprom_routines.h: 115: extern unsigned char eeprom_read(unsigned char addr);
[; ;eeprom_routines.h: 116: extern void eecpymem(volatile unsigned char *to, __eeprom unsigned char *from, unsigned char size);
[; ;eeprom_routines.h: 117: extern void memcpyee(__eeprom unsigned char *to, const unsigned char *from, unsigned char size);
[; ;pic.h: 153: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 155: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic.h: 158: extern __nonreentrant void _delay3(unsigned char);
[; ;pic.h: 193: extern __bank0 unsigned char __resetbits;
[; ;pic.h: 194: extern __bank0 __bit __powerdown;
[; ;pic.h: 195: extern __bank0 __bit __timeout;
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
"55 main.c
[v _count `ui ~T0 @X0 1 e ]
[i _count
-> -> 0 `i `ui
]
[; ;main.c: 55: uint16_t count = 0;
"56
[v _ADC_H `uc ~T0 @X0 1 e ]
[; ;main.c: 56: uint8_t ADC_H;
"57
[v _Hot_Flag `i ~T0 @X0 1 e ]
[i _Hot_Flag
-> 0 `i
]
[; ;main.c: 57: int Hot_Flag = 0;
"58
[v _Cold_Flag `i ~T0 @X0 1 e ]
[i _Cold_Flag
-> 0 `i
]
[; ;main.c: 58: int Cold_Flag = 0;
[; ;main.c: 60: void ADC_Init();
[; ;main.c: 61: void Timer0_Init();
[; ;main.c: 62: void MAX7219_Init();
[; ;main.c: 63: void MAX7219_Transfer(uint8_t address, uint8_t value);
[; ;main.c: 64: uint8_t SPI_SHIFT_8(uint8_t data);
[; ;main.c: 65: void TestDisplay();
[; ;main.c: 66: void UpdateDisplay();
[v $root$_main `(v ~T0 @X0 0 e ]
"71
[v _main `(v ~T0 @X0 1 ef ]
"72
{
[; ;main.c: 71: void main(void)
[; ;main.c: 72: {
[e :U _main ]
[f ]
[; ;main.c: 73: OSCCON1 = 0x60;
"73
[e = _OSCCON1 -> -> 96 `i `uc ]
[; ;main.c: 74: OSCFRQ = 0x03;
"74
[e = _OSCFRQ -> -> 3 `i `uc ]
[; ;main.c: 76: ADC_Init();
"76
[e ( _ADC_Init ..  ]
[; ;main.c: 77: Timer0_Init();
"77
[e ( _Timer0_Init ..  ]
[; ;main.c: 79: TRISC = 0b1111111;
"79
[e = _TRISC -> -> 127 `i `uc ]
[; ;main.c: 80: TRISCbits.TRISC5 = 0;
"80
[e = . . _TRISCbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 81: TRISCbits.TRISC4 = 0;
"81
[e = . . _TRISCbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 82: TRISCbits.TRISC3 = 0;
"82
[e = . . _TRISCbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 83: TRISCbits.TRISC2 = 1;
"83
[e = . . _TRISCbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 92: SSP1CON1 = 0b00110000;
"92
[e = _SSP1CON1 -> -> 48 `i `uc ]
[; ;main.c: 93: RC5PPS = 0b11001;
"93
[e = _RC5PPS -> -> 25 `i `uc ]
[; ;main.c: 94: RC4PPS = 0b11000;
"94
[e = _RC4PPS -> -> 24 `i `uc ]
[; ;main.c: 95: PPSLOCK = 1;
"95
[e = _PPSLOCK -> -> 1 `i `uc ]
[; ;main.c: 97: MAX7219_Init();
"97
[e ( _MAX7219_Init ..  ]
[; ;main.c: 98: TestDisplay();
"98
[e ( _TestDisplay ..  ]
[; ;main.c: 101: MAX7219_Transfer(0x0A, 0x02);
"101
[e ( _MAX7219_Transfer (2 , -> -> 10 `i `uc -> -> 2 `i `uc ]
[; ;main.c: 103: TMR0IF = 0;
"103
[e = _TMR0IF -> -> 0 `i `b ]
[; ;main.c: 105: while (1)
"105
[e :U 887 ]
[; ;main.c: 106: {
"106
{
[; ;main.c: 107: _delay((unsigned long)((150)*(4000000/4000.0)));
"107
[e ( __delay (1 -> * -> -> 150 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;main.c: 108: UpdateDisplay();
"108
[e ( _UpdateDisplay ..  ]
"109
}
[e :U 886 ]
"105
[e $U 887  ]
[e :U 888 ]
[; ;main.c: 109: }
[; ;main.c: 110: }
"110
[e :UE 885 ]
}
"112
[v _ADC_Init `(v ~T0 @X0 1 ef ]
"113
{
[; ;main.c: 112: void ADC_Init()
[; ;main.c: 113: {
[e :U _ADC_Init ]
[f ]
[; ;main.c: 115: TRISCbits.TRISC2 = 1;
"115
[e = . . _TRISCbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 116: ANSELCbits.ANSC2 = 1;
"116
[e = . . _ANSELCbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 117: ADCON0 = 0b01001001;
"117
[e = _ADCON0 -> -> 73 `i `uc ]
[; ;main.c: 118: ADCON1 = 0b01000011;
"118
[e = _ADCON1 -> -> 67 `i `uc ]
[; ;main.c: 119: FVRCON = 0b11000010;
"119
[e = _FVRCON -> -> 194 `i `uc ]
[; ;main.c: 120: }
"120
[e :UE 889 ]
}
"122
[v _MAX7219_Init `(v ~T0 @X0 1 ef ]
"123
{
[; ;main.c: 122: void MAX7219_Init()
[; ;main.c: 123: {
[e :U _MAX7219_Init ]
[f ]
[; ;main.c: 125: PORTCbits.RC3 = 0;
"125
[e = . . _PORTCbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 126: MAX7219_Transfer(0x00, 0x00);
"126
[e ( _MAX7219_Transfer (2 , -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;main.c: 127: MAX7219_Transfer(0x0F, 0x01);
"127
[e ( _MAX7219_Transfer (2 , -> -> 15 `i `uc -> -> 1 `i `uc ]
[; ;main.c: 128: MAX7219_Transfer(0x0F, 0x00);
"128
[e ( _MAX7219_Transfer (2 , -> -> 15 `i `uc -> -> 0 `i `uc ]
[; ;main.c: 129: MAX7219_Transfer(0x09, 0x0F);
"129
[e ( _MAX7219_Transfer (2 , -> -> 9 `i `uc -> -> 15 `i `uc ]
[; ;main.c: 130: MAX7219_Transfer(0x0A, 0x0F);
"130
[e ( _MAX7219_Transfer (2 , -> -> 10 `i `uc -> -> 15 `i `uc ]
[; ;main.c: 131: MAX7219_Transfer(0x0B, 0x01);
"131
[e ( _MAX7219_Transfer (2 , -> -> 11 `i `uc -> -> 1 `i `uc ]
[; ;main.c: 132: MAX7219_Transfer(0x0C, 0x01);
"132
[e ( _MAX7219_Transfer (2 , -> -> 12 `i `uc -> -> 1 `i `uc ]
[; ;main.c: 133: MAX7219_Transfer(0x00, 0x00);
"133
[e ( _MAX7219_Transfer (2 , -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;main.c: 134: }
"134
[e :UE 890 ]
}
"136
[v _Timer0_Init `(v ~T0 @X0 1 ef ]
"137
{
[; ;main.c: 136: void Timer0_Init()
[; ;main.c: 137: {
[e :U _Timer0_Init ]
[f ]
[; ;main.c: 138: T0CON0 = 0b10000000;
"138
[e = _T0CON0 -> -> 128 `i `uc ]
[; ;main.c: 139: T0CON1 = 0b01000110;
"139
[e = _T0CON1 -> -> 70 `i `uc ]
[; ;main.c: 140: PIE0 = 0b00100000;
"140
[e = _PIE0 -> -> 32 `i `uc ]
[; ;main.c: 141: INTCONbits.GIE = 1;
"141
[e = . . _INTCONbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 142: TMR0Hbits.TMR0H = 157;
"142
[e = . . _TMR0Hbits 0 0 -> -> 157 `i `uc ]
[; ;main.c: 143: }
"143
[e :UE 891 ]
}
"145
[v _MAX7219_Transfer `(v ~T0 @X0 1 ef2`uc`uc ]
"146
{
[; ;main.c: 145: void MAX7219_Transfer(uint8_t address, uint8_t value)
[; ;main.c: 146: {
[e :U _MAX7219_Transfer ]
"145
[v _address `uc ~T0 @X0 1 r1 ]
[v _value `uc ~T0 @X0 1 r2 ]
"146
[f ]
[; ;main.c: 147: SPI_SHIFT_8(address);
"147
[e ( _SPI_SHIFT_8 (1 _address ]
[; ;main.c: 148: SPI_SHIFT_8(value);
"148
[e ( _SPI_SHIFT_8 (1 _value ]
[; ;main.c: 149: PORTCbits.RC3 = 0;
"149
[e = . . _PORTCbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 150: _delay((unsigned long)((5)*(4000000/4000.0)));
"150
[e ( __delay (1 -> * -> -> 5 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;main.c: 151: PORTCbits.RC3 = 1;
"151
[e = . . _PORTCbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 152: }
"152
[e :UE 892 ]
}
[v $root$_my_isr `(v ~T0 @X0 0 e ]
[v F7345 `(v ~T0 @X0 1 tf ]
"154
[v _my_isr `IF7345 ~T0 @X0 1 e ]
"155
{
[; ;main.c: 154: void interrupt my_isr(void)
[; ;main.c: 155: {
[e :U _my_isr ]
[f ]
[; ;main.c: 156: if(TMR0IF && TMR0IE)
"156
[e $ ! && _TMR0IF _TMR0IE 894  ]
[; ;main.c: 157: {
"157
{
[; ;main.c: 158: while(ADCON0bits.ADGO == 1){}
"158
[e $U 895  ]
[e :U 896 ]
{
}
[e :U 895 ]
[e $ == -> . . _ADCON0bits 1 1 `i -> 1 `i 896  ]
[e :U 897 ]
[; ;main.c: 159: ADC_H = ADRESH;
"159
[e = _ADC_H _ADRESH ]
[; ;main.c: 161: TMR0IF = 0;
"161
[e = _TMR0IF -> -> 0 `i `b ]
[; ;main.c: 162: ADCON0bits.ADGO = 1;
"162
[e = . . _ADCON0bits 1 1 -> -> 1 `i `uc ]
"163
}
[e :U 894 ]
[; ;main.c: 163: }
[; ;main.c: 164: }
"164
[e :UE 893 ]
}
"166
[v _WarningFlash `(v ~T0 @X0 1 ef ]
"167
{
[; ;main.c: 166: void WarningFlash()
[; ;main.c: 167: {
[e :U _WarningFlash ]
[f ]
[; ;main.c: 168: if(Hot_Flag == 1)
"168
[e $ ! == _Hot_Flag -> 1 `i 899  ]
[; ;main.c: 169: {
"169
{
[; ;main.c: 170: for(int i = 0; i < 3; i++)
"170
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $ < _i -> 3 `i 900  ]
[e $U 901  ]
"171
[e :U 900 ]
[; ;main.c: 171: {
{
[; ;main.c: 172: _delay((unsigned long)((750)*(4000000/4000.0)));
"172
[e ( __delay (1 -> * -> -> 750 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;main.c: 173: MAX7219_Transfer(0x01, 12);
"173
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 12 `i `uc ]
[; ;main.c: 174: MAX7219_Transfer(0x02, 12);
"174
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 12 `i `uc ]
[; ;main.c: 175: _delay((unsigned long)((500)*(4000000/4000.0)));
"175
[e ( __delay (1 -> * -> -> 500 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;main.c: 176: MAX7219_Transfer(0x01, 15);
"176
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 15 `i `uc ]
[; ;main.c: 177: MAX7219_Transfer(0x02, 15);
"177
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 15 `i `uc ]
"178
}
"170
[e ++ _i -> 1 `i ]
[e $ < _i -> 3 `i 900  ]
[e :U 901 ]
"178
}
[; ;main.c: 178: }
[; ;main.c: 179: Hot_Flag = 0;
"179
[e = _Hot_Flag -> 0 `i ]
"180
}
[e :U 899 ]
[; ;main.c: 180: }
[; ;main.c: 182: if(Cold_Flag == 1)
"182
[e $ ! == _Cold_Flag -> 1 `i 903  ]
[; ;main.c: 183: {
"183
{
[; ;main.c: 184: for(int i = 0; i < 3; i++)
"184
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $ < _i -> 3 `i 904  ]
[e $U 905  ]
"185
[e :U 904 ]
[; ;main.c: 185: {
{
[; ;main.c: 186: _delay((unsigned long)((750)*(4000000/4000.0)));
"186
[e ( __delay (1 -> * -> -> 750 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;main.c: 187: MAX7219_Transfer(0x01, 13);
"187
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 13 `i `uc ]
[; ;main.c: 188: MAX7219_Transfer(0x02, 13);
"188
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 13 `i `uc ]
[; ;main.c: 189: _delay((unsigned long)((500)*(4000000/4000.0)));
"189
[e ( __delay (1 -> * -> -> 500 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;main.c: 190: MAX7219_Transfer(0x01, 15);
"190
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 15 `i `uc ]
[; ;main.c: 191: MAX7219_Transfer(0x02, 15);
"191
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 15 `i `uc ]
"192
}
"184
[e ++ _i -> 1 `i ]
[e $ < _i -> 3 `i 904  ]
[e :U 905 ]
"192
}
[; ;main.c: 192: }
[; ;main.c: 193: Cold_Flag = 0;
"193
[e = _Cold_Flag -> 0 `i ]
"194
}
[e :U 903 ]
[; ;main.c: 194: }
[; ;main.c: 195: }
"195
[e :UE 898 ]
}
"197
[v _UpdateDisplay `(v ~T0 @X0 1 ef ]
"198
{
[; ;main.c: 197: void UpdateDisplay()
[; ;main.c: 198: {
[e :U _UpdateDisplay ]
[f ]
[; ;main.c: 199: if(ADC_H >= 19 && ADC_H <= 28)
"199
[e $ ! && >= -> _ADC_H `i -> 19 `i <= -> _ADC_H `i -> 28 `i 908  ]
[; ;main.c: 200: {
"200
{
[; ;main.c: 201: MAX7219_Transfer(0x01, 0);
"201
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;main.c: 204: if(ADC_H == 20) MAX7219_Transfer(0x02, 1);
"204
[e $ ! == -> _ADC_H `i -> 20 `i 909  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 1 `i `uc ]
[e $U 910  ]
"205
[e :U 909 ]
[; ;main.c: 205: else if (ADC_H == 21) MAX7219_Transfer(0x02, 2);
[e $ ! == -> _ADC_H `i -> 21 `i 911  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 2 `i `uc ]
[e $U 912  ]
"206
[e :U 911 ]
[; ;main.c: 206: else if (ADC_H == 22) MAX7219_Transfer(0x02, 3);
[e $ ! == -> _ADC_H `i -> 22 `i 913  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 3 `i `uc ]
[e $U 914  ]
"207
[e :U 913 ]
[; ;main.c: 207: else if (ADC_H == 23) MAX7219_Transfer(0x02, 4);
[e $ ! == -> _ADC_H `i -> 23 `i 915  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 4 `i `uc ]
[e $U 916  ]
"208
[e :U 915 ]
[; ;main.c: 208: else if (ADC_H == 24) MAX7219_Transfer(0x02, 5);
[e $ ! == -> _ADC_H `i -> 24 `i 917  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 5 `i `uc ]
[e $U 918  ]
"209
[e :U 917 ]
[; ;main.c: 209: else if (ADC_H == 25) MAX7219_Transfer(0x02, 6);
[e $ ! == -> _ADC_H `i -> 25 `i 919  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 6 `i `uc ]
[e $U 920  ]
"210
[e :U 919 ]
[; ;main.c: 210: else if (ADC_H == 26) MAX7219_Transfer(0x02, 7);
[e $ ! == -> _ADC_H `i -> 26 `i 921  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 7 `i `uc ]
[e $U 922  ]
"211
[e :U 921 ]
[; ;main.c: 211: else if (ADC_H == 27) MAX7219_Transfer(0x02, 8);
[e $ ! == -> _ADC_H `i -> 27 `i 923  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 8 `i `uc ]
[e $U 924  ]
"212
[e :U 923 ]
[; ;main.c: 212: else if (ADC_H == 28) MAX7219_Transfer(0x02, 9);
[e $ ! == -> _ADC_H `i -> 28 `i 925  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 9 `i `uc ]
[e $U 926  ]
"213
[e :U 925 ]
[; ;main.c: 213: else MAX7219_Transfer(0x02, 0);
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[e :U 926 ]
[e :U 924 ]
[e :U 922 ]
[e :U 920 ]
[e :U 918 ]
[e :U 916 ]
[e :U 914 ]
[e :U 912 ]
[e :U 910 ]
"214
}
[; ;main.c: 214: }
[e $U 927  ]
"215
[e :U 908 ]
[; ;main.c: 215: else if(ADC_H >= 29 && ADC_H <= 38)
[e $ ! && >= -> _ADC_H `i -> 29 `i <= -> _ADC_H `i -> 38 `i 928  ]
[; ;main.c: 216: {
"216
{
[; ;main.c: 217: MAX7219_Transfer(0x01, 1);
"217
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 1 `i `uc ]
[; ;main.c: 220: if(ADC_H == 30) MAX7219_Transfer(0x02, 1);
"220
[e $ ! == -> _ADC_H `i -> 30 `i 929  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 1 `i `uc ]
[e $U 930  ]
"221
[e :U 929 ]
[; ;main.c: 221: else if (ADC_H == 31) MAX7219_Transfer(0x02, 2);
[e $ ! == -> _ADC_H `i -> 31 `i 931  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 2 `i `uc ]
[e $U 932  ]
"222
[e :U 931 ]
[; ;main.c: 222: else if (ADC_H == 32) MAX7219_Transfer(0x02, 3);
[e $ ! == -> _ADC_H `i -> 32 `i 933  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 3 `i `uc ]
[e $U 934  ]
"223
[e :U 933 ]
[; ;main.c: 223: else if (ADC_H == 33) MAX7219_Transfer(0x02, 4);
[e $ ! == -> _ADC_H `i -> 33 `i 935  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 4 `i `uc ]
[e $U 936  ]
"224
[e :U 935 ]
[; ;main.c: 224: else if (ADC_H == 34) MAX7219_Transfer(0x02, 5);
[e $ ! == -> _ADC_H `i -> 34 `i 937  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 5 `i `uc ]
[e $U 938  ]
"225
[e :U 937 ]
[; ;main.c: 225: else if (ADC_H == 35) MAX7219_Transfer(0x02, 6);
[e $ ! == -> _ADC_H `i -> 35 `i 939  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 6 `i `uc ]
[e $U 940  ]
"226
[e :U 939 ]
[; ;main.c: 226: else if (ADC_H == 36) MAX7219_Transfer(0x02, 7);
[e $ ! == -> _ADC_H `i -> 36 `i 941  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 7 `i `uc ]
[e $U 942  ]
"227
[e :U 941 ]
[; ;main.c: 227: else if (ADC_H == 37) MAX7219_Transfer(0x02, 8);
[e $ ! == -> _ADC_H `i -> 37 `i 943  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 8 `i `uc ]
[e $U 944  ]
"228
[e :U 943 ]
[; ;main.c: 228: else if (ADC_H == 38) MAX7219_Transfer(0x02, 9);
[e $ ! == -> _ADC_H `i -> 38 `i 945  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 9 `i `uc ]
[e $U 946  ]
"229
[e :U 945 ]
[; ;main.c: 229: else MAX7219_Transfer(0x02, 0);
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[e :U 946 ]
[e :U 944 ]
[e :U 942 ]
[e :U 940 ]
[e :U 938 ]
[e :U 936 ]
[e :U 934 ]
[e :U 932 ]
[e :U 930 ]
"230
}
[; ;main.c: 230: }
[e $U 947  ]
"231
[e :U 928 ]
[; ;main.c: 231: else if(ADC_H >= 39 && ADC_H <= 48)
[e $ ! && >= -> _ADC_H `i -> 39 `i <= -> _ADC_H `i -> 48 `i 948  ]
[; ;main.c: 232: {
"232
{
[; ;main.c: 233: MAX7219_Transfer(0x01, 2);
"233
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 2 `i `uc ]
[; ;main.c: 236: if(ADC_H == 40) MAX7219_Transfer(0x02, 1);
"236
[e $ ! == -> _ADC_H `i -> 40 `i 949  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 1 `i `uc ]
[e $U 950  ]
"237
[e :U 949 ]
[; ;main.c: 237: else if (ADC_H == 41) MAX7219_Transfer(0x02, 2);
[e $ ! == -> _ADC_H `i -> 41 `i 951  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 2 `i `uc ]
[e $U 952  ]
"238
[e :U 951 ]
[; ;main.c: 238: else if (ADC_H == 42) MAX7219_Transfer(0x02, 3);
[e $ ! == -> _ADC_H `i -> 42 `i 953  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 3 `i `uc ]
[e $U 954  ]
"239
[e :U 953 ]
[; ;main.c: 239: else if (ADC_H == 43) MAX7219_Transfer(0x02, 4);
[e $ ! == -> _ADC_H `i -> 43 `i 955  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 4 `i `uc ]
[e $U 956  ]
"240
[e :U 955 ]
[; ;main.c: 240: else if (ADC_H == 44) MAX7219_Transfer(0x02, 5);
[e $ ! == -> _ADC_H `i -> 44 `i 957  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 5 `i `uc ]
[e $U 958  ]
"241
[e :U 957 ]
[; ;main.c: 241: else if (ADC_H == 45) MAX7219_Transfer(0x02, 6);
[e $ ! == -> _ADC_H `i -> 45 `i 959  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 6 `i `uc ]
[e $U 960  ]
"242
[e :U 959 ]
[; ;main.c: 242: else if (ADC_H == 46) MAX7219_Transfer(0x02, 7);
[e $ ! == -> _ADC_H `i -> 46 `i 961  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 7 `i `uc ]
[e $U 962  ]
"243
[e :U 961 ]
[; ;main.c: 243: else if (ADC_H == 47) MAX7219_Transfer(0x02, 8);
[e $ ! == -> _ADC_H `i -> 47 `i 963  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 8 `i `uc ]
[e $U 964  ]
"244
[e :U 963 ]
[; ;main.c: 244: else if (ADC_H == 48) MAX7219_Transfer(0x02, 9);
[e $ ! == -> _ADC_H `i -> 48 `i 965  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 9 `i `uc ]
[e $U 966  ]
"245
[e :U 965 ]
[; ;main.c: 245: else MAX7219_Transfer(0x02, 0);
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[e :U 966 ]
[e :U 964 ]
[e :U 962 ]
[e :U 960 ]
[e :U 958 ]
[e :U 956 ]
[e :U 954 ]
[e :U 952 ]
[e :U 950 ]
"246
}
[; ;main.c: 246: }
[e $U 967  ]
"247
[e :U 948 ]
[; ;main.c: 247: else if(ADC_H >= 49 && ADC_H <= 58)
[e $ ! && >= -> _ADC_H `i -> 49 `i <= -> _ADC_H `i -> 58 `i 968  ]
[; ;main.c: 248: {
"248
{
[; ;main.c: 249: MAX7219_Transfer(0x01, 3);
"249
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 3 `i `uc ]
[; ;main.c: 252: if(ADC_H == 50) MAX7219_Transfer(0x02, 1);
"252
[e $ ! == -> _ADC_H `i -> 50 `i 969  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 1 `i `uc ]
[e $U 970  ]
"253
[e :U 969 ]
[; ;main.c: 253: else if (ADC_H == 51) MAX7219_Transfer(0x02, 2);
[e $ ! == -> _ADC_H `i -> 51 `i 971  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 2 `i `uc ]
[e $U 972  ]
"254
[e :U 971 ]
[; ;main.c: 254: else if (ADC_H == 52) MAX7219_Transfer(0x02, 3);
[e $ ! == -> _ADC_H `i -> 52 `i 973  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 3 `i `uc ]
[e $U 974  ]
"255
[e :U 973 ]
[; ;main.c: 255: else if (ADC_H == 53) MAX7219_Transfer(0x02, 4);
[e $ ! == -> _ADC_H `i -> 53 `i 975  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 4 `i `uc ]
[e $U 976  ]
"256
[e :U 975 ]
[; ;main.c: 256: else if (ADC_H == 54) MAX7219_Transfer(0x02, 5);
[e $ ! == -> _ADC_H `i -> 54 `i 977  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 5 `i `uc ]
[e $U 978  ]
"257
[e :U 977 ]
[; ;main.c: 257: else if (ADC_H == 55) MAX7219_Transfer(0x02, 6);
[e $ ! == -> _ADC_H `i -> 55 `i 979  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 6 `i `uc ]
[e $U 980  ]
"258
[e :U 979 ]
[; ;main.c: 258: else if (ADC_H == 56) MAX7219_Transfer(0x02, 7);
[e $ ! == -> _ADC_H `i -> 56 `i 981  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 7 `i `uc ]
[e $U 982  ]
"259
[e :U 981 ]
[; ;main.c: 259: else if (ADC_H == 57) MAX7219_Transfer(0x02, 8);
[e $ ! == -> _ADC_H `i -> 57 `i 983  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 8 `i `uc ]
[e $U 984  ]
"260
[e :U 983 ]
[; ;main.c: 260: else if (ADC_H == 58) MAX7219_Transfer(0x02, 9);
[e $ ! == -> _ADC_H `i -> 58 `i 985  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 9 `i `uc ]
[e $U 986  ]
"261
[e :U 985 ]
[; ;main.c: 261: else MAX7219_Transfer(0x02, 0);
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[e :U 986 ]
[e :U 984 ]
[e :U 982 ]
[e :U 980 ]
[e :U 978 ]
[e :U 976 ]
[e :U 974 ]
[e :U 972 ]
[e :U 970 ]
"262
}
[; ;main.c: 262: }
[e $U 987  ]
"263
[e :U 968 ]
[; ;main.c: 263: else if(ADC_H >= 59 && ADC_H <= 68)
[e $ ! && >= -> _ADC_H `i -> 59 `i <= -> _ADC_H `i -> 68 `i 988  ]
[; ;main.c: 264: {
"264
{
[; ;main.c: 265: MAX7219_Transfer(0x01, 4);
"265
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 4 `i `uc ]
[; ;main.c: 268: if(ADC_H == 60) MAX7219_Transfer(0x02, 1);
"268
[e $ ! == -> _ADC_H `i -> 60 `i 989  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 1 `i `uc ]
[e $U 990  ]
"269
[e :U 989 ]
[; ;main.c: 269: else if (ADC_H == 61) MAX7219_Transfer(0x02, 2);
[e $ ! == -> _ADC_H `i -> 61 `i 991  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 2 `i `uc ]
[e $U 992  ]
"270
[e :U 991 ]
[; ;main.c: 270: else if (ADC_H == 62) MAX7219_Transfer(0x02, 3);
[e $ ! == -> _ADC_H `i -> 62 `i 993  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 3 `i `uc ]
[e $U 994  ]
"271
[e :U 993 ]
[; ;main.c: 271: else if (ADC_H == 63) MAX7219_Transfer(0x02, 4);
[e $ ! == -> _ADC_H `i -> 63 `i 995  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 4 `i `uc ]
[e $U 996  ]
"272
[e :U 995 ]
[; ;main.c: 272: else if (ADC_H == 64) MAX7219_Transfer(0x02, 5);
[e $ ! == -> _ADC_H `i -> 64 `i 997  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 5 `i `uc ]
[e $U 998  ]
"273
[e :U 997 ]
[; ;main.c: 273: else if (ADC_H == 65) MAX7219_Transfer(0x02, 6);
[e $ ! == -> _ADC_H `i -> 65 `i 999  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 6 `i `uc ]
[e $U 1000  ]
"274
[e :U 999 ]
[; ;main.c: 274: else if (ADC_H == 66) MAX7219_Transfer(0x02, 7);
[e $ ! == -> _ADC_H `i -> 66 `i 1001  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 7 `i `uc ]
[e $U 1002  ]
"275
[e :U 1001 ]
[; ;main.c: 275: else if (ADC_H == 67) MAX7219_Transfer(0x02, 8);
[e $ ! == -> _ADC_H `i -> 67 `i 1003  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 8 `i `uc ]
[e $U 1004  ]
"276
[e :U 1003 ]
[; ;main.c: 276: else if (ADC_H == 68) MAX7219_Transfer(0x02, 9);
[e $ ! == -> _ADC_H `i -> 68 `i 1005  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 9 `i `uc ]
[e $U 1006  ]
"277
[e :U 1005 ]
[; ;main.c: 277: else MAX7219_Transfer(0x02, 0);
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[e :U 1006 ]
[e :U 1004 ]
[e :U 1002 ]
[e :U 1000 ]
[e :U 998 ]
[e :U 996 ]
[e :U 994 ]
[e :U 992 ]
[e :U 990 ]
"278
}
[; ;main.c: 278: }
[e $U 1007  ]
"279
[e :U 988 ]
[; ;main.c: 279: else if(ADC_H >= 69 && ADC_H <= 78)
[e $ ! && >= -> _ADC_H `i -> 69 `i <= -> _ADC_H `i -> 78 `i 1008  ]
[; ;main.c: 280: {
"280
{
[; ;main.c: 281: MAX7219_Transfer(0x01, 5);
"281
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 5 `i `uc ]
[; ;main.c: 284: if(ADC_H == 70) MAX7219_Transfer(0x02, 1);
"284
[e $ ! == -> _ADC_H `i -> 70 `i 1009  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 1 `i `uc ]
[e $U 1010  ]
"285
[e :U 1009 ]
[; ;main.c: 285: else if (ADC_H == 71) MAX7219_Transfer(0x02, 2);
[e $ ! == -> _ADC_H `i -> 71 `i 1011  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 2 `i `uc ]
[e $U 1012  ]
"286
[e :U 1011 ]
[; ;main.c: 286: else if (ADC_H == 72) MAX7219_Transfer(0x02, 3);
[e $ ! == -> _ADC_H `i -> 72 `i 1013  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 3 `i `uc ]
[e $U 1014  ]
"287
[e :U 1013 ]
[; ;main.c: 287: else if (ADC_H == 73) MAX7219_Transfer(0x02, 4);
[e $ ! == -> _ADC_H `i -> 73 `i 1015  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 4 `i `uc ]
[e $U 1016  ]
"288
[e :U 1015 ]
[; ;main.c: 288: else if (ADC_H == 74) MAX7219_Transfer(0x02, 5);
[e $ ! == -> _ADC_H `i -> 74 `i 1017  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 5 `i `uc ]
[e $U 1018  ]
"289
[e :U 1017 ]
[; ;main.c: 289: else if (ADC_H == 75) MAX7219_Transfer(0x02, 6);
[e $ ! == -> _ADC_H `i -> 75 `i 1019  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 6 `i `uc ]
[e $U 1020  ]
"290
[e :U 1019 ]
[; ;main.c: 290: else if (ADC_H == 76) MAX7219_Transfer(0x02, 7);
[e $ ! == -> _ADC_H `i -> 76 `i 1021  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 7 `i `uc ]
[e $U 1022  ]
"291
[e :U 1021 ]
[; ;main.c: 291: else if (ADC_H == 77) MAX7219_Transfer(0x02, 8);
[e $ ! == -> _ADC_H `i -> 77 `i 1023  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 8 `i `uc ]
[e $U 1024  ]
"292
[e :U 1023 ]
[; ;main.c: 292: else if (ADC_H == 78) MAX7219_Transfer(0x02, 9);
[e $ ! == -> _ADC_H `i -> 78 `i 1025  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 9 `i `uc ]
[e $U 1026  ]
"293
[e :U 1025 ]
[; ;main.c: 293: else MAX7219_Transfer(0x02, 0);
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[e :U 1026 ]
[e :U 1024 ]
[e :U 1022 ]
[e :U 1020 ]
[e :U 1018 ]
[e :U 1016 ]
[e :U 1014 ]
[e :U 1012 ]
[e :U 1010 ]
"294
}
[; ;main.c: 294: }
[e $U 1027  ]
"295
[e :U 1008 ]
[; ;main.c: 295: else if(ADC_H >= 79 && ADC_H <= 88)
[e $ ! && >= -> _ADC_H `i -> 79 `i <= -> _ADC_H `i -> 88 `i 1028  ]
[; ;main.c: 296: {
"296
{
[; ;main.c: 297: MAX7219_Transfer(0x01, 6);
"297
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 6 `i `uc ]
[; ;main.c: 300: if(ADC_H == 80) MAX7219_Transfer(0x02, 1);
"300
[e $ ! == -> _ADC_H `i -> 80 `i 1029  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 1 `i `uc ]
[e $U 1030  ]
"301
[e :U 1029 ]
[; ;main.c: 301: else if (ADC_H == 81) MAX7219_Transfer(0x02, 2);
[e $ ! == -> _ADC_H `i -> 81 `i 1031  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 2 `i `uc ]
[e $U 1032  ]
"302
[e :U 1031 ]
[; ;main.c: 302: else if (ADC_H == 82) MAX7219_Transfer(0x02, 3);
[e $ ! == -> _ADC_H `i -> 82 `i 1033  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 3 `i `uc ]
[e $U 1034  ]
"303
[e :U 1033 ]
[; ;main.c: 303: else if (ADC_H == 83) MAX7219_Transfer(0x02, 4);
[e $ ! == -> _ADC_H `i -> 83 `i 1035  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 4 `i `uc ]
[e $U 1036  ]
"304
[e :U 1035 ]
[; ;main.c: 304: else if (ADC_H == 84) MAX7219_Transfer(0x02, 5);
[e $ ! == -> _ADC_H `i -> 84 `i 1037  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 5 `i `uc ]
[e $U 1038  ]
"305
[e :U 1037 ]
[; ;main.c: 305: else if (ADC_H == 85) MAX7219_Transfer(0x02, 6);
[e $ ! == -> _ADC_H `i -> 85 `i 1039  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 6 `i `uc ]
[e $U 1040  ]
"306
[e :U 1039 ]
[; ;main.c: 306: else if (ADC_H == 86) MAX7219_Transfer(0x02, 7);
[e $ ! == -> _ADC_H `i -> 86 `i 1041  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 7 `i `uc ]
[e $U 1042  ]
"307
[e :U 1041 ]
[; ;main.c: 307: else if (ADC_H == 87) MAX7219_Transfer(0x02, 8);
[e $ ! == -> _ADC_H `i -> 87 `i 1043  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 8 `i `uc ]
[e $U 1044  ]
"308
[e :U 1043 ]
[; ;main.c: 308: else if (ADC_H == 88) MAX7219_Transfer(0x02, 9);
[e $ ! == -> _ADC_H `i -> 88 `i 1045  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 9 `i `uc ]
[e $U 1046  ]
"309
[e :U 1045 ]
[; ;main.c: 309: else MAX7219_Transfer(0x02, 0);
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[e :U 1046 ]
[e :U 1044 ]
[e :U 1042 ]
[e :U 1040 ]
[e :U 1038 ]
[e :U 1036 ]
[e :U 1034 ]
[e :U 1032 ]
[e :U 1030 ]
"310
}
[; ;main.c: 310: }
[e $U 1047  ]
"311
[e :U 1028 ]
[; ;main.c: 311: else if(ADC_H >= 89 && ADC_H <= 98)
[e $ ! && >= -> _ADC_H `i -> 89 `i <= -> _ADC_H `i -> 98 `i 1048  ]
[; ;main.c: 312: {
"312
{
[; ;main.c: 313: MAX7219_Transfer(0x01, 7);
"313
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 7 `i `uc ]
[; ;main.c: 316: if(ADC_H == 90) MAX7219_Transfer(0x02, 1);
"316
[e $ ! == -> _ADC_H `i -> 90 `i 1049  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 1 `i `uc ]
[e $U 1050  ]
"317
[e :U 1049 ]
[; ;main.c: 317: else if (ADC_H == 91) MAX7219_Transfer(0x02, 2);
[e $ ! == -> _ADC_H `i -> 91 `i 1051  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 2 `i `uc ]
[e $U 1052  ]
"318
[e :U 1051 ]
[; ;main.c: 318: else if (ADC_H == 92) MAX7219_Transfer(0x02, 3);
[e $ ! == -> _ADC_H `i -> 92 `i 1053  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 3 `i `uc ]
[e $U 1054  ]
"319
[e :U 1053 ]
[; ;main.c: 319: else if (ADC_H == 93) MAX7219_Transfer(0x02, 4);
[e $ ! == -> _ADC_H `i -> 93 `i 1055  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 4 `i `uc ]
[e $U 1056  ]
"320
[e :U 1055 ]
[; ;main.c: 320: else if (ADC_H == 94) MAX7219_Transfer(0x02, 5);
[e $ ! == -> _ADC_H `i -> 94 `i 1057  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 5 `i `uc ]
[e $U 1058  ]
"321
[e :U 1057 ]
[; ;main.c: 321: else if (ADC_H == 95) MAX7219_Transfer(0x02, 6);
[e $ ! == -> _ADC_H `i -> 95 `i 1059  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 6 `i `uc ]
[e $U 1060  ]
"322
[e :U 1059 ]
[; ;main.c: 322: else if (ADC_H == 96) MAX7219_Transfer(0x02, 7);
[e $ ! == -> _ADC_H `i -> 96 `i 1061  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 7 `i `uc ]
[e $U 1062  ]
"323
[e :U 1061 ]
[; ;main.c: 323: else if (ADC_H == 97) MAX7219_Transfer(0x02, 8);
[e $ ! == -> _ADC_H `i -> 97 `i 1063  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 8 `i `uc ]
[e $U 1064  ]
"324
[e :U 1063 ]
[; ;main.c: 324: else if (ADC_H == 98) MAX7219_Transfer(0x02, 9);
[e $ ! == -> _ADC_H `i -> 98 `i 1065  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 9 `i `uc ]
[e $U 1066  ]
"325
[e :U 1065 ]
[; ;main.c: 325: else MAX7219_Transfer(0x02, 0);
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[e :U 1066 ]
[e :U 1064 ]
[e :U 1062 ]
[e :U 1060 ]
[e :U 1058 ]
[e :U 1056 ]
[e :U 1054 ]
[e :U 1052 ]
[e :U 1050 ]
"326
}
[; ;main.c: 326: }
[e $U 1067  ]
"327
[e :U 1048 ]
[; ;main.c: 327: else if(ADC_H >= 99 && ADC_H <= 108)
[e $ ! && >= -> _ADC_H `i -> 99 `i <= -> _ADC_H `i -> 108 `i 1068  ]
[; ;main.c: 328: {
"328
{
[; ;main.c: 329: MAX7219_Transfer(0x01, 8);
"329
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 8 `i `uc ]
[; ;main.c: 332: if(ADC_H == 100) MAX7219_Transfer(0x02, 1);
"332
[e $ ! == -> _ADC_H `i -> 100 `i 1069  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 1 `i `uc ]
[e $U 1070  ]
"333
[e :U 1069 ]
[; ;main.c: 333: else if (ADC_H == 101) MAX7219_Transfer(0x02, 2);
[e $ ! == -> _ADC_H `i -> 101 `i 1071  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 2 `i `uc ]
[e $U 1072  ]
"334
[e :U 1071 ]
[; ;main.c: 334: else if (ADC_H == 102) MAX7219_Transfer(0x02, 3);
[e $ ! == -> _ADC_H `i -> 102 `i 1073  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 3 `i `uc ]
[e $U 1074  ]
"335
[e :U 1073 ]
[; ;main.c: 335: else if (ADC_H == 103) MAX7219_Transfer(0x02, 4);
[e $ ! == -> _ADC_H `i -> 103 `i 1075  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 4 `i `uc ]
[e $U 1076  ]
"336
[e :U 1075 ]
[; ;main.c: 336: else if (ADC_H == 104) MAX7219_Transfer(0x02, 5);
[e $ ! == -> _ADC_H `i -> 104 `i 1077  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 5 `i `uc ]
[e $U 1078  ]
"337
[e :U 1077 ]
[; ;main.c: 337: else if (ADC_H == 105) MAX7219_Transfer(0x02, 6);
[e $ ! == -> _ADC_H `i -> 105 `i 1079  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 6 `i `uc ]
[e $U 1080  ]
"338
[e :U 1079 ]
[; ;main.c: 338: else if (ADC_H == 106) MAX7219_Transfer(0x02, 7);
[e $ ! == -> _ADC_H `i -> 106 `i 1081  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 7 `i `uc ]
[e $U 1082  ]
"339
[e :U 1081 ]
[; ;main.c: 339: else if (ADC_H == 107) MAX7219_Transfer(0x02, 8);
[e $ ! == -> _ADC_H `i -> 107 `i 1083  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 8 `i `uc ]
[e $U 1084  ]
"340
[e :U 1083 ]
[; ;main.c: 340: else if (ADC_H == 108) MAX7219_Transfer(0x02, 9);
[e $ ! == -> _ADC_H `i -> 108 `i 1085  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 9 `i `uc ]
[e $U 1086  ]
"341
[e :U 1085 ]
[; ;main.c: 341: else MAX7219_Transfer(0x02, 0);
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[e :U 1086 ]
[e :U 1084 ]
[e :U 1082 ]
[e :U 1080 ]
[e :U 1078 ]
[e :U 1076 ]
[e :U 1074 ]
[e :U 1072 ]
[e :U 1070 ]
"342
}
[; ;main.c: 342: }
[e $U 1087  ]
"343
[e :U 1068 ]
[; ;main.c: 343: else if(ADC_H >= 109 && ADC_H <= 118)
[e $ ! && >= -> _ADC_H `i -> 109 `i <= -> _ADC_H `i -> 118 `i 1088  ]
[; ;main.c: 344: {
"344
{
[; ;main.c: 345: MAX7219_Transfer(0x01, 8);
"345
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 8 `i `uc ]
[; ;main.c: 348: if(ADC_H == 110) MAX7219_Transfer(0x02, 1);
"348
[e $ ! == -> _ADC_H `i -> 110 `i 1089  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 1 `i `uc ]
[e $U 1090  ]
"349
[e :U 1089 ]
[; ;main.c: 349: else if (ADC_H == 111) MAX7219_Transfer(0x02, 2);
[e $ ! == -> _ADC_H `i -> 111 `i 1091  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 2 `i `uc ]
[e $U 1092  ]
"350
[e :U 1091 ]
[; ;main.c: 350: else if (ADC_H == 112) MAX7219_Transfer(0x02, 3);
[e $ ! == -> _ADC_H `i -> 112 `i 1093  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 3 `i `uc ]
[e $U 1094  ]
"351
[e :U 1093 ]
[; ;main.c: 351: else if (ADC_H == 113) MAX7219_Transfer(0x02, 4);
[e $ ! == -> _ADC_H `i -> 113 `i 1095  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 4 `i `uc ]
[e $U 1096  ]
"352
[e :U 1095 ]
[; ;main.c: 352: else if (ADC_H == 114) MAX7219_Transfer(0x02, 5);
[e $ ! == -> _ADC_H `i -> 114 `i 1097  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 5 `i `uc ]
[e $U 1098  ]
"353
[e :U 1097 ]
[; ;main.c: 353: else if (ADC_H == 115) MAX7219_Transfer(0x02, 6);
[e $ ! == -> _ADC_H `i -> 115 `i 1099  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 6 `i `uc ]
[e $U 1100  ]
"354
[e :U 1099 ]
[; ;main.c: 354: else if (ADC_H == 116) MAX7219_Transfer(0x02, 7);
[e $ ! == -> _ADC_H `i -> 116 `i 1101  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 7 `i `uc ]
[e $U 1102  ]
"355
[e :U 1101 ]
[; ;main.c: 355: else if (ADC_H == 117) MAX7219_Transfer(0x02, 8);
[e $ ! == -> _ADC_H `i -> 117 `i 1103  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 8 `i `uc ]
[e $U 1104  ]
"356
[e :U 1103 ]
[; ;main.c: 356: else if (ADC_H == 118) MAX7219_Transfer(0x02, 9);
[e $ ! == -> _ADC_H `i -> 118 `i 1105  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 9 `i `uc ]
[e $U 1106  ]
"357
[e :U 1105 ]
[; ;main.c: 357: else MAX7219_Transfer(0x02, 0);
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[e :U 1106 ]
[e :U 1104 ]
[e :U 1102 ]
[e :U 1100 ]
[e :U 1098 ]
[e :U 1096 ]
[e :U 1094 ]
[e :U 1092 ]
[e :U 1090 ]
"358
}
[; ;main.c: 358: }
[e $U 1107  ]
"359
[e :U 1088 ]
[; ;main.c: 359: else if(ADC_H >= 119 && ADC_H <= 128)
[e $ ! && >= -> _ADC_H `i -> 119 `i <= -> _ADC_H `i -> 128 `i 1108  ]
[; ;main.c: 360: {
"360
{
[; ;main.c: 361: MAX7219_Transfer(0x01, 9);
"361
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 9 `i `uc ]
[; ;main.c: 364: if(ADC_H == 120) MAX7219_Transfer(0x02, 1);
"364
[e $ ! == -> _ADC_H `i -> 120 `i 1109  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 1 `i `uc ]
[e $U 1110  ]
"365
[e :U 1109 ]
[; ;main.c: 365: else if (ADC_H == 121) MAX7219_Transfer(0x02, 2);
[e $ ! == -> _ADC_H `i -> 121 `i 1111  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 2 `i `uc ]
[e $U 1112  ]
"366
[e :U 1111 ]
[; ;main.c: 366: else if (ADC_H == 122) MAX7219_Transfer(0x02, 3);
[e $ ! == -> _ADC_H `i -> 122 `i 1113  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 3 `i `uc ]
[e $U 1114  ]
"367
[e :U 1113 ]
[; ;main.c: 367: else if (ADC_H == 123) MAX7219_Transfer(0x02, 4);
[e $ ! == -> _ADC_H `i -> 123 `i 1115  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 4 `i `uc ]
[e $U 1116  ]
"368
[e :U 1115 ]
[; ;main.c: 368: else if (ADC_H == 124) MAX7219_Transfer(0x02, 5);
[e $ ! == -> _ADC_H `i -> 124 `i 1117  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 5 `i `uc ]
[e $U 1118  ]
"369
[e :U 1117 ]
[; ;main.c: 369: else if (ADC_H == 125) MAX7219_Transfer(0x02, 6);
[e $ ! == -> _ADC_H `i -> 125 `i 1119  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 6 `i `uc ]
[e $U 1120  ]
"370
[e :U 1119 ]
[; ;main.c: 370: else if (ADC_H == 126) MAX7219_Transfer(0x02, 7);
[e $ ! == -> _ADC_H `i -> 126 `i 1121  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 7 `i `uc ]
[e $U 1122  ]
"371
[e :U 1121 ]
[; ;main.c: 371: else if (ADC_H == 127) MAX7219_Transfer(0x02, 8);
[e $ ! == -> _ADC_H `i -> 127 `i 1123  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 8 `i `uc ]
[e $U 1124  ]
"372
[e :U 1123 ]
[; ;main.c: 372: else if (ADC_H == 128) MAX7219_Transfer(0x02, 9);
[e $ ! == -> _ADC_H `i -> 128 `i 1125  ]
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 9 `i `uc ]
[e $U 1126  ]
"373
[e :U 1125 ]
[; ;main.c: 373: else MAX7219_Transfer(0x02, 0);
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 0 `i `uc ]
[e :U 1126 ]
[e :U 1124 ]
[e :U 1122 ]
[e :U 1120 ]
[e :U 1118 ]
[e :U 1116 ]
[e :U 1114 ]
[e :U 1112 ]
[e :U 1110 ]
"374
}
[; ;main.c: 374: }
[e $U 1127  ]
"375
[e :U 1108 ]
[; ;main.c: 375: else
[; ;main.c: 376: {
"376
{
[; ;main.c: 377: MAX7219_Transfer(0x01, 11);
"377
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 11 `i `uc ]
[; ;main.c: 378: MAX7219_Transfer(0x02, 11);
"378
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 11 `i `uc ]
"379
}
[e :U 1127 ]
[e :U 1107 ]
[e :U 1087 ]
[e :U 1067 ]
[e :U 1047 ]
[e :U 1027 ]
[e :U 1007 ]
[e :U 987 ]
[e :U 967 ]
[e :U 947 ]
[e :U 927 ]
[; ;main.c: 379: }
[; ;main.c: 381: if(ADC_H >= 123)
"381
[e $ ! >= -> _ADC_H `i -> 123 `i 1128  ]
[; ;main.c: 382: {
"382
{
[; ;main.c: 383: Hot_Flag = 1;
"383
[e = _Hot_Flag -> 1 `i ]
[; ;main.c: 384: WarningFlash();
"384
[e ( _WarningFlash ..  ]
"385
}
[e :U 1128 ]
[; ;main.c: 385: }
[; ;main.c: 387: if(ADC_H <= 59)
"387
[e $ ! <= -> _ADC_H `i -> 59 `i 1129  ]
[; ;main.c: 388: {
"388
{
[; ;main.c: 389: Cold_Flag = 1;
"389
[e = _Cold_Flag -> 1 `i ]
[; ;main.c: 390: WarningFlash();
"390
[e ( _WarningFlash ..  ]
"391
}
[e :U 1129 ]
[; ;main.c: 391: }
[; ;main.c: 392: }
"392
[e :UE 907 ]
}
"394
[v _TestDisplay `(v ~T0 @X0 1 ef ]
"395
{
[; ;main.c: 394: void TestDisplay()
[; ;main.c: 395: {
[e :U _TestDisplay ]
[f ]
"396
[v _i `i ~T0 @X0 1 a ]
[; ;main.c: 396: int i = 0;
[e = _i -> 0 `i ]
"397
[v _j `i ~T0 @X0 1 a ]
[; ;main.c: 397: int j = 0;
[e = _j -> 0 `i ]
[; ;main.c: 399: _delay((unsigned long)((500)*(4000000/4000.0)));
"399
[e ( __delay (1 -> * -> -> 500 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;main.c: 400: MAX7219_Transfer(0x01, 14);
"400
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 14 `i `uc ]
[; ;main.c: 401: MAX7219_Transfer(0x02, 14);
"401
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 14 `i `uc ]
[; ;main.c: 402: _delay((unsigned long)((500)*(4000000/4000.0)));
"402
[e ( __delay (1 -> * -> -> 500 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;main.c: 405: for(i = 0; i < 10; i++)
"405
{
[e = _i -> 0 `i ]
[e $ < _i -> 10 `i 1131  ]
[e $U 1132  ]
"406
[e :U 1131 ]
[; ;main.c: 406: {
{
[; ;main.c: 407: MAX7219_Transfer(0x0A, 0x00);
"407
[e ( _MAX7219_Transfer (2 , -> -> 10 `i `uc -> -> 0 `i `uc ]
[; ;main.c: 408: switch(i)
"408
[e $U 1135  ]
[; ;main.c: 409: {
"409
{
[; ;main.c: 410: case 0:
"410
[e :U 1136 ]
[; ;main.c: 411: MAX7219_Transfer(0x0A, 0x01);
"411
[e ( _MAX7219_Transfer (2 , -> -> 10 `i `uc -> -> 1 `i `uc ]
[; ;main.c: 412: break;
"412
[e $U 1134  ]
[; ;main.c: 413: case 1:
"413
[e :U 1137 ]
[; ;main.c: 414: MAX7219_Transfer(0x0A, 0x03);
"414
[e ( _MAX7219_Transfer (2 , -> -> 10 `i `uc -> -> 3 `i `uc ]
[; ;main.c: 415: break;
"415
[e $U 1134  ]
[; ;main.c: 416: case 2:
"416
[e :U 1138 ]
[; ;main.c: 417: MAX7219_Transfer(0x0A, 0x05);
"417
[e ( _MAX7219_Transfer (2 , -> -> 10 `i `uc -> -> 5 `i `uc ]
[; ;main.c: 418: break;
"418
[e $U 1134  ]
[; ;main.c: 419: case 3:
"419
[e :U 1139 ]
[; ;main.c: 420: MAX7219_Transfer(0x0A, 0x07);
"420
[e ( _MAX7219_Transfer (2 , -> -> 10 `i `uc -> -> 7 `i `uc ]
[; ;main.c: 421: break;
"421
[e $U 1134  ]
[; ;main.c: 422: case 4:
"422
[e :U 1140 ]
[; ;main.c: 423: MAX7219_Transfer(0x0A, 0x09);
"423
[e ( _MAX7219_Transfer (2 , -> -> 10 `i `uc -> -> 9 `i `uc ]
[; ;main.c: 424: break;
"424
[e $U 1134  ]
[; ;main.c: 425: case 5:
"425
[e :U 1141 ]
[; ;main.c: 426: MAX7219_Transfer(0x0A, 0x0B);
"426
[e ( _MAX7219_Transfer (2 , -> -> 10 `i `uc -> -> 11 `i `uc ]
[; ;main.c: 427: break;
"427
[e $U 1134  ]
[; ;main.c: 428: case 6:
"428
[e :U 1142 ]
[; ;main.c: 429: MAX7219_Transfer(0x0A, 0x0C);
"429
[e ( _MAX7219_Transfer (2 , -> -> 10 `i `uc -> -> 12 `i `uc ]
[; ;main.c: 430: break;
"430
[e $U 1134  ]
[; ;main.c: 431: case 7:
"431
[e :U 1143 ]
[; ;main.c: 432: MAX7219_Transfer(0x0A, 0x0D);
"432
[e ( _MAX7219_Transfer (2 , -> -> 10 `i `uc -> -> 13 `i `uc ]
[; ;main.c: 433: break;
"433
[e $U 1134  ]
[; ;main.c: 434: case 8:
"434
[e :U 1144 ]
[; ;main.c: 435: MAX7219_Transfer(0x0A, 0x0E);
"435
[e ( _MAX7219_Transfer (2 , -> -> 10 `i `uc -> -> 14 `i `uc ]
[; ;main.c: 436: break;
"436
[e $U 1134  ]
[; ;main.c: 437: case 9:
"437
[e :U 1145 ]
[; ;main.c: 438: MAX7219_Transfer(0x0A, 0x0F);
"438
[e ( _MAX7219_Transfer (2 , -> -> 10 `i `uc -> -> 15 `i `uc ]
[; ;main.c: 439: break;
"439
[e $U 1134  ]
[; ;main.c: 440: default:
"440
[e :U 1146 ]
[; ;main.c: 441: MAX7219_Transfer(0x0A, 0x0F);
"441
[e ( _MAX7219_Transfer (2 , -> -> 10 `i `uc -> -> 15 `i `uc ]
[; ;main.c: 442: break;
"442
[e $U 1134  ]
"443
}
[; ;main.c: 443: }
[e $U 1134  ]
"408
[e :U 1135 ]
[e [\ _i , $ -> 0 `i 1136
 , $ -> 1 `i 1137
 , $ -> 2 `i 1138
 , $ -> 3 `i 1139
 , $ -> 4 `i 1140
 , $ -> 5 `i 1141
 , $ -> 6 `i 1142
 , $ -> 7 `i 1143
 , $ -> 8 `i 1144
 , $ -> 9 `i 1145
 1146 ]
"443
[e :U 1134 ]
[; ;main.c: 445: MAX7219_Transfer(0x01, i);
"445
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> _i `uc ]
[; ;main.c: 446: for(j = 0; j < 10; j++)
"446
{
[e = _j -> 0 `i ]
[e $ < _j -> 10 `i 1147  ]
[e $U 1148  ]
"447
[e :U 1147 ]
[; ;main.c: 447: {
{
[; ;main.c: 448: _delay((unsigned long)((25)*(4000000/4000.0)));
"448
[e ( __delay (1 -> * -> -> 25 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;main.c: 449: MAX7219_Transfer(0x02, j);
"449
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> _j `uc ]
"450
}
"446
[e ++ _j -> 1 `i ]
[e $ < _j -> 10 `i 1147  ]
[e :U 1148 ]
"450
}
"451
}
"405
[e ++ _i -> 1 `i ]
[e $ < _i -> 10 `i 1131  ]
[e :U 1132 ]
"451
}
[; ;main.c: 450: }
[; ;main.c: 451: }
[; ;main.c: 453: _delay((unsigned long)((500)*(4000000/4000.0)));
"453
[e ( __delay (1 -> * -> -> 500 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;main.c: 454: MAX7219_Transfer(0x01, 10);
"454
[e ( _MAX7219_Transfer (2 , -> -> 1 `i `uc -> -> 10 `i `uc ]
[; ;main.c: 455: MAX7219_Transfer(0x02, 10);
"455
[e ( _MAX7219_Transfer (2 , -> -> 2 `i `uc -> -> 10 `i `uc ]
[; ;main.c: 456: _delay((unsigned long)((500)*(4000000/4000.0)));
"456
[e ( __delay (1 -> * -> -> 500 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;main.c: 458: MAX7219_Transfer(0x00, 0x00);
"458
[e ( _MAX7219_Transfer (2 , -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;main.c: 459: }
"459
[e :UE 1130 ]
}
"461
[v _SPI_SHIFT_8 `(uc ~T0 @X0 1 ef1`uc ]
"462
{
[; ;main.c: 461: uint8_t SPI_SHIFT_8(uint8_t data)
[; ;main.c: 462: {
[e :U _SPI_SHIFT_8 ]
"461
[v _data `uc ~T0 @X0 1 r1 ]
"462
[f ]
[; ;main.c: 463: SSP1CONbits.WCOL = 0;
"463
[e = . . _SSP1CONbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 464: SSP1BUF = data;
"464
[e = _SSP1BUF _data ]
[; ;main.c: 465: while(SSP1STATbits.BF == 0){}
"465
[e $U 1151  ]
[e :U 1152 ]
{
}
[e :U 1151 ]
[e $ == -> . . _SSP1STATbits 0 0 `i -> 0 `i 1152  ]
[e :U 1153 ]
[; ;main.c: 466: return (SSP1BUF);
"466
[e ) _SSP1BUF ]
[e $UE 1150  ]
[; ;main.c: 467: }
"467
[e :UE 1150 ]
}
