# NMOS 6510 - Dummy fetch behaviour for implied-mode instructions (CLC, CLD, CLI, CLV, DEX, DEY, INX, INY, NOP, SEC, SED, SEI, TAX, TAY, TSX, TXA, TYA, TXS): after opcode fetch the CPU does a dummy read of PC+1. Shows per-cycle sequence and notes "fetch after opcode".

R

3

S

Pushed value

W

(*) fetch after opcode

- 81 -

Stack (software interrupts)
BRK

Cycle

Address-Bus

Data-Bus

Read/Write

1

PC

Opcode fetch

R

2 (*)

PC + 1

Byte after opcode (“Signature”)

R

3

S – 0

Program counter High

W

4

S - 1

Program counter low

W

5

S - 2

Status register

---
Additional information can be found by searching:
- "dummy_fetch_single_byte_accumulator_ops" which expands on single-byte accumulator op fetch behaviour
