[2025-09-18 03:44:50] START suite=qualcomm_srv trace=srv471_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv471_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2639594 heartbeat IPC: 3.788 cumulative IPC: 3.788 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5050526 cumulative IPC: 3.96 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5050526 cumulative IPC: 3.96 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5050527 heartbeat IPC: 4.148 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13724405 heartbeat IPC: 1.153 cumulative IPC: 1.153 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 22309444 heartbeat IPC: 1.165 cumulative IPC: 1.159 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 30906908 heartbeat IPC: 1.163 cumulative IPC: 1.16 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 39467136 heartbeat IPC: 1.168 cumulative IPC: 1.162 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 48020377 heartbeat IPC: 1.169 cumulative IPC: 1.164 (Simulation time: 00 hr 06 min 50 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 56249665 heartbeat IPC: 1.215 cumulative IPC: 1.172 (Simulation time: 00 hr 07 min 52 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 64884427 heartbeat IPC: 1.158 cumulative IPC: 1.17 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 73210087 heartbeat IPC: 1.201 cumulative IPC: 1.174 (Simulation time: 00 hr 09 min 57 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv471_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000024 cycles: 81675268 heartbeat IPC: 1.181 cumulative IPC: 1.175 (Simulation time: 00 hr 11 min 04 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 85099088 cumulative IPC: 1.175 (Simulation time: 00 hr 12 min 08 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 85099088 cumulative IPC: 1.175 (Simulation time: 00 hr 12 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv471_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.175 instructions: 100000000 cycles: 85099088
CPU 0 Branch Prediction Accuracy: 91.58% MPKI: 14.85 Average ROB Occupancy at Mispredict: 27.88
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2779
BRANCH_INDIRECT: 0.4172
BRANCH_CONDITIONAL: 12.5
BRANCH_DIRECT_CALL: 0.6971
BRANCH_INDIRECT_CALL: 0.5097
BRANCH_RETURN: 0.4492


====Backend Stall Breakdown====
ROB_STALL: 169768
LQ_STALL: 0
SQ_STALL: 590076


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 160.56667
REPLAY_LOAD: 70.57143
NON_REPLAY_LOAD: 14.163086

== Total ==
ADDR_TRANS: 24085
REPLAY_LOAD: 11856
NON_REPLAY_LOAD: 133827

== Counts ==
ADDR_TRANS: 150
REPLAY_LOAD: 168
NON_REPLAY_LOAD: 9449

cpu0->cpu0_STLB TOTAL        ACCESS:    1758261 HIT:    1752721 MISS:       5540 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1758261 HIT:    1752721 MISS:       5540 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 214.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7971236 HIT:    6839990 MISS:    1131246 MSHR_MERGE:      84388
cpu0->cpu0_L2C LOAD         ACCESS:    6190310 HIT:    5358059 MISS:     832251 MSHR_MERGE:      13734
cpu0->cpu0_L2C RFO          ACCESS:     533766 HIT:     387924 MISS:     145842 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     323512 HIT:     195172 MISS:     128340 MSHR_MERGE:      70654
cpu0->cpu0_L2C WRITE        ACCESS:     913638 HIT:     897745 MISS:      15893 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10010 HIT:       1090 MISS:       8920 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     347637 ISSUED:     203713 USEFUL:      14906 USELESS:       9264
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.69 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14453248 HIT:    8103546 MISS:    6349702 MSHR_MERGE:    1529968
cpu0->cpu0_L1I LOAD         ACCESS:   14453248 HIT:    8103546 MISS:    6349702 MSHR_MERGE:    1529968
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.75 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30479345 HIT:   26943621 MISS:    3535724 MSHR_MERGE:    1474856
cpu0->cpu0_L1D LOAD         ACCESS:   16870361 HIT:   15143442 MISS:    1726919 MSHR_MERGE:     356338
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     579293 HIT:     348503 MISS:     230790 MSHR_MERGE:      84281
cpu0->cpu0_L1D WRITE        ACCESS:   13018225 HIT:   11450243 MISS:    1567982 MSHR_MERGE:    1034214
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11466 HIT:       1433 MISS:      10033 MSHR_MERGE:         23
cpu0->cpu0_L1D PREFETCH REQUESTED:     846732 ISSUED:     579293 USEFUL:      33729 USELESS:      40406
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.16 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12088786 HIT:   10364367 MISS:    1724419 MSHR_MERGE:     868903
cpu0->cpu0_ITLB LOAD         ACCESS:   12088786 HIT:   10364367 MISS:    1724419 MSHR_MERGE:     868903
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.117 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28283116 HIT:   27080194 MISS:    1202922 MSHR_MERGE:     300177
cpu0->cpu0_DTLB LOAD         ACCESS:   28283116 HIT:   27080194 MISS:    1202922 MSHR_MERGE:     300177
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.21 cycles
cpu0->LLC TOTAL        ACCESS:    1252605 HIT:    1169734 MISS:      82871 MSHR_MERGE:       2334
cpu0->LLC LOAD         ACCESS:     818517 HIT:     793480 MISS:      25037 MSHR_MERGE:        316
cpu0->LLC RFO          ACCESS:     145842 HIT:     106955 MISS:      38887 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      57686 HIT:      43567 MISS:      14119 MSHR_MERGE:       2018
cpu0->LLC WRITE        ACCESS:     221640 HIT:     221293 MISS:        347 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8920 HIT:       4439 MISS:       4481 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4793
  ROW_BUFFER_MISS:      75384
  AVG DBUS CONGESTED CYCLE: 3.611
Channel 0 WQ ROW_BUFFER_HIT:       1846
  ROW_BUFFER_MISS:      35811
  FULL:          0
Channel 0 REFRESHES ISSUED:       7092

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       531061       400160        85177         5005
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          201          614          218
  STLB miss resolved @ L2C                0          205          180          550          188
  STLB miss resolved @ LLC                0          391          481         2424          926
  STLB miss resolved @ MEM                0            3          315         2139         2437

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             158768        52952      1126005       127854          690
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          201          190           45
  STLB miss resolved @ L2C                0          212          177          132            5
  STLB miss resolved @ LLC                0           91          232          467           93
  STLB miss resolved @ MEM                0            0           77          272          123
[2025-09-18 03:56:59] END   suite=qualcomm_srv trace=srv471_ap (rc=0)
