{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645316364528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645316364529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 19 18:19:24 2022 " "Processing started: Sat Feb 19 18:19:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645316364529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316364529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316364529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645316367652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645316367653 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316375861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:38 Progress: Loading DE10_Standard_GHRD/soc_system.qsys " "2022.02.19.18:19:38 Progress: Loading DE10_Standard_GHRD/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316378864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Reading input file " "2022.02.19.18:19:39 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Adding ILC \[interrupt_latency_counter 18.1\] " "2022.02.19.18:19:39 Progress: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379189 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ILC: Used interrupt_latency_counter 21.1 (instead of 18.1) " "ILC: Used interrupt_latency_counter 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Parameterizing module ILC " "2022.02.19.18:19:39 Progress: Parameterizing module ILC" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Adding alu_avalon_0 \[alu_avalon 1.0\] " "2022.02.19.18:19:39 Progress: Adding alu_avalon_0 \[alu_avalon 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379257 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Add_fileset_file: No such file C:/Users/joseluisjimenez/Documents/Final Project/Final Project/V files/top.v " "Add_fileset_file: No such file C:/Users/joseluisjimenez/Documents/Final Project/Final Project/V files/top.v" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    while executing " "    while executing" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "\"add_fileset_file top.v VERILOG PATH \"../Final Project/V files/top.v\" TOP_LEVEL_FILE\" " "\"add_fileset_file top.v VERILOG PATH \"../Final Project/V files/top.v\" TOP_LEVEL_FILE\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Parameterizing module alu_avalon_0 " "2022.02.19.18:19:39 Progress: Parameterizing module alu_avalon_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Adding button_pio \[altera_avalon_pio 18.1\] " "2022.02.19.18:19:39 Progress: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379289 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Button_pio: Used altera_avalon_pio 21.1 (instead of 18.1) " "Button_pio: Used altera_avalon_pio 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Parameterizing module button_pio " "2022.02.19.18:19:39 Progress: Parameterizing module button_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.02.19.18:19:39 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379305 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 21.1 (instead of 18.1) " "Clk_0: Used clock_source 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Parameterizing module clk_0 " "2022.02.19.18:19:39 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Adding dipsw_pio \[altera_avalon_pio 18.1\] " "2022.02.19.18:19:39 Progress: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379766 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Dipsw_pio: Used altera_avalon_pio 21.1 (instead of 18.1) " "Dipsw_pio: Used altera_avalon_pio 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Parameterizing module dipsw_pio " "2022.02.19.18:19:39 Progress: Parameterizing module dipsw_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\] " "2022.02.19.18:19:39 Progress: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379767 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "F2sdram_only_master: Used altera_jtag_avalon_master 21.1 (instead of 18.1) " "F2sdram_only_master: Used altera_jtag_avalon_master 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Parameterizing module f2sdram_only_master " "2022.02.19.18:19:39 Progress: Parameterizing module f2sdram_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\] " "2022.02.19.18:19:39 Progress: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379779 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fpga_only_master: Used altera_jtag_avalon_master 21.1 (instead of 18.1) " "Fpga_only_master: Used altera_jtag_avalon_master 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Parameterizing module fpga_only_master " "2022.02.19.18:19:39 Progress: Parameterizing module fpga_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:39 Progress: Adding hps_0 \[altera_hps 18.1\] " "2022.02.19.18:19:39 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316379780 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: Used altera_hps 21.1 (instead of 18.1) " "Hps_0: Used altera_hps 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316380771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:40 Progress: Parameterizing module hps_0 " "2022.02.19.18:19:40 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316380771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:40 Progress: Adding hps_only_master \[altera_jtag_avalon_master 18.1\] " "2022.02.19.18:19:40 Progress: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316380795 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_only_master: Used altera_jtag_avalon_master 21.1 (instead of 18.1) " "Hps_only_master: Used altera_jtag_avalon_master 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316380796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:40 Progress: Parameterizing module hps_only_master " "2022.02.19.18:19:40 Progress: Parameterizing module hps_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316380796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:40 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.02.19.18:19:40 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316380797 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Jtag_uart: Used altera_avalon_jtag_uart 21.1 (instead of 18.1) " "Jtag_uart: Used altera_avalon_jtag_uart 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316380805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:40 Progress: Parameterizing module jtag_uart " "2022.02.19.18:19:40 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316380806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:40 Progress: Adding led_pio \[altera_avalon_pio 18.1\] " "2022.02.19.18:19:40 Progress: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316380806 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Led_pio: Used altera_avalon_pio 21.1 (instead of 18.1) " "Led_pio: Used altera_avalon_pio 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316380807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:40 Progress: Parameterizing module led_pio " "2022.02.19.18:19:40 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316380807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:40 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\] " "2022.02.19.18:19:40 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316380808 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mm_bridge_0: Used altera_avalon_mm_bridge 21.1 (instead of 18.1) " "Mm_bridge_0: Used altera_avalon_mm_bridge 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316381096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:41 Progress: Parameterizing module mm_bridge_0 " "2022.02.19.18:19:41 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316381096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:41 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2022.02.19.18:19:41 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316381097 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sysid_qsys: Used altera_avalon_sysid_qsys 21.1 (instead of 18.1) " "Sysid_qsys: Used altera_avalon_sysid_qsys 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316381103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:41 Progress: Parameterizing module sysid_qsys " "2022.02.19.18:19:41 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316381103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:41 Progress: Building connections " "2022.02.19.18:19:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316381104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:41 Progress: Parameterizing connections " "2022.02.19.18:19:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316381130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:41 Progress: Validating " "2022.02.19.18:19:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316381133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:19:51 Progress: Done reading input file " "2022.02.19.18:19:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316391867 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.alu_avalon_0: This module has no ports or interfaces " "Soc_system.alu_avalon_0: This module has no ports or interfaces" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393922 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Soc_system.: add_fileset_file: No such file C:/Users/joseluisjimenez/Documents/Final Project/Final Project/V files/top.v " "Soc_system.: add_fileset_file: No such file C:/Users/joseluisjimenez/Documents/Final Project/Final Project/V files/top.v" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    while executing " "    while executing" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "\"add_fileset_file top.v VERILOG PATH \"../Final Project/V files/top.v\" TOP_LEVEL_FILE\" " "\"add_fileset_file top.v VERILOG PATH \"../Final Project/V files/top.v\" TOP_LEVEL_FILE\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393923 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393923 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393923 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393926 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Soc_system.mm_bridge_0.m0/alu_avalon_0.avalon_slave_0: Missing connection end (try \"Remove Dangling Connections\") " "Soc_system.mm_bridge_0.m0/alu_avalon_0.avalon_slave_0: Missing connection end (try \"Remove Dangling Connections\")" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393927 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Soc_system.clk_0.clk/alu_avalon_0.clock: Missing connection end (try \"Remove Dangling Connections\") " "Soc_system.clk_0.clk/alu_avalon_0.clock: Missing connection end (try \"Remove Dangling Connections\")" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393927 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Soc_system.clk_0.clk_reset/alu_avalon_0.reset_sink: Missing connection end (try \"Remove Dangling Connections\") " "Soc_system.clk_0.clk_reset/alu_avalon_0.reset_sink: Missing connection end (try \"Remove Dangling Connections\")" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316393927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316396262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316399377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Exception in thread \"main\" java.lang.NullPointerException " "Exception in thread \"main\" java.lang.NullPointerException" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.mm.MerlinSystem.attachBorderModule(MerlinSystem.java:460) " "    at com.altera.sopcmodel.transforms.mm.MerlinSystem.attachBorderModule(MerlinSystem.java:460)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.mm.MerlinSystem.recreateBorder(MerlinSystem.java:450) " "    at com.altera.sopcmodel.transforms.mm.MerlinSystem.recreateBorder(MerlinSystem.java:450)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.mm.MerlinSystem.recreateBorder(MerlinSystem.java:427) " "    at com.altera.sopcmodel.transforms.mm.MerlinSystem.recreateBorder(MerlinSystem.java:427)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.avalon.InitialInterconnectTransform.cloneConnectionPoint(InitialInterconnectTransform.java:161) " "    at com.altera.sopcmodel.transforms.avalon.InitialInterconnectTransform.cloneConnectionPoint(InitialInterconnectTransform.java:161)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.avalon.InitialInterconnectTransform.cloneSlaves(InitialInterconnectTransform.java:153) " "    at com.altera.sopcmodel.transforms.avalon.InitialInterconnectTransform.cloneSlaves(InitialInterconnectTransform.java:153)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.avalon.InitialInterconnectTransform.doExecute(InitialInterconnectTransform.java:96) " "    at com.altera.sopcmodel.transforms.avalon.InitialInterconnectTransform.doExecute(InitialInterconnectTransform.java:96)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66) " "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.SopcTransformList.doExecute(SopcTransformList.java:112) " "    at com.altera.sopcmodel.transforms.SopcTransformList.doExecute(SopcTransformList.java:112)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66) " "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.mm.MMTransform.doExecute(MMTransform.java:106) " "    at com.altera.sopcmodel.transforms.mm.MMTransform.doExecute(MMTransform.java:106)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66) " "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.SopcTransformList.doExecute(SopcTransformList.java:112) " "    at com.altera.sopcmodel.transforms.SopcTransformList.doExecute(SopcTransformList.java:112)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66) " "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.avalon.AvalonTransform.doExecute(AvalonTransform.java:45) " "    at com.altera.sopcmodel.transforms.avalon.AvalonTransform.doExecute(AvalonTransform.java:45)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66) " "    at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.ensemble.EnsembleUtils.doTransform(EnsembleUtils.java:1357) " "    at com.altera.sopcmodel.ensemble.EnsembleUtils.doTransform(EnsembleUtils.java:1357)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.attemptTransform(EnsembleGenerationFileSet2.java:90) " "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.attemptTransform(EnsembleGenerationFileSet2.java:90)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:51) " "    at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:51)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150) " "    at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366) " "    at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521) " "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467) " "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718) " "    at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:981) " "    at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:981)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316400324 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316401018 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.BAK.qsys " "Elaborating Platform Designer system entity \"soc_system.BAK.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316401023 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "The system could not be opened: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system.BAK.qsys.  \"soc_system.BAK\" is not a valid HDL name. " "The system could not be opened: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system.BAK.qsys.  \"soc_system.BAK\" is not a valid HDL name." {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316401474 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.BAK.qsys " "Finished elaborating Platform Designer system entity \"soc_system.BAK.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316402104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../V files/top.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/synch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/synch.v" { { "Info" "ISGN_ENTITY_NAME" "1 synch " "Found entity 1: synch" {  } { { "../V files/synch.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/synch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/shiftreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/shiftreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg2 " "Found entity 1: shiftreg2" {  } { { "../V files/shiftreg2.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/shiftreg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../V files/shiftreg.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/shiftreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../V files/regFile.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/reg8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/reg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "../V files/reg8.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/reg8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/reg_slave_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/reg_slave_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_slave_interface " "Found entity 1: reg_slave_interface" {  } { { "../V files/reg_slave_interface.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/reg_slave_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D1 d1 ps2_7segment.v(43) " "Verilog HDL Declaration information at ps2_7segment.v(43): object \"D1\" differs only in case from object \"d1\" in the same scope" {  } { { "../V files/ps2_7segment.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/ps2_7segment.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/ps2_7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/ps2_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_7segment " "Found entity 1: ps2_7segment" {  } { { "../V files/ps2_7segment.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/ps2_7segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/operands.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/operands.v" { { "Info" "ISGN_ENTITY_NAME" "1 operands " "Found entity 1: operands" {  } { { "../V files/operands.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/operands.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../V files/decoder.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/counter_3b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/counter_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_3b " "Found entity 1: counter_3b" {  } { { "../V files/counter_3b.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/counter_3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../V files/counter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402819 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(27) " "Verilog HDL warning at alu.v(27): extended using \"x\" or \"z\"" {  } { { "../V files/alu.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/alu.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1645316402819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../V files/alu.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_ghrd.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_ghrd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_GHRD " "Found entity 1: DE10_Standard_GHRD" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402825 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/intr_capturer/intr_capturer.v " "Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1645316402828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_002 " "Found entity 1: soc_system_irq_mapper_002" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3 " "Found entity 1: soc_system_mm_interconnect_3" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_mux " "Found entity 1: soc_system_mm_interconnect_3_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402850 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_mux " "Found entity 1: soc_system_mm_interconnect_3_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_demux " "Found entity 1: soc_system_mm_interconnect_3_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402854 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_001 " "Found entity 2: soc_system_mm_interconnect_3_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402856 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router " "Found entity 2: soc_system_mm_interconnect_3_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402878 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402881 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402883 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_002 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux_001 " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402916 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402916 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402916 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402916 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_004_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402928 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_004 " "Found entity 2: soc_system_mm_interconnect_1_router_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402930 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402932 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402933 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402943 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316402944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402944 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402953 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402953 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402953 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402953 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316402984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316402984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master " "Found entity 1: soc_system_f2sdram_only_master" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_p2b_adapter " "Found entity 1: soc_system_f2sdram_only_master_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_b2p_adapter " "Found entity 1: soc_system_f2sdram_only_master_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403036 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403036 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403036 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403036 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403036 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403036 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_timing_adt " "Found entity 1: soc_system_f2sdram_only_master_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403043 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403043 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dipsw_pio " "Found entity 1: soc_system_dipsw_pio" {  } { { "soc_system/synthesis/submodules/soc_system_dipsw_pio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403056 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "soc_system/synthesis/submodules/VGA.v " "Can't analyze file -- file soc_system/synthesis/submodules/VGA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1645316403058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/interrupt_latency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/interrupt_latency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_latency_counter " "Found entity 1: interrupt_latency_counter" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/irq_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/irq_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_detector " "Found entity 1: irq_detector" {  } { { "soc_system/synthesis/submodules/irq_detector.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/irq_detector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/state_machine_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/state_machine_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_counter " "Found entity 1: state_machine_counter" {  } { { "soc_system/synthesis/submodules/state_machine_counter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/state_machine_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316403062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "synk top.v(35) " "Verilog HDL Implicit Net warning at top.v(35): created implicit net for \"synk\"" {  } { { "../V files/top.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/top.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316403062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "code top.v(39) " "Verilog HDL Implicit Net warning at top.v(39): created implicit net for \"code\"" {  } { { "../V files/top.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/top.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316403062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 ps2_7segment.v(77) " "Verilog HDL Implicit Net warning at ps2_7segment.v(77): created implicit net for \"clk2\"" {  } { { "../V files/ps2_7segment.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/ps2_7segment.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316403062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scanCode ps2_7segment.v(194) " "Verilog HDL Implicit Net warning at ps2_7segment.v(194): created implicit net for \"scanCode\"" {  } { { "../V files/ps2_7segment.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/ps2_7segment.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316403062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316403062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316403063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645316403207 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "synk top.v(35) " "Verilog HDL or VHDL warning at top.v(35): object \"synk\" assigned a value but never read" {  } { { "../V files/top.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/top.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645316403208 "|top"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645316403209 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg " "Generated suppressed messages file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403292 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645316403399 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 19 18:20:03 2022 " "Processing ended: Sat Feb 19 18:20:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645316403399 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645316403399 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645316403399 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316403399 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 26 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 26 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316404012 ""}
