// Seed: 95831398
module module_0 (
    output logic id_0,
    input real id_1,
    input id_2,
    input id_3,
    output id_4,
    input logic id_5
);
  type_10(
      1, 1, id_4
  );
  logic id_6;
  logic id_7 = 1;
  assign id_7 = id_2;
endmodule
