// Seed: 3905396067
module module_0 (
    output tri1 id_0,
    output wor  id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_0 (
    input tri id_0,
    output uwire id_1,
    input tri1 id_2,
    output logic id_3,
    output uwire id_4,
    input tri1 id_5,
    input tri1 id_6,
    output supply0 id_7,
    input tri id_8,
    output tri module_1,
    output tri0 id_10
    , id_14,
    input supply1 id_11,
    input wor id_12
);
  final begin
    wait (1'b0);
    if (1) disable id_15;
    else begin
      if (1 > id_15[1'h0]) begin
        id_4 = 1;
      end else begin
        id_3 <= id_0 ^ id_11;
      end
    end
  end
  tri id_16 = (1);
  module_0(
      id_7, id_10
  );
endmodule
