/*
  Â© 2021-2022 Intel Corporation
  SPDX-License-Identifier: MPL-2.0
*/
dml 1.2;
device test;

import "utility.dml";
import "io-memory.dml";

bank b1 {
    parameter overlapping = true;
    parameter register_size = 4;

    register R1 @ 0x00 is (read_write) {
        parameter hard_reset_value = 0x1;
    }
    register R2 @ 0x04 is (read_write) {
        parameter hard_reset_value = 0x2;
    }
    register R3 @ 0x08 is (read_write) {
        parameter hard_reset_value = 0x3;
    }

    // The first byte of this register should be outside of the max address
    register edge @ 0x7ffffffffffffffc is (read_write) {
        parameter hard_reset_value = 0xBADC0DED;
    }
}

bank b2 {
    parameter register_size = 4;

    register R4 @ 0x00 is (read_write) {
        parameter hard_reset_value = 0x4;
    }
    register R5 @ 0x04 is (read_write) {
        parameter hard_reset_value = 0x5;
    }
    register R6 @ 0x08 is (read_write) {
        parameter hard_reset_value = 0x6;
    }
    register R7 @ 0x0c is (read_write) {
        parameter hard_reset_value = 0x7;
        method read()->(value) {
            $R4 = $R5 = $R6 = 0;
            value = 0;
        }
    }
}

bank ba[2] {
    register r size 4 @ 0x00 is (read_write) {
        parameter hard_reset_value = 0x0;
    }
}

template endianness_test_bank {
    parameter overlapping = true;
    parameter register_size = 4;

    register R1 @ 0x00 is (read_write) {
        parameter hard_reset_value = 0x01020304;
    }
    register R2 @ 0x04 is (read_write) {
        parameter hard_reset_value = 0x0A0B0C0D;
    }
}

bank le {
    parameter byte_order = "little-endian";
    is endianness_test_bank;
}

bank be {
    parameter byte_order = "big-endian";
    is endianness_test_bank;
}

bank {}
