Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 15 17:52:05 2023
| Host         : NB-Franco running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   74          inf        0.000                      0                   74        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  in_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    data_a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    data_a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    data_a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    data_a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    data_a_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    data_a_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    data_a_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    data_a_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    data_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    data_a_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    data_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    data_a_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    data_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    data_a_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    data_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    data_a_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    data_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    data_a_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    data_a_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    data_a_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    data_a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    data_a_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    data_a_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    data_a_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    data_a_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    data_a_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    data_a_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    data_a_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    data_a_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.183ns  (logic 4.939ns (48.499%)  route 5.244ns (51.501%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    in_clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  data_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  data_a_reg[7]/Q
                         net (fo=20, routed)          1.026     6.661    u_alu/data_a[7]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.296     6.957 r  u_alu/out_leds_OBUFT[0]_inst_i_5/O
                         net (fo=3, routed)           0.828     7.785    u_alu/out_leds_OBUFT[0]_inst_i_5_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.124     7.909 r  u_alu/out_leds_OBUFT[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     7.909    u_alu/data5[1]
    SLICE_X4Y12          MUXF7 (Prop_muxf7_I0_O)      0.212     8.121 r  u_alu/out_leds_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           0.959     9.081    u_alu/out_leds_OBUFT[1]_inst_i_3_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I4_O)        0.299     9.380 r  u_alu/out_leds_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           2.431    11.811    out_leds_OBUF[1]
    E19                  OBUFT (Prop_obuft_I_O)       3.530    15.340 r  out_leds_OBUFT[1]_inst/O
                         net (fo=0)                   0.000    15.340    out_leds[1]
    E19                                                               r  out_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.465ns  (logic 5.139ns (54.297%)  route 4.326ns (45.703%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    in_clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  data_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  data_a_reg[3]/Q
                         net (fo=6, routed)           1.435     7.070    u_alu/data_a[3]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.321     7.391 r  u_alu/out_leds_OBUFT[3]_inst_i_6/O
                         net (fo=2, routed)           0.447     7.838    u_alu/out_leds_OBUFT[3]_inst_i_6_n_0
    SLICE_X1Y12          LUT4 (Prop_lut4_I3_O)        0.328     8.166 r  u_alu/out_leds_OBUFT[2]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.166    u_alu/data5[2]
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I0_O)      0.212     8.378 r  u_alu/out_leds_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           0.433     8.811    u_alu/out_leds_OBUFT[2]_inst_i_3_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.299     9.110 r  u_alu/out_leds_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           2.011    11.121    out_leds_OBUF[2]
    U19                  OBUFT (Prop_obuft_I_O)       3.501    14.622 r  out_leds_OBUFT[2]_inst/O
                         net (fo=0)                   0.000    14.622    out_leds[2]
    U19                                                               r  out_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.458ns  (logic 4.918ns (51.996%)  route 4.540ns (48.004%))
  Logic Levels:           5  (LUT5=3 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    in_clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  data_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  data_a_reg[7]/Q
                         net (fo=20, routed)          1.412     7.048    u_alu/data_a[7]
    SLICE_X2Y13          LUT5 (Prop_lut5_I2_O)        0.296     7.344 r  u_alu/out_leds_OBUFT[4]_inst_i_9/O
                         net (fo=2, routed)           0.833     8.177    u_alu/out_leds_OBUFT[4]_inst_i_9_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.301 r  u_alu/out_leds_OBUFT[4]_inst_i_5/O
                         net (fo=1, routed)           0.000     8.301    u_alu/data4[4]
    SLICE_X2Y14          MUXF7 (Prop_muxf7_I1_O)      0.214     8.515 r  u_alu/out_leds_OBUFT[4]_inst_i_3/O
                         net (fo=1, routed)           0.436     8.950    u_alu/out_leds_OBUFT[4]_inst_i_3_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.297     9.247 r  u_alu/out_leds_OBUFT[4]_inst_i_1/O
                         net (fo=1, routed)           1.859    11.106    out_leds_OBUF[4]
    W18                  OBUFT (Prop_obuft_I_O)       3.509    14.615 r  out_leds_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    14.615    out_leds[4]
    W18                                                               r  out_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.454ns  (logic 5.147ns (54.440%)  route 4.307ns (45.560%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    in_clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  data_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  data_a_reg[3]/Q
                         net (fo=6, routed)           1.435     7.070    u_alu/data_a[3]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.321     7.391 r  u_alu/out_leds_OBUFT[3]_inst_i_6/O
                         net (fo=2, routed)           0.577     7.969    u_alu/out_leds_OBUFT[3]_inst_i_6_n_0
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.328     8.297 r  u_alu/out_leds_OBUFT[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.297    u_alu/data5[3]
    SLICE_X1Y13          MUXF7 (Prop_muxf7_I0_O)      0.212     8.509 r  u_alu/out_leds_OBUFT[3]_inst_i_3/O
                         net (fo=1, routed)           0.433     8.942    u_alu/out_leds_OBUFT[3]_inst_i_3_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I4_O)        0.299     9.241 r  u_alu/out_leds_OBUFT[3]_inst_i_1/O
                         net (fo=1, routed)           1.862    11.103    out_leds_OBUF[3]
    V19                  OBUFT (Prop_obuft_I_O)       3.509    14.612 r  out_leds_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    14.612    out_leds[3]
    V19                                                               r  out_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.453ns  (logic 5.684ns (60.137%)  route 3.768ns (39.863%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=1 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    in_clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  data_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  data_a_reg[3]/Q
                         net (fo=6, routed)           1.032     6.667    u_alu/data_a[3]
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.295     6.962 r  u_alu/_carry_i_1/O
                         net (fo=1, routed)           0.000     6.962    u_alu/_carry_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.338 r  u_alu/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.338    u_alu/_carry_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.661 r  u_alu/_carry__0/O[1]
                         net (fo=1, routed)           0.840     8.502    u_alu/data0[5]
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.306     8.808 r  u_alu/out_leds_OBUFT[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.808    u_alu/out_leds_OBUFT[5]_inst_i_3_n_0
    SLICE_X4Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     9.025 r  u_alu/out_leds_OBUFT[5]_inst_i_1/O
                         net (fo=1, routed)           1.896    10.920    out_leds_OBUF[5]
    U15                  OBUFT (Prop_obuft_I_O)       3.689    14.610 r  out_leds_OBUFT[5]_inst/O
                         net (fo=0)                   0.000    14.610    out_leds[5]
    U15                                                               r  out_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.426ns  (logic 5.664ns (60.089%)  route 3.762ns (39.911%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=1 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    in_clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  data_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  data_a_reg[3]/Q
                         net (fo=6, routed)           1.032     6.667    u_alu/data_a[3]
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.295     6.962 r  u_alu/_carry_i_1/O
                         net (fo=1, routed)           0.000     6.962    u_alu/_carry_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.338 r  u_alu/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.338    u_alu/_carry_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  u_alu/_carry__0/O[3]
                         net (fo=1, routed)           0.659     8.313    u_alu/data0[7]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.307     8.620 r  u_alu/out_leds_OBUFT[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.620    u_alu/out_leds_OBUFT[7]_inst_i_4_n_0
    SLICE_X3Y12          MUXF7 (Prop_muxf7_I1_O)      0.217     8.837 r  u_alu/out_leds_OBUFT[7]_inst_i_1/O
                         net (fo=1, routed)           2.071    10.907    out_leds_OBUF[7]
    V14                  OBUFT (Prop_obuft_I_O)       3.676    14.583 r  out_leds_OBUFT[7]_inst/O
                         net (fo=0)                   0.000    14.583    out_leds[7]
    V14                                                               r  out_leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.410ns  (logic 4.861ns (51.661%)  route 4.549ns (48.339%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     5.156    in_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  data_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.419     5.575 f  data_b_reg[3]/Q
                         net (fo=3, routed)           0.835     6.410    u_alu/data_b[3]
    SLICE_X3Y12          LUT5 (Prop_lut5_I2_O)        0.296     6.706 r  u_alu/out_leds_OBUFT[7]_inst_i_5/O
                         net (fo=13, routed)          1.154     7.860    u_alu/out_leds_OBUFT[7]_inst_i_5_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     7.984 r  u_alu/out_leds_OBUFT[6]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.984    u_alu/data4[6]
    SLICE_X3Y13          MUXF7 (Prop_muxf7_I1_O)      0.217     8.201 r  u_alu/out_leds_OBUFT[6]_inst_i_3/O
                         net (fo=1, routed)           0.436     8.637    u_alu/out_leds_OBUFT[6]_inst_i_3_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.299     8.936 r  u_alu/out_leds_OBUFT[6]_inst_i_1/O
                         net (fo=1, routed)           2.124    11.060    out_leds_OBUF[6]
    U14                  OBUFT (Prop_obuft_I_O)       3.506    14.566 r  out_leds_OBUFT[6]_inst/O
                         net (fo=0)                   0.000    14.566    out_leds[6]
    U14                                                               r  out_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.620ns  (logic 5.158ns (59.832%)  route 3.463ns (40.168%))
  Logic Levels:           4  (CARRY4=1 LUT6=1 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.636     5.157    in_clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  data_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  data_a_reg[0]/Q
                         net (fo=3, routed)           0.683     6.296    u_alu/data_a[0]
    SLICE_X2Y11          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     6.806 r  u_alu/_carry/O[0]
                         net (fo=1, routed)           0.857     7.663    u_alu/data0[0]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.295     7.958 r  u_alu/out_leds_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.958    u_alu/out_leds_OBUFT[0]_inst_i_3_n_0
    SLICE_X3Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     8.175 r  u_alu/out_leds_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           1.922    10.098    out_leds_OBUF[0]
    U16                  OBUFT (Prop_obuft_I_O)       3.680    13.778 r  out_leds_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    13.778    out_leds[0]
    U16                                                               r  out_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 op_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.010ns (54.699%)  route 0.836ns (45.301%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    in_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  op_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  op_code_reg[0]/Q
                         net (fo=17, routed)          0.135     1.753    op_code_reg_n_0_[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  out_leds_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.701     2.499    out_leds_TRI[0]
    U15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.323 r  out_leds_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     3.323    out_leds[5]
    U15                                                               r  out_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.010ns (54.568%)  route 0.841ns (45.432%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    in_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  op_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  op_code_reg[0]/Q
                         net (fo=17, routed)          0.135     1.753    op_code_reg_n_0_[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  out_leds_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.705     2.503    out_leds_TRI[0]
    W18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.327 r  out_leds_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     3.327    out_leds[4]
    W18                                                               r  out_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.010ns (53.020%)  route 0.895ns (46.980%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    in_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  op_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  op_code_reg[0]/Q
                         net (fo=17, routed)          0.135     1.753    op_code_reg_n_0_[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  out_leds_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.759     2.557    out_leds_TRI[0]
    U16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.381 r  out_leds_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     3.381    out_leds[0]
    U16                                                               r  out_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.010ns (52.719%)  route 0.906ns (47.281%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    in_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  op_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  op_code_reg[0]/Q
                         net (fo=17, routed)          0.135     1.753    op_code_reg_n_0_[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  out_leds_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.770     2.568    out_leds_TRI[0]
    V19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.392 r  out_leds_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     3.392    out_leds[3]
    V19                                                               r  out_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.010ns (51.247%)  route 0.961ns (48.753%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    in_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  op_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  op_code_reg[0]/Q
                         net (fo=17, routed)          0.135     1.753    op_code_reg_n_0_[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  out_leds_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.825     2.623    out_leds_TRI[0]
    U19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.447 r  out_leds_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     3.447    out_leds[2]
    U19                                                               r  out_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.010ns (51.185%)  route 0.963ns (48.815%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    in_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  op_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  op_code_reg[0]/Q
                         net (fo=17, routed)          0.135     1.753    op_code_reg_n_0_[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  out_leds_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.828     2.625    out_leds_TRI[0]
    V14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.449 r  out_leds_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     3.449    out_leds[7]
    V14                                                               r  out_leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.010ns (49.845%)  route 1.016ns (50.155%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    in_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  op_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  op_code_reg[0]/Q
                         net (fo=17, routed)          0.135     1.753    op_code_reg_n_0_[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  out_leds_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.881     2.678    out_leds_TRI[0]
    U14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.502 r  out_leds_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     3.502    out_leds[6]
    U14                                                               r  out_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.417ns (62.690%)  route 0.843ns (37.310%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    in_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  op_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  op_code_reg[2]/Q
                         net (fo=14, routed)          0.209     1.826    u_alu/out_leds[1]
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.045     1.871 r  u_alu/out_leds_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           0.634     2.505    out_leds_OBUF[1]
    E19                  OBUFT (Prop_obuft_I_O)       1.231     3.736 r  out_leds_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     3.736    out_leds[1]
    E19                                                               r  out_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            data_b_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.308ns  (logic 1.575ns (36.568%)  route 2.732ns (63.432%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.983     3.434    in_selectors_IBUF[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.558 r  data_b[7]_i_1/O
                         net (fo=8, routed)           0.749     4.308    data_b[7]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  data_b_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    in_clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  data_b_reg[4]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            data_b_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.308ns  (logic 1.575ns (36.568%)  route 2.732ns (63.432%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.983     3.434    in_selectors_IBUF[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.558 r  data_b[7]_i_1/O
                         net (fo=8, routed)           0.749     4.308    data_b[7]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  data_b_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    in_clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  data_b_reg[5]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            data_b_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.308ns  (logic 1.575ns (36.568%)  route 2.732ns (63.432%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.983     3.434    in_selectors_IBUF[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.558 r  data_b[7]_i_1/O
                         net (fo=8, routed)           0.749     4.308    data_b[7]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  data_b_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    in_clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  data_b_reg[6]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            data_b_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.308ns  (logic 1.575ns (36.568%)  route 2.732ns (63.432%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.983     3.434    in_selectors_IBUF[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.558 r  data_b[7]_i_1/O
                         net (fo=8, routed)           0.749     4.308    data_b[7]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  data_b_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    in_clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  data_b_reg[7]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            data_b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 1.575ns (37.656%)  route 2.608ns (62.344%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.983     3.434    in_selectors_IBUF[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.558 r  data_b[7]_i_1/O
                         net (fo=8, routed)           0.625     4.183    data_b[7]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  data_b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516     4.857    in_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  data_b_reg[0]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            data_b_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 1.575ns (37.656%)  route 2.608ns (62.344%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.983     3.434    in_selectors_IBUF[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.558 r  data_b[7]_i_1/O
                         net (fo=8, routed)           0.625     4.183    data_b[7]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  data_b_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516     4.857    in_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  data_b_reg[1]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            data_b_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 1.575ns (37.656%)  route 2.608ns (62.344%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.983     3.434    in_selectors_IBUF[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.558 r  data_b[7]_i_1/O
                         net (fo=8, routed)           0.625     4.183    data_b[7]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  data_b_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516     4.857    in_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  data_b_reg[2]/C

Slack:                    inf
  Source:                 in_selectors[0]
                            (input port)
  Destination:            data_b_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 1.575ns (37.656%)  route 2.608ns (62.344%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  in_selectors[0] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[0]_inst/O
                         net (fo=18, routed)          1.983     3.434    in_selectors_IBUF[0]
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.558 r  data_b[7]_i_1/O
                         net (fo=8, routed)           0.625     4.183    data_b[7]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  data_b_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516     4.857    in_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  data_b_reg[3]/C

Slack:                    inf
  Source:                 in_selectors[2]
                            (input port)
  Destination:            data_a_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.136ns  (logic 1.575ns (38.083%)  route 2.561ns (61.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  in_selectors[2] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[2]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[2]_inst/O
                         net (fo=11, routed)          1.609     3.060    in_selectors_IBUF[2]
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124     3.184 r  data_a[7]_i_1/O
                         net (fo=8, routed)           0.952     4.136    data_a[7]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  data_a_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    in_clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  data_a_reg[2]/C

Slack:                    inf
  Source:                 in_selectors[2]
                            (input port)
  Destination:            data_a_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.136ns  (logic 1.575ns (38.083%)  route 2.561ns (61.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  in_selectors[2] (IN)
                         net (fo=0)                   0.000     0.000    in_selectors[2]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  in_selectors_IBUF[2]_inst/O
                         net (fo=11, routed)          1.609     3.060    in_selectors_IBUF[2]
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124     3.184 r  data_a[7]_i_1/O
                         net (fo=8, routed)           0.952     4.136    data_a[7]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  data_a_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.858    in_clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  data_a_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_switches[0]
                            (input port)
  Destination:            data_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.266ns (43.426%)  route 0.346ns (56.574%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  in_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  in_switches_IBUF[0]_inst/O
                         net (fo=3, routed)           0.346     0.567    in_switches_IBUF[0]
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.612 r  data_b[0]_i_1/O
                         net (fo=1, routed)           0.000     0.612    data_b[0]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  data_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    in_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  data_b_reg[0]/C

Slack:                    inf
  Source:                 in_switches[0]
                            (input port)
  Destination:            op_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.266ns (42.404%)  route 0.361ns (57.596%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  in_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  in_switches_IBUF[0]_inst/O
                         net (fo=3, routed)           0.361     0.582    in_switches_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.627 r  op_code[0]_i_1/O
                         net (fo=1, routed)           0.000     0.627    op_code[0]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  op_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    in_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  op_code_reg[0]/C

Slack:                    inf
  Source:                 in_switches[4]
                            (input port)
  Destination:            data_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.264ns (39.120%)  route 0.411ns (60.880%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  in_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  in_switches_IBUF[4]_inst/O
                         net (fo=3, routed)           0.411     0.630    in_switches_IBUF[4]
    SLICE_X3Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.675 r  data_b[4]_i_1/O
                         net (fo=1, routed)           0.000     0.675    data_b[4]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  data_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    in_clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  data_b_reg[4]/C

Slack:                    inf
  Source:                 in_switches[2]
                            (input port)
  Destination:            data_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.277ns (40.895%)  route 0.400ns (59.105%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  in_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  in_switches_IBUF[2]_inst/O
                         net (fo=3, routed)           0.400     0.632    in_switches_IBUF[2]
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.677 r  data_b[2]_i_1/O
                         net (fo=1, routed)           0.000     0.677    data_b[2]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  data_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    in_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  data_b_reg[2]/C

Slack:                    inf
  Source:                 in_switches[4]
                            (input port)
  Destination:            data_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.264ns (38.605%)  route 0.420ns (61.395%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  in_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  in_switches_IBUF[4]_inst/O
                         net (fo=3, routed)           0.420     0.639    in_switches_IBUF[4]
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.684 r  data_a[4]_i_1/O
                         net (fo=1, routed)           0.000     0.684    data_a[4]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  data_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    in_clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  data_a_reg[4]/C

Slack:                    inf
  Source:                 in_switches[7]
                            (input port)
  Destination:            data_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.276ns (39.731%)  route 0.419ns (60.269%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  in_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  in_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           0.419     0.645    in_switches_IBUF[7]
    SLICE_X3Y10          LUT2 (Prop_lut2_I1_O)        0.049     0.694 r  data_b[7]_i_3/O
                         net (fo=1, routed)           0.000     0.694    data_b[7]_i_3_n_0
    SLICE_X3Y10          FDRE                                         r  data_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    in_clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  data_b_reg[7]/C

Slack:                    inf
  Source:                 in_switches[1]
                            (input port)
  Destination:            data_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.275ns (38.570%)  route 0.439ns (61.430%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_switches_IBUF[1]_inst/O
                         net (fo=3, routed)           0.439     0.668    in_switches_IBUF[1]
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.046     0.714 r  data_b[1]_i_1/O
                         net (fo=1, routed)           0.000     0.714    data_b[1]_i_1_n_0
    SLICE_X1Y11          FDRE                                         r  data_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    in_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  data_b_reg[1]/C

Slack:                    inf
  Source:                 in_switches[1]
                            (input port)
  Destination:            op_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.275ns (37.981%)  route 0.450ns (62.019%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_switches_IBUF[1]_inst/O
                         net (fo=3, routed)           0.450     0.679    in_switches_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.046     0.725 r  op_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.725    op_code[1]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  op_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    in_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  op_code_reg[1]/C

Slack:                    inf
  Source:                 in_switches[3]
                            (input port)
  Destination:            data_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.260ns (35.278%)  route 0.476ns (64.722%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  in_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  in_switches_IBUF[3]_inst/O
                         net (fo=3, routed)           0.476     0.693    in_switches_IBUF[3]
    SLICE_X2Y10          LUT2 (Prop_lut2_I1_O)        0.043     0.736 r  data_a[3]_i_1/O
                         net (fo=1, routed)           0.000     0.736    data_a[3]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  data_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    in_clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  data_a_reg[3]/C

Slack:                    inf
  Source:                 in_switches[0]
                            (input port)
  Destination:            data_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.266ns (35.966%)  route 0.474ns (64.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  in_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    in_switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  in_switches_IBUF[0]_inst/O
                         net (fo=3, routed)           0.474     0.694    in_switches_IBUF[0]
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.739 r  data_a[0]_i_1/O
                         net (fo=1, routed)           0.000     0.739    data_a[0]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  data_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    in_clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  data_a_reg[0]/C





