#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Dec 11 06:21:06 2023
# Process ID: 8936
# Current directory: C:/Personal/EC551/FinalProject/cameraNexus/camera.runs/synth_1
# Command line: vivado.exe -log topModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source topModule.tcl
# Log file: C:/Personal/EC551/FinalProject/cameraNexus/camera.runs/synth_1/topModule.vds
# Journal file: C:/Personal/EC551/FinalProject/cameraNexus/camera.runs/synth_1\vivado.jou
# Running On: FLASH, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 33492 MB
#-----------------------------------------------------------
source topModule.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/utils_1/imports/synth_1/cameraConfig_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/utils_1/imports/synth_1/cameraConfig_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top topModule -part xc7a100tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/ip/bram/bram.xci

INFO: [IP_Flow 19-2162] IP 'bram' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a35tcpg236-1' used to customize the IP 'bram' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32552
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1425.488 ; gain = 438.836
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'outputPixel2', assumed default net type 'wire' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/frameBuffer_greyScale.v:80]
INFO: [Synth 8-6157] synthesizing module 'topModule' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/topModule.v:4]
INFO: [Synth 8-6157] synthesizing module 'clk25_mod' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/clk25_mod.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clk25_mod' (0#1) [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/clk25_mod.v:4]
INFO: [Synth 8-6157] synthesizing module 'clkDiv_1Hz' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/clkDiv_1Hz.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clkDiv_1Hz' (0#1) [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/clkDiv_1Hz.v:4]
INFO: [Synth 8-6157] synthesizing module 'cameraControl' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/cameraControl.v:5]
INFO: [Synth 8-6157] synthesizing module 'cameraConfig_top' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/cameraConfig_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'cameraConfig' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/cameraConfig.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cameraConfig' (0#1) [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/cameraConfig.v:3]
INFO: [Synth 8-6157] synthesizing module 'cameraConfig_setup' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/cameraConfig_setup.v:4]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/cameraConfig_setup.v:39]
INFO: [Synth 8-6155] done synthesizing module 'cameraConfig_setup' (0#1) [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/cameraConfig_setup.v:4]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/SCCB.v:4]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/SCCB.v:53]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (0#1) [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/SCCB.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cameraConfig_top' (0#1) [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/cameraConfig_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'cameraCaptureImage' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/cameraCaptureImage.v:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/cameraCaptureImage.v:43]
INFO: [Synth 8-6155] done synthesizing module 'cameraCaptureImage' (0#1) [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/cameraCaptureImage.v:13]
INFO: [Synth 8-6155] done synthesizing module 'cameraControl' (0#1) [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/cameraControl.v:5]
INFO: [Synth 8-6157] synthesizing module 'frameBuffer_greyScale' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/frameBuffer_greyScale.v:4]
INFO: [Synth 8-6157] synthesizing module 'bram' [C:/Personal/EC551/FinalProject/cameraNexus/camera.runs/synth_1/.Xil/Vivado-8936-FLASH/realtime/bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram' (0#1) [C:/Personal/EC551/FinalProject/cameraNexus/camera.runs/synth_1/.Xil/Vivado-8936-FLASH/realtime/bram_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'doutb' does not match port width (4) of module 'bram' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/frameBuffer_greyScale.v:80]
INFO: [Synth 8-6155] done synthesizing module 'frameBuffer_greyScale' (0#1) [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/frameBuffer_greyScale.v:4]
INFO: [Synth 8-6157] synthesizing module 'frameBuffer_edgeDetection' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/frameBuffer_edgeDetection.v:5]
INFO: [Synth 8-6155] done synthesizing module 'frameBuffer_edgeDetection' (0#1) [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/frameBuffer_edgeDetection.v:5]
INFO: [Synth 8-6157] synthesizing module 'segDisplay' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/segDisplay.v:3]
INFO: [Synth 8-226] default block is never used [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/segDisplay.v:27]
INFO: [Synth 8-226] default block is never used [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/segDisplay.v:39]
INFO: [Synth 8-6155] done synthesizing module 'segDisplay' (0#1) [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/segDisplay.v:3]
INFO: [Synth 8-6157] synthesizing module 'VGA' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/VGA.v:4]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/vga_controller.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/vga_controller.v:5]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (0#1) [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/VGA.v:4]
INFO: [Synth 8-6155] done synthesizing module 'topModule' (0#1) [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/topModule.v:4]
WARNING: [Synth 8-6014] Unused sequential element edgeX_temp_reg was removed.  [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/frameBuffer_greyScale.v:127]
WARNING: [Synth 8-6014] Unused sequential element edgeY_temp_reg was removed.  [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/frameBuffer_greyScale.v:128]
WARNING: [Synth 8-6014] Unused sequential element outAddress_edge_reg was removed.  [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/sources_1/new/frameBuffer_greyScale.v:129]
WARNING: [Synth 8-7129] Port redHue in module VGA is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module frameBuffer_edgeDetection is either unconnected or has no load
WARNING: [Synth 8-7129] Port redHue in module frameBuffer_edgeDetection is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module frameBuffer_greyScale is either unconnected or has no load
WARNING: [Synth 8-7129] Port inPixel[11] in module frameBuffer_greyScale is either unconnected or has no load
WARNING: [Synth 8-7129] Port inPixel[6] in module frameBuffer_greyScale is either unconnected or has no load
WARNING: [Synth 8-7129] Port inPixel[5] in module frameBuffer_greyScale is either unconnected or has no load
WARNING: [Synth 8-7129] Port inPixel[0] in module frameBuffer_greyScale is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1543.301 ; gain = 556.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1543.301 ; gain = 556.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1543.301 ; gain = 556.648
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1543.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Personal/EC551/FinalProject/cameraNexus/camera.gen/sources_1/ip/bram/bram/bram_in_context.xdc] for cell 'frame/greyScale'
Finished Parsing XDC File [c:/Personal/EC551/FinalProject/cameraNexus/camera.gen/sources_1/ip/bram/bram/bram_in_context.xdc] for cell 'frame/greyScale'
Parsing XDC File [c:/Personal/EC551/FinalProject/cameraNexus/camera.gen/sources_1/ip/bram/bram/bram_in_context.xdc] for cell 'frame/edgeDetect'
Finished Parsing XDC File [c:/Personal/EC551/FinalProject/cameraNexus/camera.gen/sources_1/ip/bram/bram/bram_in_context.xdc] for cell 'frame/edgeDetect'
Parsing XDC File [c:/Personal/EC551/FinalProject/cameraNexus/camera.gen/sources_1/ip/bram/bram/bram_in_context.xdc] for cell 'frame2/greyScale'
Finished Parsing XDC File [c:/Personal/EC551/FinalProject/cameraNexus/camera.gen/sources_1/ip/bram/bram/bram_in_context.xdc] for cell 'frame2/greyScale'
Parsing XDC File [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Personal/EC551/FinalProject/cameraNexus/camera.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1547.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1547.672 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frame/edgeDetect' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frame/greyScale' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frame2/greyScale' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1554.285 ; gain = 567.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1554.285 ; gain = 567.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for frame/edgeDetect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frame/greyScale. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frame2/greyScale. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1554.285 ; gain = 567.633
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'FSM_state_reg' in module 'cameraCaptureImage'
INFO: [Synth 8-802] inferred FSM for state register 'edgeState_reg' in module 'frameBuffer_greyScale'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_FRAME_START |                                0 |                               00
             ROW_CAPTURE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'FSM_state_reg' using encoding 'sequential' in module 'cameraCaptureImage'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                 iSTATE4 |                              100 |                              100
                 iSTATE5 |                              101 |                              101
                 iSTATE6 |                              110 |                              110
                  iSTATE |                              111 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'edgeState_reg' using encoding 'sequential' in module 'frameBuffer_greyScale'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.285 ; gain = 567.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 36    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 1     
	  14 Input   32 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	  14 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	  14 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	  14 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 30    
	   4 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 4     
	  14 Input    1 Bit        Muxes := 11    
	   8 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6040] Register cam/camConfig/config_1/rom_addr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
DSP Report: Generating DSP frame/inAddress1, operation Mode is: (D'+(A:0x3fffffd8))*(B:0x258).
DSP Report: register cam/camCapture/vIdx_reg is absorbed into DSP frame/inAddress1.
DSP Report: operator frame/inAddress1 is absorbed into DSP frame/inAddress1.
DSP Report: operator frame/inAddress2 is absorbed into DSP frame/inAddress1.
DSP Report: Generating DSP frame/inAddress_reg, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffec).
DSP Report: register frame/inAddress_reg is absorbed into DSP frame/inAddress_reg.
DSP Report: operator frame/inAddress0 is absorbed into DSP frame/inAddress_reg.
DSP Report: Generating DSP frame/outAddress1, operation Mode is: (D'+(A:0x3fffffd8))*(B:0x258).
DSP Report: register display/vga_control/vcounter_reg is absorbed into DSP frame/outAddress1.
DSP Report: operator frame/outAddress1 is absorbed into DSP frame/outAddress1.
DSP Report: operator frame/outAddress2 is absorbed into DSP frame/outAddress1.
DSP Report: Generating DSP frame/outAddress_reg, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffec).
DSP Report: register frame/outAddress_reg is absorbed into DSP frame/outAddress_reg.
DSP Report: operator frame/outAddress0 is absorbed into DSP frame/outAddress_reg.
DSP Report: Generating DSP frame2/inAddress1, operation Mode is: (D'+(A:0x3fffffd8))*(B:0x258).
DSP Report: register frame/outY_edgeOut_reg is absorbed into DSP frame2/inAddress1.
DSP Report: operator frame2/inAddress1 is absorbed into DSP frame2/inAddress1.
DSP Report: operator frame2/inAddress2 is absorbed into DSP frame2/inAddress1.
DSP Report: Generating DSP frame2/inAddress_reg, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffffec).
DSP Report: register frame/outX_edgeOut_reg is absorbed into DSP frame2/inAddress_reg.
DSP Report: register frame2/inAddress_reg is absorbed into DSP frame2/inAddress_reg.
DSP Report: operator frame2/inAddress0 is absorbed into DSP frame2/inAddress_reg.
WARNING: [Synth 8-3917] design topModule has port reset driven by constant 1
WARNING: [Synth 8-3917] design topModule has port PWDN driven by constant 0
WARNING: [Synth 8-3917] design topModule has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1554.285 ; gain = 567.633
---------------------------------------------------------------------------------
 Sort Area is  frame2/inAddress1_5 : 0 0 : 390 500 : Used 1 time 0
 Sort Area is  frame2/inAddress1_5 : 0 1 : 110 500 : Used 1 time 0
 Sort Area is  frame/outAddress1_3 : 0 0 : 390 490 : Used 1 time 0
 Sort Area is  frame/outAddress1_3 : 0 1 : 100 490 : Used 1 time 0
 Sort Area is  frame/inAddress1_0 : 0 0 : 177 277 : Used 1 time 0
 Sort Area is  frame/inAddress1_0 : 0 1 : 100 277 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-----------------------------+---------------+----------------+
|Module Name | RTL Object                  | Depth x Width | Implemented As | 
+------------+-----------------------------+---------------+----------------+
|topModule   | cam/camConfig/rom1/dout_reg | 256x16        | Block RAM      | 
+------------+-----------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|topModule             | (D'+(A:0x3fffffd8))*(B:0x258)      | 9      | 10     | -      | 9      | 19     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
|frameBuffer_greyScale | PCIN+(A:0x0):B+(C:0xffffffffffec)  | 30     | 10     | 6      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|topModule             | (D'+(A:0x3fffffd8))*(B:0x258)      | 18     | 10     | -      | 9      | 28     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
|frameBuffer_greyScale | PCIN+(A:0x0):B+(C:0xffffffffffec)  | 30     | 10     | 6      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|topModule             | (D'+(A:0x3fffffd8))*(B:0x258)      | 18     | 10     | -      | 9      | 28     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
|topModule             | PCIN+(A:0x0):B2+(C:0xffffffffffec) | 30     | 10     | 6      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 1    | 
+----------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1567.668 ; gain = 581.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1602.359 ; gain = 615.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance cam/camConfig/rom1/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1602.578 ; gain = 615.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.551 ; gain = 618.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.551 ; gain = 618.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.551 ; gain = 618.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.551 ; gain = 618.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1605.551 ; gain = 618.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1605.551 ; gain = 618.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|topModule             | D'+A*B         | 30     | 10     | -      | 9      | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|frameBuffer_greyScale | (PCIN+A:B+C)'  | 0      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|topModule             | D'+A*B         | 30     | 10     | -      | 9      | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|frameBuffer_greyScale | (PCIN+A:B+C)'  | 0      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|topModule             | D'+A*B         | 30     | 10     | -      | 9      | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|topModule             | (PCIN+A:B'+C)' | 0      | 10     | -      | -      | 18     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bram          |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |bram     |     3|
|4     |BUFG     |     3|
|5     |CARRY4   |    88|
|6     |DSP48E1  |     6|
|9     |LUT1     |    90|
|10    |LUT2     |   125|
|11    |LUT3     |   158|
|12    |LUT4     |    94|
|13    |LUT5     |    72|
|14    |LUT6     |   127|
|15    |RAMB18E1 |     1|
|16    |FDRE     |   329|
|17    |FDSE     |     7|
|18    |IBUF     |    15|
|19    |OBUF     |    45|
|20    |OBUFT    |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1605.551 ; gain = 618.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1605.551 ; gain = 607.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1605.551 ; gain = 618.898
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1617.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1621.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a5ce4cc4
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1621.285 ; gain = 1043.965
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1621.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Personal/EC551/FinalProject/cameraNexus/camera.runs/synth_1/topModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topModule_utilization_synth.rpt -pb topModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 06:21:45 2023...
