/* [File] : cbtop_rgu.h */
/* [Revision time] : Wed Sep 11 15:14:05 2019 */
/* [Description] : This file is auto generated by CODA */
/* [Copyright] : Copyright (C) 2019 Mediatek Incorportion. All rights */
/* reserved. */

#ifndef __CBTOP_RGU_REGS_H__
#define __CBTOP_RGU_REGS_H__

#ifdef __cplusplus
extern "C" {
#endif

/* ************************************************************************** */
/* */
/* CBTOP_RGU CR Definitions */
/* */
/* ************************************************************************** */

#define CBTOP_RGU_BASE 0x70002000

#define CBTOP_RGU_TOP_RGU_HIFCR_ADDR (CBTOP_RGU_BASE + 0x0010)	      /* 2010 */
#define CBTOP_RGU_TOP_RGU_HIFCR_1_ADDR (CBTOP_RGU_BASE + 0x0014)      /* 2014 */
#define CBTOP_RGU_RGU_DUMMY_ADDR (CBTOP_RGU_BASE + 0x0018)	      /* 2018 */
#define CBTOP_RGU_HIF_MEM_CTL_PD_ADDR (CBTOP_RGU_BASE + 0x001C)	      /* 201C */
#define CBTOP_RGU_HIF_MEM_CTL_PD_2_ADDR (CBTOP_RGU_BASE + 0x0024)     /* 2024 */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR (CBTOP_RGU_BASE + 0x0030)      /* 2030 */
#define CBTOP_RGU_CBTOP_MEM_PDN_ADDR (CBTOP_RGU_BASE + 0x0040)	      /* 2040 */
#define CBTOP_RGU_CBTOP_MEM_SLP_ADDR (CBTOP_RGU_BASE + 0x004C)	      /* 204C */
#define CBTOP_RGU_CBTOP_MEM_ISOINT_ADDR (CBTOP_RGU_BASE + 0x0064)     /* 2064 */
#define CBTOP_RGU_TOP_PON_S_EN_ADDR (CBTOP_RGU_BASE + 0x0160)	      /* 2160 */
#define CBTOP_RGU_HIF_PON_S_EN_ADDR (CBTOP_RGU_BASE + 0x0220)	      /* 2220 */
#define CBTOP_RGU_SDCTL_PON_S_EN_ADDR (CBTOP_RGU_BASE + 0x0224)	      /* 2224 */
#define CBTOP_RGU_USB_CORE_PON_S_EN_ADDR \
	(CBTOP_RGU_BASE + 0x0228) /* 2228 */
#define CBTOP_RGU_USB_PHY_PON_S_EN_ADDR (CBTOP_RGU_BASE + 0x022C)     /* 222C */
#define CBTOP_RGU_CRYPTO_TOP_PON_S_EN_ADDR \
	(CBTOP_RGU_BASE + 0x0234) /* 2234 */
#define CBTOP_RGU_HIF_PWR_ACK_STAT_ADDR (CBTOP_RGU_BASE + 0x0240)     /* 2240 */
#define CBTOP_RGU_SDCTL_TOP_PWR_ACK_STAT_ADDR \
	(CBTOP_RGU_BASE + 0x0244) /* 2244 */
#define CBTOP_RGU_USB_CORE_PWR_ACK_STAT_ADDR \
	(CBTOP_RGU_BASE + 0x0248) /* 2248 */
#define CBTOP_RGU_USB_PHY_PWR_ACK_STAT_ADDR \
	(CBTOP_RGU_BASE + 0x024C) /* 224C */
#define CBTOP_RGU_CRYPTO_TOP_PWR_ACK_STAT_ADDR \
	(CBTOP_RGU_BASE + 0x0254) /* 2254 */
#define CBTOP_RGU_CBTOP_PCIE_LP_EINT_ADDR \
	(CBTOP_RGU_BASE + 0x0350) /* 2350 */
#define CBTOP_RGU_CBTOP_TMBIST_0_ADDR (CBTOP_RGU_BASE + 0x0360)	      /* 2360 */
#define CBTOP_RGU_CBTOP_TMBIST_1_ADDR (CBTOP_RGU_BASE + 0x0364)	      /* 2364 */
#define CBTOP_RGU_CBTOP_TMBIST_2_ADDR (CBTOP_RGU_BASE + 0x0368)	      /* 2368 */
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_ADDR \
	(CBTOP_RGU_BASE + 0x0400) /* 2400 */
#define CBTOP_RGU_WF_MISC_ADDR (CBTOP_RGU_BASE + 0x500)		      /* 2500 */
#define CBTOP_RGU_WF_L05_RECOV_ADDR (CBTOP_RGU_BASE + 0x504)	      /* 2504 */
#define CBTOP_RGU_BT_MISC_ADDR (CBTOP_RGU_BASE + 0x510)		      /* 2510 */
#define CBTOP_RGU_BT_L05_RECOV_ADDR (CBTOP_RGU_BASE + 0x514)	      /* 2514 */
#define CBTOP_RGU_WF_SUBSYS_RST_ADDR (CBTOP_RGU_BASE + 0x600)	      /* 2600 */
#define CBTOP_RGU_WF_SUBSYS_PWR_ADDR (CBTOP_RGU_BASE + 0x604)	      /* 2604 */
#define CBTOP_RGU_BT_SUBSYS_RST_ADDR (CBTOP_RGU_BASE + 0x610)	      /* 2610 */
#define CBTOP_RGU_CMDBT_CTL_ADDR (CBTOP_RGU_BASE + 0x700)	      /* 2700 */
#define CBTOP_RGU_CMDBT_MEM_ADDR_PREFIX_ADDR \
	(CBTOP_RGU_BASE + 0x704) /* 2704 */
#define CBTOP_RGU_CMDBT_CTL_1_ADDR (CBTOP_RGU_BASE + 0x708)	      /* 2708 */
#define CBTOP_RGU_CMDBT_MEM_ADDR_PREFIX_1_ADDR \
	(CBTOP_RGU_BASE + 0x70C) /* 270C */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_0_ADDR \
	(CBTOP_RGU_BASE + 0x710) /* 2710 */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_1_ADDR \
	(CBTOP_RGU_BASE + 0x714) /* 2714 */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_2_ADDR \
	(CBTOP_RGU_BASE + 0x718) /* 2718 */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_3_ADDR \
	(CBTOP_RGU_BASE + 0x71C) /* 271C */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_4_ADDR \
	(CBTOP_RGU_BASE + 0x720) /* 2720 */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_5_ADDR \
	(CBTOP_RGU_BASE + 0x724) /* 2724 */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_6_ADDR \
	(CBTOP_RGU_BASE + 0x728) /* 2728 */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_7_ADDR \
	(CBTOP_RGU_BASE + 0x72C) /* 272C */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_8_ADDR \
	(CBTOP_RGU_BASE + 0x730) /* 2730 */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_9_ADDR \
	(CBTOP_RGU_BASE + 0x734) /* 2734 */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_10_ADDR                               \
	(CBTOP_RGU_BASE + 0x738) /* 2738 */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_11_ADDR                               \
	(CBTOP_RGU_BASE + 0x73C) /* 273C */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_12_ADDR                               \
	(CBTOP_RGU_BASE + 0x740) /* 2740 */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_13_ADDR                               \
	(CBTOP_RGU_BASE + 0x744) /* 2744 */

/*
* ---TOP_RGU_HIFCR (0x70002000 + 0x0010)---
* CBUF_SOFT_RST_B[0] - (RW) SDIO TX/RX 4K-byte buffer reset
* CBUF_SOFT_PWR_ON[1] - (RW) SDIO TX/RX 4K-byte buffer power on
* SDCTL_RST_B[2] - (RW) SDIO Controller Reset
* SDCTL_PWR_ON_0[3] - (RW) SDIO Controller power down
* PCIE_SOFT_RSTB[4] - (RW) PCIE MAC MTCMOS SW reset, when switch to
* HW control mode, this bit also can reset HIFSYS MTCMOS
* PCIE_SOFT_ISO_EN[5] - (RW) PCIE MAC MTCMOS SW ISO enable (Need to
* check HIF_PWR_ACK_S before set this bit to 1'b0)
* PCIE_SOFT_PWR_ON_S[6] - (RW) PCIE MAC MTCMOS SW power on S (Need to
* check HIF_PWR_ACK before set this bit to 1'b1)
* PCIE_SOFT_PWR_ON[7] - (RW) PCIE MAC MTCMOS SW power on
* PCIE_PWR_ON[8] - (RW) PCIE MAC MTCMOS HW auto power on
* PCIE_HWCTL[9] - (RW) PCIE MAC MTCMOS hardware auto sequence
control
* PCIE_WSWDT_EN[10] - (RW) xxx
* SDCTL_PWR_ON_1[11] - (RW) SDIO Controller power down
* SDCTL_PWR_ON_2[12] - (RW) SDIO Controller power down
* USB_PWR_ON_SECLECT[13] - (RW) USB mtcmos power control selection
* HIF_BGF_RST_B[14] - (RW) SDIO VGF part SW reset
* HIF_W_RST_B[15] - (RW) SDIO WF part SW reset
* TOP_SOFT_ISO_EN[16] - (RW) TOP AON domain ISO cell soft control
* TOP_HWCTL[17] - (RW) TOP AON domain ISO cell controlled by
* hardware or not
* PCIE_PWR_ACK_S[18] - (RO) indicate MTCMOS power status
* PCIE_PWR_ACK[19] - (RO) indicate MTCMOS power status
* USB_CORE_SOFT_RSTB[20] - (RW) USB CORE MTCMOS SW reset, when switch to
* HW control mode, this bit also can reset USB CORE MTCMOS
* USB_CORE_SOFT_ISO_EN[21] - (RW) USB CORE MTCMOS SW ISO enable (Need to
* check USB_CORE_PWR_ACK_S before set this bit to 1'b0)
* USB_CORE_SOFT_PWR_ON_S[22] - (RW) USB CORE MTCMOS SW power on S (Need to
* check USB_CORE_PWR_ACK before set this bit to 1'b1)
* USB_CORE_SOFT_PWR_ON[23] - (RW) USB CORE MTCMOS SW power on
* USB_CORE_PWR_ON[24] - (RW) USB CORE MTCMOS HW auto power on
* USB_CORE_HWCTL[25] - (RW) USB CORE MTCMOS hardware auto sequence
control
* USB_PHY_SOFT_RSTB[26] - (RW) USB PHY MTCMOS SW reset, when switch to
* HW control mode, this bit also can reset USB PHY MTCMOS
* USB_PHY_SOFT_ISO_EN[27] - (RW) USB PHY MTCMOS SW ISO enable (Need to
* check USB_PHY_PWR_ACK_S before set this bit to 1'b0)
* USB_PHY_SOFT_PWR_ON_S[28] - (RW) USB PHY MTCMOS SW power on S (Need to
* check USB_PHY_PWR_ACK before set this bit to 1'b1)
* USB_PHY_SOFT_PWR_ON[29] - (RW) USB PHY MTCMOS SW power on
* USB_PHY_PWR_ON[30] - (RW) USB PHY MTCMOS HW auto power on
* USB_PHY_HWCTL[31] - (RW) USB PHY MTCMOS hardware auto sequence
control
*/
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_HWCTL_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_HWCTL_MASK                             \
	0x80000000 /* USB_PHY_HWCTL[31] */
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_HWCTL_SHFT 31
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_PWR_ON_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_PWR_ON_MASK                            \
	0x40000000 /* USB_PHY_PWR_ON[30] */
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_PWR_ON_SHFT 30
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_SOFT_PWR_ON_ADDR                       \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_SOFT_PWR_ON_MASK                       \
	0x20000000 /* USB_PHY_SOFT_PWR_ON[29] */
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_SOFT_PWR_ON_SHFT 29
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_SOFT_PWR_ON_S_ADDR                     \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_SOFT_PWR_ON_S_MASK                     \
	0x10000000 /* USB_PHY_SOFT_PWR_ON_S[28] */
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_SOFT_PWR_ON_S_SHFT 28
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_SOFT_ISO_EN_ADDR                       \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_SOFT_ISO_EN_MASK                       \
	0x08000000 /* USB_PHY_SOFT_ISO_EN[27] */
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_SOFT_ISO_EN_SHFT 27
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_SOFT_RSTB_ADDR                         \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_SOFT_RSTB_MASK                         \
	0x04000000 /* USB_PHY_SOFT_RSTB[26] */
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PHY_SOFT_RSTB_SHFT 26
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_HWCTL_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_HWCTL_MASK                            \
	0x02000000 /* USB_CORE_HWCTL[25] */
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_HWCTL_SHFT 25
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_PWR_ON_ADDR                           \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_PWR_ON_MASK                           \
	0x01000000 /* USB_CORE_PWR_ON[24] */
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_PWR_ON_SHFT 24
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_SOFT_PWR_ON_ADDR                      \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_SOFT_PWR_ON_MASK                      \
	0x00800000 /* USB_CORE_SOFT_PWR_ON[23] */
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_SOFT_PWR_ON_SHFT 23
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_SOFT_PWR_ON_S_ADDR                    \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_SOFT_PWR_ON_S_MASK                    \
	0x00400000 /* USB_CORE_SOFT_PWR_ON_S[22] */
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_SOFT_PWR_ON_S_SHFT 22
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_SOFT_ISO_EN_ADDR                      \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_SOFT_ISO_EN_MASK                      \
	0x00200000 /* USB_CORE_SOFT_ISO_EN[21] */
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_SOFT_ISO_EN_SHFT 21
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_SOFT_RSTB_ADDR                        \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_SOFT_RSTB_MASK                        \
	0x00100000 /* USB_CORE_SOFT_RSTB[20] */
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_CORE_SOFT_RSTB_SHFT 20
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_PWR_ACK_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_PWR_ACK_MASK \
	0x00080000 /* PCIE_PWR_ACK[19] */
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_PWR_ACK_SHFT 19
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_PWR_ACK_S_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_PWR_ACK_S_MASK                            \
	0x00040000 /* PCIE_PWR_ACK_S[18] */
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_PWR_ACK_S_SHFT 18
#define CBTOP_RGU_TOP_RGU_HIFCR_TOP_HWCTL_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_TOP_HWCTL_MASK 0x00020000 /* TOP_HWCTL[17] */
#define CBTOP_RGU_TOP_RGU_HIFCR_TOP_HWCTL_SHFT 17
#define CBTOP_RGU_TOP_RGU_HIFCR_TOP_SOFT_ISO_EN_ADDR                           \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_TOP_SOFT_ISO_EN_MASK                           \
	0x00010000 /* TOP_SOFT_ISO_EN[16] */
#define CBTOP_RGU_TOP_RGU_HIFCR_TOP_SOFT_ISO_EN_SHFT 16
#define CBTOP_RGU_TOP_RGU_HIFCR_HIF_W_RST_B_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_HIF_W_RST_B_MASK \
	0x00008000 /* HIF_W_RST_B[15] */
#define CBTOP_RGU_TOP_RGU_HIFCR_HIF_W_RST_B_SHFT 15
#define CBTOP_RGU_TOP_RGU_HIFCR_HIF_BGF_RST_B_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_HIF_BGF_RST_B_MASK                             \
	0x00004000 /* HIF_BGF_RST_B[14] */
#define CBTOP_RGU_TOP_RGU_HIFCR_HIF_BGF_RST_B_SHFT 14
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PWR_ON_SECLECT_ADDR                        \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PWR_ON_SECLECT_MASK                        \
	0x00002000 /* USB_PWR_ON_SECLECT[13] */
#define CBTOP_RGU_TOP_RGU_HIFCR_USB_PWR_ON_SECLECT_SHFT 13
#define CBTOP_RGU_TOP_RGU_HIFCR_SDCTL_PWR_ON_2_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_SDCTL_PWR_ON_2_MASK                            \
	0x00001000 /* SDCTL_PWR_ON_2[12] */
#define CBTOP_RGU_TOP_RGU_HIFCR_SDCTL_PWR_ON_2_SHFT 12
#define CBTOP_RGU_TOP_RGU_HIFCR_SDCTL_PWR_ON_1_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_SDCTL_PWR_ON_1_MASK                            \
	0x00000800 /* SDCTL_PWR_ON_1[11] */
#define CBTOP_RGU_TOP_RGU_HIFCR_SDCTL_PWR_ON_1_SHFT 11
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_WSWDT_EN_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_WSWDT_EN_MASK                             \
	0x00000400 /* PCIE_WSWDT_EN[10] */
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_WSWDT_EN_SHFT 10
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_HWCTL_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_HWCTL_MASK 0x00000200 /* PCIE_HWCTL[9] */
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_HWCTL_SHFT 9
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_PWR_ON_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_PWR_ON_MASK 0x00000100 /* PCIE_PWR_ON[8] */
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_PWR_ON_SHFT 8
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_SOFT_PWR_ON_ADDR                          \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_SOFT_PWR_ON_MASK                          \
	0x00000080 /* PCIE_SOFT_PWR_ON[7] */
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_SOFT_PWR_ON_SHFT 7
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_SOFT_PWR_ON_S_ADDR                        \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_SOFT_PWR_ON_S_MASK                        \
	0x00000040 /* PCIE_SOFT_PWR_ON_S[6] */
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_SOFT_PWR_ON_S_SHFT 6
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_SOFT_ISO_EN_ADDR                          \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_SOFT_ISO_EN_MASK                          \
	0x00000020 /* PCIE_SOFT_ISO_EN[5] */
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_SOFT_ISO_EN_SHFT 5
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_SOFT_RSTB_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_SOFT_RSTB_MASK                            \
	0x00000010 /* PCIE_SOFT_RSTB[4] */
#define CBTOP_RGU_TOP_RGU_HIFCR_PCIE_SOFT_RSTB_SHFT 4
#define CBTOP_RGU_TOP_RGU_HIFCR_SDCTL_PWR_ON_0_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_SDCTL_PWR_ON_0_MASK                            \
	0x00000008 /* SDCTL_PWR_ON_0[3] */
#define CBTOP_RGU_TOP_RGU_HIFCR_SDCTL_PWR_ON_0_SHFT 3
#define CBTOP_RGU_TOP_RGU_HIFCR_SDCTL_RST_B_ADDR CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_SDCTL_RST_B_MASK 0x00000004 /* SDCTL_RST_B[2] */
#define CBTOP_RGU_TOP_RGU_HIFCR_SDCTL_RST_B_SHFT 2
#define CBTOP_RGU_TOP_RGU_HIFCR_CBUF_SOFT_PWR_ON_ADDR                          \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_CBUF_SOFT_PWR_ON_MASK                          \
	0x00000002 /* CBUF_SOFT_PWR_ON[1] */
#define CBTOP_RGU_TOP_RGU_HIFCR_CBUF_SOFT_PWR_ON_SHFT 1
#define CBTOP_RGU_TOP_RGU_HIFCR_CBUF_SOFT_RST_B_ADDR                           \
	CBTOP_RGU_TOP_RGU_HIFCR_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_CBUF_SOFT_RST_B_MASK                           \
	0x00000001 /* CBUF_SOFT_RST_B[0] */
#define CBTOP_RGU_TOP_RGU_HIFCR_CBUF_SOFT_RST_B_SHFT 0

/*
* ---TOP_RGU_HIFCR_1 (0x70002000 + 0x0014)---
* SDCTL_TOP_SOFT_RSTB[0] - (RW) indicate MTCMOS power status
* SDCTL_TOP_SOFT_ISO_EN[1] - (RW) SDIO controller MTCMOS SW reset, when
* switch to HW control mode, this bit also can reset USB CORE MTCMOS
* SDCTL_TOP_SOFT_PWR_ON_S[2] - (RW) SDIO controller MTCMOS SW ISO enable
* (Need to check USB_CORE_PWR_ACK_S before set this bit to 1'b0)
* SDCTL_TOP_SOFT_PWR_ON[3] - (RW) SDIO controller MTCMOS SW power on S
* (Need to check USB_CORE_PWR_ACK before set this bit to 1'b1)
* SDCTL_TOP_POWER_ON[4] - (RW) SDIO controller MTCMOS SW power on
* SDCTL_TOP_HWCTL[5] - (RW) SDIO controller MTCMOS HW auto power on
* HIF_COM_RSTB[6] - (RW) SDIO common part SW reset
* RESERVED7[15..7] - (RO) Reserved bits
* SDIO_MACRO_SOFT_RSTB[16] - (RW) SDIO MACRO MTCMOS SW reset, when switch
* to HW control mode, this bit also can reset USB PHY MTCMOS
* SDIO_MACRO_SOFT_ISO_EN[17] - (RW) SDIO MACRO MTCMOS SW ISO enable (Need
* to check USB_PHY_PWR_ACK_S before set this bit to 1'b0)
* SDIO_MACRO_SOFT_PWR_ON_S[18] - (RW) SDIO MACRO MTCMOS SW power on S (Need to
* check USB_PHY_PWR_ACK before set this bit to 1'b1)
* SDIO_MACRO_SOFT_PWR_ON[19] - (RW) SDIO MACRO MTCMOS SW power on S (Need to
* check USB_PHY_PWR_ACK before set this bit to 1'b1)
* SDIO_MACRO_POWER_ON[20] - (RW) SDIO MACROMTCMOS SW power on
* SDIO_MACRO_HWCTL[21] - (RW) SDIO MACRO MTCMOS HW auto power on
* RESERVED22[31..22] - (RO) Reserved bits
*/
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_HWCTL_ADDR                        \
	CBTOP_RGU_TOP_RGU_HIFCR_1_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_HWCTL_MASK                        \
	0x00200000 /* SDIO_MACRO_HWCTL[21] */
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_HWCTL_SHFT 21
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_POWER_ON_ADDR                     \
	CBTOP_RGU_TOP_RGU_HIFCR_1_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_POWER_ON_MASK                     \
	0x00100000 /* SDIO_MACRO_POWER_ON[20] */
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_POWER_ON_SHFT 20
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_SOFT_PWR_ON_ADDR                  \
	CBTOP_RGU_TOP_RGU_HIFCR_1_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_SOFT_PWR_ON_MASK                  \
	0x00080000 /* SDIO_MACRO_SOFT_PWR_ON[19] */
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_SOFT_PWR_ON_SHFT 19
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_SOFT_PWR_ON_S_ADDR                \
	CBTOP_RGU_TOP_RGU_HIFCR_1_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_SOFT_PWR_ON_S_MASK                \
	0x00040000 /* SDIO_MACRO_SOFT_PWR_ON_S[18] */
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_SOFT_PWR_ON_S_SHFT 18
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_SOFT_ISO_EN_ADDR                  \
	CBTOP_RGU_TOP_RGU_HIFCR_1_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_SOFT_ISO_EN_MASK                  \
	0x00020000 /* SDIO_MACRO_SOFT_ISO_EN[17] */
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_SOFT_ISO_EN_SHFT 17
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_SOFT_RSTB_ADDR                    \
	CBTOP_RGU_TOP_RGU_HIFCR_1_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_SOFT_RSTB_MASK                    \
	0x00010000 /* SDIO_MACRO_SOFT_RSTB[16] */
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDIO_MACRO_SOFT_RSTB_SHFT 16
#define CBTOP_RGU_TOP_RGU_HIFCR_1_HIF_COM_RSTB_ADDR                            \
	CBTOP_RGU_TOP_RGU_HIFCR_1_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_1_HIF_COM_RSTB_MASK                            \
	0x00000040 /* HIF_COM_RSTB[6] */
#define CBTOP_RGU_TOP_RGU_HIFCR_1_HIF_COM_RSTB_SHFT 6
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_HWCTL_ADDR                         \
	CBTOP_RGU_TOP_RGU_HIFCR_1_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_HWCTL_MASK                         \
	0x00000020 /* SDCTL_TOP_HWCTL[5] */
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_HWCTL_SHFT 5
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_POWER_ON_ADDR                      \
	CBTOP_RGU_TOP_RGU_HIFCR_1_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_POWER_ON_MASK                      \
	0x00000010 /* SDCTL_TOP_POWER_ON[4] */
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_POWER_ON_SHFT 4
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_SOFT_PWR_ON_ADDR                   \
	CBTOP_RGU_TOP_RGU_HIFCR_1_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_SOFT_PWR_ON_MASK                   \
	0x00000008 /* SDCTL_TOP_SOFT_PWR_ON[3] */
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_SOFT_PWR_ON_SHFT 3
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_SOFT_PWR_ON_S_ADDR                 \
	CBTOP_RGU_TOP_RGU_HIFCR_1_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_SOFT_PWR_ON_S_MASK                 \
	0x00000004 /* SDCTL_TOP_SOFT_PWR_ON_S[2] */
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_SOFT_PWR_ON_S_SHFT 2
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_SOFT_ISO_EN_ADDR                   \
	CBTOP_RGU_TOP_RGU_HIFCR_1_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_SOFT_ISO_EN_MASK                   \
	0x00000002 /* SDCTL_TOP_SOFT_ISO_EN[1] */
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_SOFT_ISO_EN_SHFT 1
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_SOFT_RSTB_ADDR                     \
	CBTOP_RGU_TOP_RGU_HIFCR_1_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_SOFT_RSTB_MASK                     \
	0x00000001 /* SDCTL_TOP_SOFT_RSTB[0] */
#define CBTOP_RGU_TOP_RGU_HIFCR_1_SDCTL_TOP_SOFT_RSTB_SHFT 0

/*
* ---RGU_DUMMY (0x70002000 + 0x0018)---
* RESERVED0[9..0] - (RO) Reserved bits
* DUMMY[15..10] - (RW) dummy register, do not W/R
* RESERVED16[23..16] - (RO) Reserved bits
* DEBUG_SEL[31..24] - (RW) xxx
*/
#define CBTOP_RGU_RGU_DUMMY_DEBUG_SEL_ADDR CBTOP_RGU_RGU_DUMMY_ADDR
#define CBTOP_RGU_RGU_DUMMY_DEBUG_SEL_MASK 0xFF000000 /* DEBUG_SEL[31..24] */
#define CBTOP_RGU_RGU_DUMMY_DEBUG_SEL_SHFT 24
#define CBTOP_RGU_RGU_DUMMY_DUMMY_ADDR CBTOP_RGU_RGU_DUMMY_ADDR
#define CBTOP_RGU_RGU_DUMMY_DUMMY_MASK 0x0000FC00 /* DUMMY[15..10] */
#define CBTOP_RGU_RGU_DUMMY_DUMMY_SHFT 10

/*
* ---HIF_MEM_CTL_PD (0x70002000 + 0x001C)---
* PCIE_CORE_SRAM_PDN[11..0] - (RW) PCIE power down control by RGU hardware
* USB_SRAM_PDN[18..12] - (RW) USB SRAM power down control by RGU
hardware
* SDCTL_SRAM_PDN[22..19] - (RW) SDCTL TOP SRAM power down control by RGU
hardware
* RESERVED23[23] - (RO) Reserved bits
* DUMMY_ECO[31..24] - (RW) xxx
*/
#define CBTOP_RGU_HIF_MEM_CTL_PD_DUMMY_ECO_ADDR CBTOP_RGU_HIF_MEM_CTL_PD_ADDR
#define CBTOP_RGU_HIF_MEM_CTL_PD_DUMMY_ECO_MASK \
	0xFF000000 /* DUMMY_ECO[31..24] */
#define CBTOP_RGU_HIF_MEM_CTL_PD_DUMMY_ECO_SHFT 24
#define CBTOP_RGU_HIF_MEM_CTL_PD_SDCTL_SRAM_PDN_ADDR                           \
	CBTOP_RGU_HIF_MEM_CTL_PD_ADDR
#define CBTOP_RGU_HIF_MEM_CTL_PD_SDCTL_SRAM_PDN_MASK                           \
	0x00780000 /* SDCTL_SRAM_PDN[22..19] */
#define CBTOP_RGU_HIF_MEM_CTL_PD_SDCTL_SRAM_PDN_SHFT 19
#define CBTOP_RGU_HIF_MEM_CTL_PD_USB_SRAM_PDN_ADDR CBTOP_RGU_HIF_MEM_CTL_PD_ADDR
#define CBTOP_RGU_HIF_MEM_CTL_PD_USB_SRAM_PDN_MASK                             \
	0x0007F000 /* USB_SRAM_PDN[18..12] */
#define CBTOP_RGU_HIF_MEM_CTL_PD_USB_SRAM_PDN_SHFT 12
#define CBTOP_RGU_HIF_MEM_CTL_PD_PCIE_CORE_SRAM_PDN_ADDR                       \
	CBTOP_RGU_HIF_MEM_CTL_PD_ADDR
#define CBTOP_RGU_HIF_MEM_CTL_PD_PCIE_CORE_SRAM_PDN_MASK                       \
	0x00000FFF /* PCIE_CORE_SRAM_PDN[11..0] */
#define CBTOP_RGU_HIF_MEM_CTL_PD_PCIE_CORE_SRAM_PDN_SHFT 0

/*
* ---HIF_MEM_CTL_PD_2 (0x70002000 + 0x0024)---
* RSVD_SRAM_PDN[11..0] - (RW) RSVD power down control by RGU hardware
* DUMMY_ECO_2[31..12] - (RW) xxx
*/
#define CBTOP_RGU_HIF_MEM_CTL_PD_2_DUMMY_ECO_2_ADDR                            \
	CBTOP_RGU_HIF_MEM_CTL_PD_2_ADDR
#define CBTOP_RGU_HIF_MEM_CTL_PD_2_DUMMY_ECO_2_MASK                            \
	0xFFFFF000 /* DUMMY_ECO_2[31..12] */
#define CBTOP_RGU_HIF_MEM_CTL_PD_2_DUMMY_ECO_2_SHFT 12
#define CBTOP_RGU_HIF_MEM_CTL_PD_2_RSVD_SRAM_PDN_ADDR                          \
	CBTOP_RGU_HIF_MEM_CTL_PD_2_ADDR
#define CBTOP_RGU_HIF_MEM_CTL_PD_2_RSVD_SRAM_PDN_MASK                          \
	0x00000FFF /* RSVD_SRAM_PDN[11..0] */
#define CBTOP_RGU_HIF_MEM_CTL_PD_2_RSVD_SRAM_PDN_SHFT 0

/*
* ---TOP_RGU_HIFCR_2 (0x70002000 + 0x0030)---
* PCIE_LOCK_EN[0] - (RW) xxx
* PCIE_LOCK_CLR[1] - (RW) xxx
* RSVD_LOCK_EN[2] - (RW) xxx
* RSVD_LOCK_CLR[3] - (RW) xxx
* RSVD_SOFT_RSTB[4] - (RW) RSVD MTCMOS SW reset, when switch to HW
* control mode, this bit also can reset RSVD MTCMOS
* RSVD_SOFT_ISO_EN[5] - (RW) RSVD MTCMOS SW ISO enable (Need to
* check RSVD_PWR_ACK_S before set this bit to 1'b0)
* RSVD_SOFT_PWR_ON_S[6] - (RW) RSVD MTCMOS SW power on S (Need to check
* RSVD_PWR_ACK before set this bit to 1'b1)
* RSVD_SOFT_PWR_ON[7] - (RW) RSVD MTCMOS SW power on
* RSVD_PWR_ON[8] - (RW) RSVD MTCMOS HW auto power on
* RSVD_HWCTL[9] - (RW) RSVD MTCMOS hardware auto sequence
control
* RSVD_WSWDT_EN[10] - (RW) xxx
* RESERVED11[13..11] - (RO) Reserved bits
* RSVD_PWR_ACK_S[14] - (RO) indicate MTCMOS power status
* RSVD_PWR_ACK[15] - (RO) indicate MTCMOS power status
* RESERVED16[24..16] - (RO) Reserved bits
* PCIE_MAC_HW_PDN[25] - (RW) PCIE MAC SRAM power down when preset_n =
0
* CRYPTO_TOP_SOFT_RSTB[26] - (RW) USB PHY MTCMOS SW reset, when switch to
* HW control mode, this bit also can reset USB PHY MTCMOS
* CRYPTO_TOP_SOFT_ISO_EN[27] - (RW) USB PHY MTCMOS SW ISO enable (Need to
* check CRYPTO_TOP_PWR_ACK_S before set this bit to 1'b0)
* CRYPTO_TOP_SOFT_PWR_ON_S[28] - (RW) USB PHY MTCMOS SW power on S (Need to
* check CRYPTO_TOP_PWR_ACK before set this bit to 1'b1)
* CRYPTO_TOP_SOFT_PWR_ON[29] - (RW) USB PHY MTCMOS SW power on
* CRYPTO_TOP_PWR_ON[30] - (RW) USB PHY MTCMOS HW auto power on
* CRYPTO_TOP_HWCTL[31] - (RW) CRYPTO engine MTCMOS hardware auto
* sequence control
*/
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_HWCTL_ADDR                        \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_HWCTL_MASK                        \
	0x80000000 /* CRYPTO_TOP_HWCTL[31] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_HWCTL_SHFT 31
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_PWR_ON_ADDR                       \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_PWR_ON_MASK                       \
	0x40000000 /* CRYPTO_TOP_PWR_ON[30] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_PWR_ON_SHFT 30
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_SOFT_PWR_ON_ADDR                  \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_SOFT_PWR_ON_MASK                  \
	0x20000000 /* CRYPTO_TOP_SOFT_PWR_ON[29] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_SOFT_PWR_ON_SHFT 29
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_SOFT_PWR_ON_S_ADDR                \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_SOFT_PWR_ON_S_MASK                \
	0x10000000 /* CRYPTO_TOP_SOFT_PWR_ON_S[28] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_SOFT_PWR_ON_S_SHFT 28
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_SOFT_ISO_EN_ADDR                  \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_SOFT_ISO_EN_MASK                  \
	0x08000000 /* CRYPTO_TOP_SOFT_ISO_EN[27] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_SOFT_ISO_EN_SHFT 27
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_SOFT_RSTB_ADDR                    \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_SOFT_RSTB_MASK                    \
	0x04000000 /* CRYPTO_TOP_SOFT_RSTB[26] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_CRYPTO_TOP_SOFT_RSTB_SHFT 26
#define CBTOP_RGU_TOP_RGU_HIFCR_2_PCIE_MAC_HW_PDN_ADDR                         \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_PCIE_MAC_HW_PDN_MASK                         \
	0x02000000 /* PCIE_MAC_HW_PDN[25] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_PCIE_MAC_HW_PDN_SHFT 25
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_PWR_ACK_ADDR                            \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_PWR_ACK_MASK                            \
	0x00008000 /* RSVD_PWR_ACK[15] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_PWR_ACK_SHFT 15
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_PWR_ACK_S_ADDR                          \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_PWR_ACK_S_MASK                          \
	0x00004000 /* RSVD_PWR_ACK_S[14] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_PWR_ACK_S_SHFT 14
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_WSWDT_EN_ADDR                           \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_WSWDT_EN_MASK                           \
	0x00000400 /* RSVD_WSWDT_EN[10] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_WSWDT_EN_SHFT 10
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_HWCTL_ADDR CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_HWCTL_MASK 0x00000200 /* RSVD_HWCTL[9] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_HWCTL_SHFT 9
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_PWR_ON_ADDR                             \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_PWR_ON_MASK \
	0x00000100 /* RSVD_PWR_ON[8] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_PWR_ON_SHFT 8
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_SOFT_PWR_ON_ADDR                        \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_SOFT_PWR_ON_MASK                        \
	0x00000080 /* RSVD_SOFT_PWR_ON[7] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_SOFT_PWR_ON_SHFT 7
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_SOFT_PWR_ON_S_ADDR                      \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_SOFT_PWR_ON_S_MASK                      \
	0x00000040 /* RSVD_SOFT_PWR_ON_S[6] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_SOFT_PWR_ON_S_SHFT 6
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_SOFT_ISO_EN_ADDR                        \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_SOFT_ISO_EN_MASK                        \
	0x00000020 /* RSVD_SOFT_ISO_EN[5] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_SOFT_ISO_EN_SHFT 5
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_SOFT_RSTB_ADDR                          \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_SOFT_RSTB_MASK                          \
	0x00000010 /* RSVD_SOFT_RSTB[4] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_SOFT_RSTB_SHFT 4
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_LOCK_CLR_ADDR                           \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_LOCK_CLR_MASK                           \
	0x00000008 /* RSVD_LOCK_CLR[3] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_LOCK_CLR_SHFT 3
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_LOCK_EN_ADDR                            \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_LOCK_EN_MASK                            \
	0x00000004 /* RSVD_LOCK_EN[2] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_RSVD_LOCK_EN_SHFT 2
#define CBTOP_RGU_TOP_RGU_HIFCR_2_PCIE_LOCK_CLR_ADDR                           \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_PCIE_LOCK_CLR_MASK                           \
	0x00000002 /* PCIE_LOCK_CLR[1] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_PCIE_LOCK_CLR_SHFT 1
#define CBTOP_RGU_TOP_RGU_HIFCR_2_PCIE_LOCK_EN_ADDR                            \
	CBTOP_RGU_TOP_RGU_HIFCR_2_ADDR
#define CBTOP_RGU_TOP_RGU_HIFCR_2_PCIE_LOCK_EN_MASK                            \
	0x00000001 /* PCIE_LOCK_EN[0] */
#define CBTOP_RGU_TOP_RGU_HIFCR_2_PCIE_LOCK_EN_SHFT 0

/*
* ---CBTOP_MEM_PDN (0x70002000 + 0x0040)---
* CBTOP_SYSRAM_SWCTL_PDN[0] - (RW) CBTOP_SYSRAM power down software mode
value
* CBTOP_SYSRAM_HWCTL_PDN[1] - (RW) CBTOP_SYSRAM power down control by RGU
hardware
* RESERVED2[3..2] - (RO) Reserved bits
* SFTOP_SRAM_SWCTL_PDN[4] - (RW) SFTOP SRAM power down control by
software
* SFTOP_SRAM_HWCTL_PDN[5] - (RW) SFTOP SRAM power down software mode
value
* RESERVED6[31..6] - (RO) Reserved bits
*/
#define CBTOP_RGU_CBTOP_MEM_PDN_SFTOP_SRAM_HWCTL_PDN_ADDR                      \
	CBTOP_RGU_CBTOP_MEM_PDN_ADDR
#define CBTOP_RGU_CBTOP_MEM_PDN_SFTOP_SRAM_HWCTL_PDN_MASK                      \
	0x00000020 /* SFTOP_SRAM_HWCTL_PDN[5] */
#define CBTOP_RGU_CBTOP_MEM_PDN_SFTOP_SRAM_HWCTL_PDN_SHFT 5
#define CBTOP_RGU_CBTOP_MEM_PDN_SFTOP_SRAM_SWCTL_PDN_ADDR                      \
	CBTOP_RGU_CBTOP_MEM_PDN_ADDR
#define CBTOP_RGU_CBTOP_MEM_PDN_SFTOP_SRAM_SWCTL_PDN_MASK                      \
	0x00000010 /* SFTOP_SRAM_SWCTL_PDN[4] */
#define CBTOP_RGU_CBTOP_MEM_PDN_SFTOP_SRAM_SWCTL_PDN_SHFT 4
#define CBTOP_RGU_CBTOP_MEM_PDN_CBTOP_SYSRAM_HWCTL_PDN_ADDR                    \
	CBTOP_RGU_CBTOP_MEM_PDN_ADDR
#define CBTOP_RGU_CBTOP_MEM_PDN_CBTOP_SYSRAM_HWCTL_PDN_MASK                    \
	0x00000002 /* CBTOP_SYSRAM_HWCTL_PDN[1] */
#define CBTOP_RGU_CBTOP_MEM_PDN_CBTOP_SYSRAM_HWCTL_PDN_SHFT 1
#define CBTOP_RGU_CBTOP_MEM_PDN_CBTOP_SYSRAM_SWCTL_PDN_ADDR                    \
	CBTOP_RGU_CBTOP_MEM_PDN_ADDR
#define CBTOP_RGU_CBTOP_MEM_PDN_CBTOP_SYSRAM_SWCTL_PDN_MASK                    \
	0x00000001 /* CBTOP_SYSRAM_SWCTL_PDN[0] */
#define CBTOP_RGU_CBTOP_MEM_PDN_CBTOP_SYSRAM_SWCTL_PDN_SHFT 0

/*
* ---CBTOP_MEM_SLP (0x70002000 + 0x004C)---
* CBTOP_SYSRAM_SWCTL_SLP[0] - (RW) CBTOP_SYSRAM sleep_b software mode value
* CBTOP_SYSRAM_HWCTL_SLP[1] - (RW) CBTOP_SYSRAM sleep_b & isoint_b control
* by RGU hardware
* RESERVED2[3..2] - (RO) Reserved bits
* SFTOP_SRAM_SWCTL_SLP[4] - (RW) SFTOP SRAM sleep_b software mode value
* SFTOP_SRAM_HWCTL_SLP[5] - (RW) SFTOP SRAM sleep_b & isoint_b control by
* RGU hardware
* RESERVED6[31..6] - (RO) Reserved bits
*/
#define CBTOP_RGU_CBTOP_MEM_SLP_SFTOP_SRAM_HWCTL_SLP_ADDR                      \
	CBTOP_RGU_CBTOP_MEM_SLP_ADDR
#define CBTOP_RGU_CBTOP_MEM_SLP_SFTOP_SRAM_HWCTL_SLP_MASK                      \
	0x00000020 /* SFTOP_SRAM_HWCTL_SLP[5] */
#define CBTOP_RGU_CBTOP_MEM_SLP_SFTOP_SRAM_HWCTL_SLP_SHFT 5
#define CBTOP_RGU_CBTOP_MEM_SLP_SFTOP_SRAM_SWCTL_SLP_ADDR                      \
	CBTOP_RGU_CBTOP_MEM_SLP_ADDR
#define CBTOP_RGU_CBTOP_MEM_SLP_SFTOP_SRAM_SWCTL_SLP_MASK                      \
	0x00000010 /* SFTOP_SRAM_SWCTL_SLP[4] */
#define CBTOP_RGU_CBTOP_MEM_SLP_SFTOP_SRAM_SWCTL_SLP_SHFT 4
#define CBTOP_RGU_CBTOP_MEM_SLP_CBTOP_SYSRAM_HWCTL_SLP_ADDR                    \
	CBTOP_RGU_CBTOP_MEM_SLP_ADDR
#define CBTOP_RGU_CBTOP_MEM_SLP_CBTOP_SYSRAM_HWCTL_SLP_MASK                    \
	0x00000002 /* CBTOP_SYSRAM_HWCTL_SLP[1] */
#define CBTOP_RGU_CBTOP_MEM_SLP_CBTOP_SYSRAM_HWCTL_SLP_SHFT 1
#define CBTOP_RGU_CBTOP_MEM_SLP_CBTOP_SYSRAM_SWCTL_SLP_ADDR                    \
	CBTOP_RGU_CBTOP_MEM_SLP_ADDR
#define CBTOP_RGU_CBTOP_MEM_SLP_CBTOP_SYSRAM_SWCTL_SLP_MASK                    \
	0x00000001 /* CBTOP_SYSRAM_SWCTL_SLP[0] */
#define CBTOP_RGU_CBTOP_MEM_SLP_CBTOP_SYSRAM_SWCTL_SLP_SHFT 0

/*
* ---CBTOP_MEM_ISOINT (0x70002000 + 0x0064)---
* CBTOP_SYSRAM_SRAM_ISOINT_H[0] - (RW) CBTOP_SYSRAM gpram isolation software
* mode value
* RESERVED1[3..1] - (RO) Reserved bits
* SFTOP_SRAM_ISOINT_H[4] - (RW) SFTOP gpram isolation software mode
value
* RESERVED5[31..5] - (RO) Reserved bits
*/
#define CBTOP_RGU_CBTOP_MEM_ISOINT_SFTOP_SRAM_ISOINT_H_ADDR                    \
	CBTOP_RGU_CBTOP_MEM_ISOINT_ADDR
#define CBTOP_RGU_CBTOP_MEM_ISOINT_SFTOP_SRAM_ISOINT_H_MASK                    \
	0x00000010 /* SFTOP_SRAM_ISOINT_H[4] */
#define CBTOP_RGU_CBTOP_MEM_ISOINT_SFTOP_SRAM_ISOINT_H_SHFT 4
#define CBTOP_RGU_CBTOP_MEM_ISOINT_CBTOP_SYSRAM_SRAM_ISOINT_H_ADDR             \
	CBTOP_RGU_CBTOP_MEM_ISOINT_ADDR
#define CBTOP_RGU_CBTOP_MEM_ISOINT_CBTOP_SYSRAM_SRAM_ISOINT_H_MASK             \
	0x00000001 /* CBTOP_SYSRAM_SRAM_ISOINT_H[0] */
#define CBTOP_RGU_CBTOP_MEM_ISOINT_CBTOP_SYSRAM_SRAM_ISOINT_H_SHFT 0

/*
* ---TOP_PON_S_EN (0x70002000 + 0x0160)---
* TOP_PON_S_EN[23..0] - (RW) TOP_OFF/MCUSYS Pwr_on line selection
Enable
* RESERVED24[31..24] - (RO) Reserved bits
*/
#define CBTOP_RGU_TOP_PON_S_EN_TOP_PON_S_EN_ADDR CBTOP_RGU_TOP_PON_S_EN_ADDR
#define CBTOP_RGU_TOP_PON_S_EN_TOP_PON_S_EN_MASK                               \
	0x00FFFFFF /* TOP_PON_S_EN[23..0] */
#define CBTOP_RGU_TOP_PON_S_EN_TOP_PON_S_EN_SHFT 0

/*
* ---HIF_PON_S_EN (0x70002000 + 0x0220)---
* HIF_PON_S_EN[23..0] - (RW) PCIE Pwr_on line selection Enable
* RESERVED24[31..24] - (RO) Reserved bits
*/
#define CBTOP_RGU_HIF_PON_S_EN_HIF_PON_S_EN_ADDR CBTOP_RGU_HIF_PON_S_EN_ADDR
#define CBTOP_RGU_HIF_PON_S_EN_HIF_PON_S_EN_MASK                               \
	0x00FFFFFF /* HIF_PON_S_EN[23..0] */
#define CBTOP_RGU_HIF_PON_S_EN_HIF_PON_S_EN_SHFT 0

/*
* ---SDCTL_PON_S_EN (0x70002000 + 0x0224)---
* SDCTL_PON_S_EN[23..0] - (RW) SDCTL Pwr_on line selection Enable
* RESERVED24[31..24] - (RO) Reserved bits
*/
#define CBTOP_RGU_SDCTL_PON_S_EN_SDCTL_PON_S_EN_ADDR                           \
	CBTOP_RGU_SDCTL_PON_S_EN_ADDR
#define CBTOP_RGU_SDCTL_PON_S_EN_SDCTL_PON_S_EN_MASK                           \
	0x00FFFFFF /* SDCTL_PON_S_EN[23..0] */
#define CBTOP_RGU_SDCTL_PON_S_EN_SDCTL_PON_S_EN_SHFT 0

/*
* ---USB_CORE_PON_S_EN (0x70002000 + 0x0228)---
* USB_CORE_PON_S_EN[23..0] - (RW) USB_CORE Pwr_on line selection Enable
* RESERVED24[31..24] - (RO) Reserved bits
*/
#define CBTOP_RGU_USB_CORE_PON_S_EN_USB_CORE_PON_S_EN_ADDR                     \
	CBTOP_RGU_USB_CORE_PON_S_EN_ADDR
#define CBTOP_RGU_USB_CORE_PON_S_EN_USB_CORE_PON_S_EN_MASK                     \
	0x00FFFFFF /* USB_CORE_PON_S_EN[23..0] */
#define CBTOP_RGU_USB_CORE_PON_S_EN_USB_CORE_PON_S_EN_SHFT 0

/*
* ---USB_PHY_PON_S_EN (0x70002000 + 0x022C)---
* USB_PHY_PON_S_EN[23..0] - (RW) USB_PHY Pwr_on line selection Enable
* RESERVED24[31..24] - (RO) Reserved bits
*/
#define CBTOP_RGU_USB_PHY_PON_S_EN_USB_PHY_PON_S_EN_ADDR                       \
	CBTOP_RGU_USB_PHY_PON_S_EN_ADDR
#define CBTOP_RGU_USB_PHY_PON_S_EN_USB_PHY_PON_S_EN_MASK                       \
	0x00FFFFFF /* USB_PHY_PON_S_EN[23..0] */
#define CBTOP_RGU_USB_PHY_PON_S_EN_USB_PHY_PON_S_EN_SHFT 0

/*
* ---CRYPTO_TOP_PON_S_EN (0x70002000 + 0x0234)---
* CRYPTO_TOP_PON_S_EN[23..0] - (RW) CRYPTO_TOP Pwr_on line selection Enable
* RESERVED24[31..24] - (RO) Reserved bits
*/
#define CBTOP_RGU_CRYPTO_TOP_PON_S_EN_CRYPTO_TOP_PON_S_EN_ADDR                 \
	CBTOP_RGU_CRYPTO_TOP_PON_S_EN_ADDR
#define CBTOP_RGU_CRYPTO_TOP_PON_S_EN_CRYPTO_TOP_PON_S_EN_MASK                 \
	0x00FFFFFF /* CRYPTO_TOP_PON_S_EN[23..0] */
#define CBTOP_RGU_CRYPTO_TOP_PON_S_EN_CRYPTO_TOP_PON_S_EN_SHFT 0

/*
* ---HIF_PWR_ACK_STAT (0x70002000 + 0x0240)---
* HIF_PWR_ACK_S_STAT[23..0] - (RO) HIFSYS Pwr_on line ACK status
* HIF_PWR_ACK_STAT[24] - (RO) HIFSYS Pwr_on ACK status
* AND_HIF_PWR_ACK_STAT[25] - (RO) HIFSYS Pwr_on AND ACK status
* RESERVED26[31..26] - (RO) Reserved bits
*/
#define CBTOP_RGU_HIF_PWR_ACK_STAT_AND_HIF_PWR_ACK_STAT_ADDR                   \
	CBTOP_RGU_HIF_PWR_ACK_STAT_ADDR
#define CBTOP_RGU_HIF_PWR_ACK_STAT_AND_HIF_PWR_ACK_STAT_MASK                   \
	0x02000000 /* AND_HIF_PWR_ACK_STAT[25] */
#define CBTOP_RGU_HIF_PWR_ACK_STAT_AND_HIF_PWR_ACK_STAT_SHFT 25
#define CBTOP_RGU_HIF_PWR_ACK_STAT_HIF_PWR_ACK_STAT_ADDR                       \
	CBTOP_RGU_HIF_PWR_ACK_STAT_ADDR
#define CBTOP_RGU_HIF_PWR_ACK_STAT_HIF_PWR_ACK_STAT_MASK                       \
	0x01000000 /* HIF_PWR_ACK_STAT[24] */
#define CBTOP_RGU_HIF_PWR_ACK_STAT_HIF_PWR_ACK_STAT_SHFT 24
#define CBTOP_RGU_HIF_PWR_ACK_STAT_HIF_PWR_ACK_S_STAT_ADDR                     \
	CBTOP_RGU_HIF_PWR_ACK_STAT_ADDR
#define CBTOP_RGU_HIF_PWR_ACK_STAT_HIF_PWR_ACK_S_STAT_MASK                     \
	0x00FFFFFF /* HIF_PWR_ACK_S_STAT[23..0] */
#define CBTOP_RGU_HIF_PWR_ACK_STAT_HIF_PWR_ACK_S_STAT_SHFT 0

/*
* ---SDCTL_TOP_PWR_ACK_STAT (0x70002000 + 0x0244)---
* SDCTL_TOP_PWR_ACK_S_STAT[23..0] - (RO) SDCTL_TOP Pwr_on line ACK status
* SDCTL_TOP_PWR_ACK_STAT[24] - (RO) SDCTL_TOP Pwr_on ACK status
* AND_SDCTL_TOP_PWR_ACK_STAT[25] - (RO) SDCTL_TOP Pwr_on AND ACK status
* RESERVED26[31..26] - (RO) Reserved bits
*/
#define CBTOP_RGU_SDCTL_TOP_PWR_ACK_STAT_AND_SDCTL_TOP_PWR_ACK_STAT_ADDR       \
	CBTOP_RGU_SDCTL_TOP_PWR_ACK_STAT_ADDR
#define CBTOP_RGU_SDCTL_TOP_PWR_ACK_STAT_AND_SDCTL_TOP_PWR_ACK_STAT_MASK       \
	0x02000000 /* AND_SDCTL_TOP_PWR_ACK_STAT[25] */
#define CBTOP_RGU_SDCTL_TOP_PWR_ACK_STAT_AND_SDCTL_TOP_PWR_ACK_STAT_SHFT 25
#define CBTOP_RGU_SDCTL_TOP_PWR_ACK_STAT_SDCTL_TOP_PWR_ACK_STAT_ADDR           \
	CBTOP_RGU_SDCTL_TOP_PWR_ACK_STAT_ADDR
#define CBTOP_RGU_SDCTL_TOP_PWR_ACK_STAT_SDCTL_TOP_PWR_ACK_STAT_MASK           \
	0x01000000 /* SDCTL_TOP_PWR_ACK_STAT[24] */
#define CBTOP_RGU_SDCTL_TOP_PWR_ACK_STAT_SDCTL_TOP_PWR_ACK_STAT_SHFT 24
#define CBTOP_RGU_SDCTL_TOP_PWR_ACK_STAT_SDCTL_TOP_PWR_ACK_S_STAT_ADDR         \
	CBTOP_RGU_SDCTL_TOP_PWR_ACK_STAT_ADDR
#define CBTOP_RGU_SDCTL_TOP_PWR_ACK_STAT_SDCTL_TOP_PWR_ACK_S_STAT_MASK         \
	0x00FFFFFF /* SDCTL_TOP_PWR_ACK_S_STAT[23..0] */
#define CBTOP_RGU_SDCTL_TOP_PWR_ACK_STAT_SDCTL_TOP_PWR_ACK_S_STAT_SHFT 0

/*
* ---USB_CORE_PWR_ACK_STAT (0x70002000 + 0x0248)---
* USB_CORE_PWR_ACK_S_STAT[23..0] - (RO) USB_CORE Pwr_on line ACK status
* USB_CORE_PWR_ACK_STAT[24] - (RO) USB_CORE Pwr_on ACK status
* AND_USB_CORE_PWR_ACK_STAT[25] - (RO) USB_CORE Pwr_on AND ACK status
* RESERVED26[31..26] - (RO) Reserved bits
*/
#define CBTOP_RGU_USB_CORE_PWR_ACK_STAT_AND_USB_CORE_PWR_ACK_STAT_ADDR         \
	CBTOP_RGU_USB_CORE_PWR_ACK_STAT_ADDR
#define CBTOP_RGU_USB_CORE_PWR_ACK_STAT_AND_USB_CORE_PWR_ACK_STAT_MASK         \
	0x02000000 /* AND_USB_CORE_PWR_ACK_STAT[25] */
#define CBTOP_RGU_USB_CORE_PWR_ACK_STAT_AND_USB_CORE_PWR_ACK_STAT_SHFT 25
#define CBTOP_RGU_USB_CORE_PWR_ACK_STAT_USB_CORE_PWR_ACK_STAT_ADDR             \
	CBTOP_RGU_USB_CORE_PWR_ACK_STAT_ADDR
#define CBTOP_RGU_USB_CORE_PWR_ACK_STAT_USB_CORE_PWR_ACK_STAT_MASK             \
	0x01000000 /* USB_CORE_PWR_ACK_STAT[24] */
#define CBTOP_RGU_USB_CORE_PWR_ACK_STAT_USB_CORE_PWR_ACK_STAT_SHFT 24
#define CBTOP_RGU_USB_CORE_PWR_ACK_STAT_USB_CORE_PWR_ACK_S_STAT_ADDR           \
	CBTOP_RGU_USB_CORE_PWR_ACK_STAT_ADDR
#define CBTOP_RGU_USB_CORE_PWR_ACK_STAT_USB_CORE_PWR_ACK_S_STAT_MASK           \
	0x00FFFFFF /* USB_CORE_PWR_ACK_S_STAT[23..0] */
#define CBTOP_RGU_USB_CORE_PWR_ACK_STAT_USB_CORE_PWR_ACK_S_STAT_SHFT 0

/*
* ---USB_PHY_PWR_ACK_STAT (0x70002000 + 0x024C)---
* USB_PHY_PWR_ACK_S_STAT[23..0] - (RO) USB_PHY Pwr_on line ACK status
* USB_PHY_PWR_ACK_STAT[24] - (RO) USB_PHY Pwr_on ACK status
* AND_USB_PHY_PWR_ACK_STAT[25] - (RO) USB_PHY Pwr_on AND ACK status
* RESERVED26[31..26] - (RO) Reserved bits
*/
#define CBTOP_RGU_USB_PHY_PWR_ACK_STAT_AND_USB_PHY_PWR_ACK_STAT_ADDR           \
	CBTOP_RGU_USB_PHY_PWR_ACK_STAT_ADDR
#define CBTOP_RGU_USB_PHY_PWR_ACK_STAT_AND_USB_PHY_PWR_ACK_STAT_MASK           \
	0x02000000 /* AND_USB_PHY_PWR_ACK_STAT[25] */
#define CBTOP_RGU_USB_PHY_PWR_ACK_STAT_AND_USB_PHY_PWR_ACK_STAT_SHFT 25
#define CBTOP_RGU_USB_PHY_PWR_ACK_STAT_USB_PHY_PWR_ACK_STAT_ADDR               \
	CBTOP_RGU_USB_PHY_PWR_ACK_STAT_ADDR
#define CBTOP_RGU_USB_PHY_PWR_ACK_STAT_USB_PHY_PWR_ACK_STAT_MASK               \
	0x01000000 /* USB_PHY_PWR_ACK_STAT[24] */
#define CBTOP_RGU_USB_PHY_PWR_ACK_STAT_USB_PHY_PWR_ACK_STAT_SHFT 24
#define CBTOP_RGU_USB_PHY_PWR_ACK_STAT_USB_PHY_PWR_ACK_S_STAT_ADDR             \
	CBTOP_RGU_USB_PHY_PWR_ACK_STAT_ADDR
#define CBTOP_RGU_USB_PHY_PWR_ACK_STAT_USB_PHY_PWR_ACK_S_STAT_MASK             \
	0x00FFFFFF /* USB_PHY_PWR_ACK_S_STAT[23..0] */
#define CBTOP_RGU_USB_PHY_PWR_ACK_STAT_USB_PHY_PWR_ACK_S_STAT_SHFT 0

/*
* ---CRYPTO_TOP_PWR_ACK_STAT (0x70002000 + 0x0254)---
* CRYPTO_TOP_PWR_ACK_S_STAT[23..0] - (RO) CRYPTO_TOPPwr_on line ACK status
* CRYPTO_TOP_PWR_ACK_STAT[24] - (RO) CRYPTO_TOP Pwr_on ACK status
* AND_CRYPTO_TOP_PWR_ACK_STAT[25] - (RO) CRYPTO_TOP Pwr_on AND ACK status
* RESERVED26[31..26] - (RO) Reserved bits
*/
#define CBTOP_RGU_CRYPTO_TOP_PWR_ACK_STAT_AND_CRYPTO_TOP_PWR_ACK_STAT_ADDR     \
	CBTOP_RGU_CRYPTO_TOP_PWR_ACK_STAT_ADDR
#define CBTOP_RGU_CRYPTO_TOP_PWR_ACK_STAT_AND_CRYPTO_TOP_PWR_ACK_STAT_MASK     \
	0x02000000 /* AND_CRYPTO_TOP_PWR_ACK_STAT[25] */
#define CBTOP_RGU_CRYPTO_TOP_PWR_ACK_STAT_AND_CRYPTO_TOP_PWR_ACK_STAT_SHFT 25
#define CBTOP_RGU_CRYPTO_TOP_PWR_ACK_STAT_CRYPTO_TOP_PWR_ACK_STAT_ADDR         \
	CBTOP_RGU_CRYPTO_TOP_PWR_ACK_STAT_ADDR
#define CBTOP_RGU_CRYPTO_TOP_PWR_ACK_STAT_CRYPTO_TOP_PWR_ACK_STAT_MASK         \
	0x01000000 /* CRYPTO_TOP_PWR_ACK_STAT[24] */
#define CBTOP_RGU_CRYPTO_TOP_PWR_ACK_STAT_CRYPTO_TOP_PWR_ACK_STAT_SHFT 24
#define CBTOP_RGU_CRYPTO_TOP_PWR_ACK_STAT_CRYPTO_TOP_PWR_ACK_S_STAT_ADDR       \
	CBTOP_RGU_CRYPTO_TOP_PWR_ACK_STAT_ADDR
#define CBTOP_RGU_CRYPTO_TOP_PWR_ACK_STAT_CRYPTO_TOP_PWR_ACK_S_STAT_MASK       \
	0x00FFFFFF /* CRYPTO_TOP_PWR_ACK_S_STAT[23..0] */
#define CBTOP_RGU_CRYPTO_TOP_PWR_ACK_STAT_CRYPTO_TOP_PWR_ACK_S_STAT_SHFT 0

/*
* ---CBTOP_PCIE_LP_EINT (0x70002000 + 0x0350)---
* PCIE_RG_PWR_EINT_EN[2..0] - (RW) xxx
* RESERVED3[7..3] - (RO) Reserved bits
* PCIE_RG_PWR_EINT_MASK[10..8] - (RW) xxx
* RESERVED11[15..11] - (RO) Reserved bits
* PCIE_RG_PWR_EINT_CLR[18..16] - (RW) xxx
* RESERVED19[23..19] - (RO) Reserved bits
* PCIE_RG_PWR_EINT_STATUS[26..24] - (RO) xxx
* RESERVED27[31..27] - (RO) Reserved bits
*/
#define CBTOP_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_STATUS_ADDR              \
	CBTOP_RGU_CBTOP_PCIE_LP_EINT_ADDR
#define CBTOP_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_STATUS_MASK              \
	0x07000000 /* PCIE_RG_PWR_EINT_STATUS[26..24] */
#define CBTOP_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_STATUS_SHFT 24
#define CBTOP_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_CLR_ADDR                 \
	CBTOP_RGU_CBTOP_PCIE_LP_EINT_ADDR
#define CBTOP_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_CLR_MASK                 \
	0x00070000 /* PCIE_RG_PWR_EINT_CLR[18..16] */
#define CBTOP_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_CLR_SHFT 16
#define CBTOP_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_MASK_ADDR                \
	CBTOP_RGU_CBTOP_PCIE_LP_EINT_ADDR
#define CBTOP_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_MASK_MASK                \
	0x00000700 /* PCIE_RG_PWR_EINT_MASK[10..8] */
#define CBTOP_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_MASK_SHFT 8
#define CBTOP_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_EN_ADDR                  \
	CBTOP_RGU_CBTOP_PCIE_LP_EINT_ADDR
#define CBTOP_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_EN_MASK                  \
	0x00000007 /* PCIE_RG_PWR_EINT_EN[2..0] */
#define CBTOP_RGU_CBTOP_PCIE_LP_EINT_PCIE_RG_PWR_EINT_EN_SHFT 0

/*
* ---CBTOP_TMBIST_0 (0x70002000 + 0x0360)---
* CBTOP_TMBIST_DELSEL_0[19..0] - (RW) xxx
* CBTOP_TMBIST_USE_DEFAULT_DELSEL_0[20] - (RW) xxx
* RESERVED21[31..21] - (RO) Reserved bits
*/
#define CBTOP_RGU_CBTOP_TMBIST_0_CBTOP_TMBIST_USE_DEFAULT_DELSEL_0_ADDR        \
	CBTOP_RGU_CBTOP_TMBIST_0_ADDR
#define CBTOP_RGU_CBTOP_TMBIST_0_CBTOP_TMBIST_USE_DEFAULT_DELSEL_0_MASK        \
	0x00100000 /* CBTOP_TMBIST_USE_DEFAULT_DELSEL_0[20] */
#define CBTOP_RGU_CBTOP_TMBIST_0_CBTOP_TMBIST_USE_DEFAULT_DELSEL_0_SHFT 20
#define CBTOP_RGU_CBTOP_TMBIST_0_CBTOP_TMBIST_DELSEL_0_ADDR                    \
	CBTOP_RGU_CBTOP_TMBIST_0_ADDR
#define CBTOP_RGU_CBTOP_TMBIST_0_CBTOP_TMBIST_DELSEL_0_MASK                    \
	0x000FFFFF /* CBTOP_TMBIST_DELSEL_0[19..0] */
#define CBTOP_RGU_CBTOP_TMBIST_0_CBTOP_TMBIST_DELSEL_0_SHFT 0

/*
* ---CBTOP_TMBIST_1 (0x70002000 + 0x0364)---
* CBTOP_TMBIST_DELSEL_1[19..0] - (RW) xxx
* CBTOP_TMBIST_USE_DEFAULT_DELSEL_1[20] - (RW) xxx
* RESERVED21[31..21] - (RO) Reserved bits
*/
#define CBTOP_RGU_CBTOP_TMBIST_1_CBTOP_TMBIST_USE_DEFAULT_DELSEL_1_ADDR        \
	CBTOP_RGU_CBTOP_TMBIST_1_ADDR
#define CBTOP_RGU_CBTOP_TMBIST_1_CBTOP_TMBIST_USE_DEFAULT_DELSEL_1_MASK        \
	0x00100000 /* CBTOP_TMBIST_USE_DEFAULT_DELSEL_1[20] */
#define CBTOP_RGU_CBTOP_TMBIST_1_CBTOP_TMBIST_USE_DEFAULT_DELSEL_1_SHFT 20
#define CBTOP_RGU_CBTOP_TMBIST_1_CBTOP_TMBIST_DELSEL_1_ADDR                    \
	CBTOP_RGU_CBTOP_TMBIST_1_ADDR
#define CBTOP_RGU_CBTOP_TMBIST_1_CBTOP_TMBIST_DELSEL_1_MASK                    \
	0x000FFFFF /* CBTOP_TMBIST_DELSEL_1[19..0] */
#define CBTOP_RGU_CBTOP_TMBIST_1_CBTOP_TMBIST_DELSEL_1_SHFT 0

/*
* ---CBTOP_TMBIST_2 (0x70002000 + 0x0368)---
* CBTOP_TMBIST_DELSEL_2[19..0] - (RW) xxx
* CBTOP_TMBIST_USE_DEFAULT_DELSEL_2[20] - (RW) xxx
* RESERVED21[31..21] - (RO) Reserved bits
*/
#define CBTOP_RGU_CBTOP_TMBIST_2_CBTOP_TMBIST_USE_DEFAULT_DELSEL_2_ADDR        \
	CBTOP_RGU_CBTOP_TMBIST_2_ADDR
#define CBTOP_RGU_CBTOP_TMBIST_2_CBTOP_TMBIST_USE_DEFAULT_DELSEL_2_MASK        \
	0x00100000 /* CBTOP_TMBIST_USE_DEFAULT_DELSEL_2[20] */
#define CBTOP_RGU_CBTOP_TMBIST_2_CBTOP_TMBIST_USE_DEFAULT_DELSEL_2_SHFT 20
#define CBTOP_RGU_CBTOP_TMBIST_2_CBTOP_TMBIST_DELSEL_2_ADDR                    \
	CBTOP_RGU_CBTOP_TMBIST_2_ADDR
#define CBTOP_RGU_CBTOP_TMBIST_2_CBTOP_TMBIST_DELSEL_2_MASK                    \
	0x000FFFFF /* CBTOP_TMBIST_DELSEL_2[19..0] */
#define CBTOP_RGU_CBTOP_TMBIST_2_CBTOP_TMBIST_DELSEL_2_SHFT 0

/*
* ---TOP_RGU_WDT_RST_EN (0x70002000 + 0x0400)---
* RGU_WDT_RST_DIS[0] - (RW) Whole-chip WDT reset enable
* R2H_RSTB_COMB_SUBSYS_EN[3..1] - (RW) xxx
* R2H_RSTB_COMB_ADIE_EN[4] - (RW) xxx
* CONNSYS_ADIE_RESET_EN[5] - (RW) xxx
* WDT_RST_32K_EN[6] - (RW) xxx
* R2H_RSTB_COMB_ASSERT_CLR[7] - (RW) xxx
* R2H_RSTB_COMB_ASSERT[8] - (RO) xxx
* L05_RECOV_CONNSYS_SEL[9] - (RW) 0:00
* RESERVED10[31..10] - (RO) Reserved bits
*/
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_L05_RECOV_CONNSYS_SEL_ADDR                \
	CBTOP_RGU_TOP_RGU_WDT_RST_EN_ADDR
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_L05_RECOV_CONNSYS_SEL_MASK                \
	0x00000200 /* L05_RECOV_CONNSYS_SEL[9] */
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_L05_RECOV_CONNSYS_SEL_SHFT 9
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_R2H_RSTB_COMB_ASSERT_ADDR                 \
	CBTOP_RGU_TOP_RGU_WDT_RST_EN_ADDR
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_R2H_RSTB_COMB_ASSERT_MASK                 \
	0x00000100 /* R2H_RSTB_COMB_ASSERT[8] */
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_R2H_RSTB_COMB_ASSERT_SHFT 8
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_R2H_RSTB_COMB_ASSERT_CLR_ADDR             \
	CBTOP_RGU_TOP_RGU_WDT_RST_EN_ADDR
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_R2H_RSTB_COMB_ASSERT_CLR_MASK             \
	0x00000080 /* R2H_RSTB_COMB_ASSERT_CLR[7] */
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_R2H_RSTB_COMB_ASSERT_CLR_SHFT 7
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_WDT_RST_32K_EN_ADDR                       \
	CBTOP_RGU_TOP_RGU_WDT_RST_EN_ADDR
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_WDT_RST_32K_EN_MASK                       \
	0x00000040 /* WDT_RST_32K_EN[6] */
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_WDT_RST_32K_EN_SHFT 6
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_CONNSYS_ADIE_RESET_EN_ADDR                \
	CBTOP_RGU_TOP_RGU_WDT_RST_EN_ADDR
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_CONNSYS_ADIE_RESET_EN_MASK                \
	0x00000020 /* CONNSYS_ADIE_RESET_EN[5] */
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_CONNSYS_ADIE_RESET_EN_SHFT 5
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_R2H_RSTB_COMB_ADIE_EN_ADDR                \
	CBTOP_RGU_TOP_RGU_WDT_RST_EN_ADDR
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_R2H_RSTB_COMB_ADIE_EN_MASK                \
	0x00000010 /* R2H_RSTB_COMB_ADIE_EN[4] */
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_R2H_RSTB_COMB_ADIE_EN_SHFT 4
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_R2H_RSTB_COMB_SUBSYS_EN_ADDR              \
	CBTOP_RGU_TOP_RGU_WDT_RST_EN_ADDR
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_R2H_RSTB_COMB_SUBSYS_EN_MASK              \
	0x0000000E /* R2H_RSTB_COMB_SUBSYS_EN[3..1] */
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_R2H_RSTB_COMB_SUBSYS_EN_SHFT 1
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_RGU_WDT_RST_DIS_ADDR                      \
	CBTOP_RGU_TOP_RGU_WDT_RST_EN_ADDR
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_RGU_WDT_RST_DIS_MASK                      \
	0x00000001 /* RGU_WDT_RST_DIS[0] */
#define CBTOP_RGU_TOP_RGU_WDT_RST_EN_RGU_WDT_RST_DIS_SHFT 0

/*
* ---WF_MISC (0x70002000 + 0x500)---
* WF_CALIBRATION_DONE[0] - (RW) xxx
* RESERVED1[7..1] - (RO) Reserved bits
* WM_MCU_INIT_DONE[8] - (RO) xxx
* WF_JTAG_ATCH_STATUS_B[9] - (RO) xxx
* RESERVED10[31..10] - (RO) Reserved bits
*/
#define CBTOP_RGU_WF_MISC_WF_JTAG_ATCH_STATUS_B_ADDR CBTOP_RGU_WF_MISC_ADDR
#define CBTOP_RGU_WF_MISC_WF_JTAG_ATCH_STATUS_B_MASK                           \
	0x00000200 /* WF_JTAG_ATCH_STATUS_B[9] */
#define CBTOP_RGU_WF_MISC_WF_JTAG_ATCH_STATUS_B_SHFT 9
#define CBTOP_RGU_WF_MISC_WM_MCU_INIT_DONE_ADDR CBTOP_RGU_WF_MISC_ADDR
#define CBTOP_RGU_WF_MISC_WM_MCU_INIT_DONE_MASK                                \
	0x00000100 /* WM_MCU_INIT_DONE[8] */
#define CBTOP_RGU_WF_MISC_WM_MCU_INIT_DONE_SHFT 8
#define CBTOP_RGU_WF_MISC_WF_CALIBRATION_DONE_ADDR CBTOP_RGU_WF_MISC_ADDR
#define CBTOP_RGU_WF_MISC_WF_CALIBRATION_DONE_MASK                             \
	0x00000001 /* WF_CALIBRATION_DONE[0] */
#define CBTOP_RGU_WF_MISC_WF_CALIBRATION_DONE_SHFT 0

/*
* ---WF_L05_RECOV (0x70002000 + 0x504)---
* WF_L05_RECOV_TIMER_SET[15..0] - (RW) xxx
* WF_L05_RECOV_EN[16] - (RW) xxx
* RESERVED17[31..17] - (RO) Reserved bits
*/
#define CBTOP_RGU_WF_L05_RECOV_WF_L05_RECOV_EN_ADDR CBTOP_RGU_WF_L05_RECOV_ADDR
#define CBTOP_RGU_WF_L05_RECOV_WF_L05_RECOV_EN_MASK                            \
	0x00010000 /* WF_L05_RECOV_EN[16] */
#define CBTOP_RGU_WF_L05_RECOV_WF_L05_RECOV_EN_SHFT 16
#define CBTOP_RGU_WF_L05_RECOV_WF_L05_RECOV_TIMER_SET_ADDR                     \
	CBTOP_RGU_WF_L05_RECOV_ADDR
#define CBTOP_RGU_WF_L05_RECOV_WF_L05_RECOV_TIMER_SET_MASK                     \
	0x0000FFFF /* WF_L05_RECOV_TIMER_SET[15..0] */
#define CBTOP_RGU_WF_L05_RECOV_WF_L05_RECOV_TIMER_SET_SHFT 0

/*
* ---BT_MISC (0x70002000 + 0x510)---
* BT_CALIBRATION_DONE[0] - (RW) xxx
* CBTOP_BT_OFF[1] - (RW) xxx
* RESERVED2[7..2] - (RO) Reserved bits
* B0_MCU_INIT_DONE[8] - (RO) xxx
* B1_MCU_INIT_DONE[9] - (RO) xxx
* BT_JTAG_ATCH_STATUS_B[10] - (RO) xxx
* RESERVED11[31..11] - (RO) Reserved bits
*/
#define CBTOP_RGU_BT_MISC_BT_JTAG_ATCH_STATUS_B_ADDR CBTOP_RGU_BT_MISC_ADDR
#define CBTOP_RGU_BT_MISC_BT_JTAG_ATCH_STATUS_B_MASK                           \
	0x00000400 /* BT_JTAG_ATCH_STATUS_B[10] */
#define CBTOP_RGU_BT_MISC_BT_JTAG_ATCH_STATUS_B_SHFT 10
#define CBTOP_RGU_BT_MISC_B1_MCU_INIT_DONE_ADDR CBTOP_RGU_BT_MISC_ADDR
#define CBTOP_RGU_BT_MISC_B1_MCU_INIT_DONE_MASK                                \
	0x00000200 /* B1_MCU_INIT_DONE[9] */
#define CBTOP_RGU_BT_MISC_B1_MCU_INIT_DONE_SHFT 9
#define CBTOP_RGU_BT_MISC_B0_MCU_INIT_DONE_ADDR CBTOP_RGU_BT_MISC_ADDR
#define CBTOP_RGU_BT_MISC_B0_MCU_INIT_DONE_MASK                                \
	0x00000100 /* B0_MCU_INIT_DONE[8] */
#define CBTOP_RGU_BT_MISC_B0_MCU_INIT_DONE_SHFT 8
#define CBTOP_RGU_BT_MISC_CBTOP_BT_OFF_ADDR CBTOP_RGU_BT_MISC_ADDR
#define CBTOP_RGU_BT_MISC_CBTOP_BT_OFF_MASK 0x00000002 /* CBTOP_BT_OFF[1] */
#define CBTOP_RGU_BT_MISC_CBTOP_BT_OFF_SHFT 1
#define CBTOP_RGU_BT_MISC_BT_CALIBRATION_DONE_ADDR CBTOP_RGU_BT_MISC_ADDR
#define CBTOP_RGU_BT_MISC_BT_CALIBRATION_DONE_MASK                             \
	0x00000001 /* BT_CALIBRATION_DONE[0] */
#define CBTOP_RGU_BT_MISC_BT_CALIBRATION_DONE_SHFT 0

/*
* ---BT_L05_RECOV (0x70002000 + 0x514)---
* WF_L05_RECOV_TIMER_SET[15..0] - (RW) xxx
* WF_L05_RECOV_EN[16] - (RW) xxx
* RESERVED17[31..17] - (RO) Reserved bits
*/
#define CBTOP_RGU_BT_L05_RECOV_WF_L05_RECOV_EN_ADDR CBTOP_RGU_BT_L05_RECOV_ADDR
#define CBTOP_RGU_BT_L05_RECOV_WF_L05_RECOV_EN_MASK                            \
	0x00010000 /* WF_L05_RECOV_EN[16] */
#define CBTOP_RGU_BT_L05_RECOV_WF_L05_RECOV_EN_SHFT 16
#define CBTOP_RGU_BT_L05_RECOV_WF_L05_RECOV_TIMER_SET_ADDR                     \
	CBTOP_RGU_BT_L05_RECOV_ADDR
#define CBTOP_RGU_BT_L05_RECOV_WF_L05_RECOV_TIMER_SET_MASK                     \
	0x0000FFFF /* WF_L05_RECOV_TIMER_SET[15..0] */
#define CBTOP_RGU_BT_L05_RECOV_WF_L05_RECOV_TIMER_SET_SHFT 0

/*
* ---WF_SUBSYS_RST (0x70002000 + 0x600)---
* WF_WHOLE_PATH_RST[0] - (RW) xxx
* WF_PATH_BUS_RST[1] - (RW) xxx
* WFSYS_PDN_RST_EN[2] - (RW) xxx
* WF_CRYPTO_BYPASS_SUBSYS_RST[3] - (RW) xxx
* WF_SUBSYS_RST[4] - (RW) xxx
* RESERVED5[6..5] - (RO) Reserved bits
* PAD_WF_SUBSYS_RST_EN[7] - (RW) xxx
* RESERVED8[31..8] - (RO) Reserved bits
*/
#define CBTOP_RGU_WF_SUBSYS_RST_PAD_WF_SUBSYS_RST_EN_ADDR                      \
	CBTOP_RGU_WF_SUBSYS_RST_ADDR
#define CBTOP_RGU_WF_SUBSYS_RST_PAD_WF_SUBSYS_RST_EN_MASK                      \
	0x00000080 /* PAD_WF_SUBSYS_RST_EN[7] */
#define CBTOP_RGU_WF_SUBSYS_RST_PAD_WF_SUBSYS_RST_EN_SHFT 7
#define CBTOP_RGU_WF_SUBSYS_RST_WF_SUBSYS_RST_ADDR CBTOP_RGU_WF_SUBSYS_RST_ADDR
#define CBTOP_RGU_WF_SUBSYS_RST_WF_SUBSYS_RST_MASK                             \
	0x00000010 /* WF_SUBSYS_RST[4] */
#define CBTOP_RGU_WF_SUBSYS_RST_WF_SUBSYS_RST_SHFT 4
#define CBTOP_RGU_WF_SUBSYS_RST_WF_CRYPTO_BYPASS_SUBSYS_RST_ADDR               \
	CBTOP_RGU_WF_SUBSYS_RST_ADDR
#define CBTOP_RGU_WF_SUBSYS_RST_WF_CRYPTO_BYPASS_SUBSYS_RST_MASK               \
	0x00000008 /* WF_CRYPTO_BYPASS_SUBSYS_RST[3] */
#define CBTOP_RGU_WF_SUBSYS_RST_WF_CRYPTO_BYPASS_SUBSYS_RST_SHFT 3
#define CBTOP_RGU_WF_SUBSYS_RST_WFSYS_PDN_RST_EN_ADDR                          \
	CBTOP_RGU_WF_SUBSYS_RST_ADDR
#define CBTOP_RGU_WF_SUBSYS_RST_WFSYS_PDN_RST_EN_MASK                          \
	0x00000004 /* WFSYS_PDN_RST_EN[2] */
#define CBTOP_RGU_WF_SUBSYS_RST_WFSYS_PDN_RST_EN_SHFT 2
#define CBTOP_RGU_WF_SUBSYS_RST_WF_PATH_BUS_RST_ADDR                           \
	CBTOP_RGU_WF_SUBSYS_RST_ADDR
#define CBTOP_RGU_WF_SUBSYS_RST_WF_PATH_BUS_RST_MASK                           \
	0x00000002 /* WF_PATH_BUS_RST[1] */
#define CBTOP_RGU_WF_SUBSYS_RST_WF_PATH_BUS_RST_SHFT 1
#define CBTOP_RGU_WF_SUBSYS_RST_WF_WHOLE_PATH_RST_ADDR                         \
	CBTOP_RGU_WF_SUBSYS_RST_ADDR
#define CBTOP_RGU_WF_SUBSYS_RST_WF_WHOLE_PATH_RST_MASK                         \
	0x00000001 /* WF_WHOLE_PATH_RST[0] */
#define CBTOP_RGU_WF_SUBSYS_RST_WF_WHOLE_PATH_RST_SHFT 0

/*
* ---WF_SUBSYS_PWR (0x70002000 + 0x604)---
* RESERVED0[0] - (RO) Reserved bits
* CBTOP_WF_ON_USB[1] - (RW) xxx
* RESERVED2[31..2] - (RO) Reserved bits
*/
#define CBTOP_RGU_WF_SUBSYS_PWR_CBTOP_WF_ON_USB_ADDR                           \
	CBTOP_RGU_WF_SUBSYS_PWR_ADDR
#define CBTOP_RGU_WF_SUBSYS_PWR_CBTOP_WF_ON_USB_MASK                           \
	0x00000002 /* CBTOP_WF_ON_USB[1] */
#define CBTOP_RGU_WF_SUBSYS_PWR_CBTOP_WF_ON_USB_SHFT 1

/*
* ---BT_SUBSYS_RST (0x70002000 + 0x610)---
* BT_WHOLE_PATH_RST[0] - (RW) xxx
* BT_PATH_BUS_RST[1] - (RW) xxx
* RESERVED2[2] - (RO) Reserved bits
* BT_CRYPTO_BYPASS_SUBSYS_RST[3] - (RW) xxx
* BT_SUBSYS_RST[4] - (RW) xxx
* RESERVED5[6..5] - (RO) Reserved bits
* PAD_BT_SUBSYS_RST_EN[7] - (RW) xxx
* RESERVED8[31..8] - (RO) Reserved bits
*/
#define CBTOP_RGU_BT_SUBSYS_RST_PAD_BT_SUBSYS_RST_EN_ADDR                      \
	CBTOP_RGU_BT_SUBSYS_RST_ADDR
#define CBTOP_RGU_BT_SUBSYS_RST_PAD_BT_SUBSYS_RST_EN_MASK                      \
	0x00000080 /* PAD_BT_SUBSYS_RST_EN[7] */
#define CBTOP_RGU_BT_SUBSYS_RST_PAD_BT_SUBSYS_RST_EN_SHFT 7
#define CBTOP_RGU_BT_SUBSYS_RST_BT_SUBSYS_RST_ADDR CBTOP_RGU_BT_SUBSYS_RST_ADDR
#define CBTOP_RGU_BT_SUBSYS_RST_BT_SUBSYS_RST_MASK                             \
	0x00000010 /* BT_SUBSYS_RST[4] */
#define CBTOP_RGU_BT_SUBSYS_RST_BT_SUBSYS_RST_SHFT 4
#define CBTOP_RGU_BT_SUBSYS_RST_BT_CRYPTO_BYPASS_SUBSYS_RST_ADDR               \
	CBTOP_RGU_BT_SUBSYS_RST_ADDR
#define CBTOP_RGU_BT_SUBSYS_RST_BT_CRYPTO_BYPASS_SUBSYS_RST_MASK               \
	0x00000008 /* BT_CRYPTO_BYPASS_SUBSYS_RST[3] */
#define CBTOP_RGU_BT_SUBSYS_RST_BT_CRYPTO_BYPASS_SUBSYS_RST_SHFT 3
#define CBTOP_RGU_BT_SUBSYS_RST_BT_PATH_BUS_RST_ADDR                           \
	CBTOP_RGU_BT_SUBSYS_RST_ADDR
#define CBTOP_RGU_BT_SUBSYS_RST_BT_PATH_BUS_RST_MASK                           \
	0x00000002 /* BT_PATH_BUS_RST[1] */
#define CBTOP_RGU_BT_SUBSYS_RST_BT_PATH_BUS_RST_SHFT 1
#define CBTOP_RGU_BT_SUBSYS_RST_BT_WHOLE_PATH_RST_ADDR                         \
	CBTOP_RGU_BT_SUBSYS_RST_ADDR
#define CBTOP_RGU_BT_SUBSYS_RST_BT_WHOLE_PATH_RST_MASK                         \
	0x00000001 /* BT_WHOLE_PATH_RST[0] */
#define CBTOP_RGU_BT_SUBSYS_RST_BT_WHOLE_PATH_RST_SHFT 0

/*
* ---CMDBT_CTL (0x70002000 + 0x700)---
* CMDBT_MEM_WRITE_DIS[0] - (RW) disable command batch writing "DLM" and
* "external BUS memory"
* CMDBT_AHB_DIS[1] - (RW) disable command batch using "external
* BUS memory" path
* CMDBT_DLM_DIS[2] - (RW) disable command batch using "DLM" path
* CMDBT_THIN_DLM_REQ_DIS[3] - (RW) xxx
* CMDBT_FIX_EXTRA_FETCH_EN[4] - (RW) fix extra fetch function enable
* CMDBT_JMP_RST_EN[5] - (RW) jump reset functoin enable
* RESERVED6[31..6] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_CTL_CMDBT_JMP_RST_EN_ADDR CBTOP_RGU_CMDBT_CTL_ADDR
#define CBTOP_RGU_CMDBT_CTL_CMDBT_JMP_RST_EN_MASK                              \
	0x00000020 /* CMDBT_JMP_RST_EN[5] */
#define CBTOP_RGU_CMDBT_CTL_CMDBT_JMP_RST_EN_SHFT 5
#define CBTOP_RGU_CMDBT_CTL_CMDBT_FIX_EXTRA_FETCH_EN_ADDR                      \
	CBTOP_RGU_CMDBT_CTL_ADDR
#define CBTOP_RGU_CMDBT_CTL_CMDBT_FIX_EXTRA_FETCH_EN_MASK                      \
	0x00000010 /* CMDBT_FIX_EXTRA_FETCH_EN[4] */
#define CBTOP_RGU_CMDBT_CTL_CMDBT_FIX_EXTRA_FETCH_EN_SHFT 4
#define CBTOP_RGU_CMDBT_CTL_CMDBT_THIN_DLM_REQ_DIS_ADDR CBTOP_RGU_CMDBT_CTL_ADDR
#define CBTOP_RGU_CMDBT_CTL_CMDBT_THIN_DLM_REQ_DIS_MASK                        \
	0x00000008 /* CMDBT_THIN_DLM_REQ_DIS[3] */
#define CBTOP_RGU_CMDBT_CTL_CMDBT_THIN_DLM_REQ_DIS_SHFT 3
#define CBTOP_RGU_CMDBT_CTL_CMDBT_DLM_DIS_ADDR CBTOP_RGU_CMDBT_CTL_ADDR
#define CBTOP_RGU_CMDBT_CTL_CMDBT_DLM_DIS_MASK 0x00000004 /* CMDBT_DLM_DIS[2] */
#define CBTOP_RGU_CMDBT_CTL_CMDBT_DLM_DIS_SHFT 2
#define CBTOP_RGU_CMDBT_CTL_CMDBT_AHB_DIS_ADDR CBTOP_RGU_CMDBT_CTL_ADDR
#define CBTOP_RGU_CMDBT_CTL_CMDBT_AHB_DIS_MASK 0x00000002 /* CMDBT_AHB_DIS[1] */
#define CBTOP_RGU_CMDBT_CTL_CMDBT_AHB_DIS_SHFT 1
#define CBTOP_RGU_CMDBT_CTL_CMDBT_MEM_WRITE_DIS_ADDR CBTOP_RGU_CMDBT_CTL_ADDR
#define CBTOP_RGU_CMDBT_CTL_CMDBT_MEM_WRITE_DIS_MASK                           \
	0x00000001 /* CMDBT_MEM_WRITE_DIS[0] */
#define CBTOP_RGU_CMDBT_CTL_CMDBT_MEM_WRITE_DIS_SHFT 0

/*
* ---CMDBT_MEM_ADDR_PREFIX (0x70002000 + 0x704)---
* RESERVED0[3..0] - (RO) Reserved bits
* CMDBT_DLM_MEM_ADDR_PREFIX[15..4] - (RW) prefix address of command batch
* backup/restore "instruction, address, and data" memory by "DLM" (connac 1.0:
* MCU DLM, connac 2.0: MCU ULM)
* Note: the path "DLM" is not supported in
* connac 2.0
* RESERVED16[18..16] - (RO) Reserved bits
* CMDBT_EXT_MEM_ADDR_PREFIX[31..19] - (RW) prefix address of command batch
* backup/restore "instruction, address, and data" memory by "external BUS
memory"
* Note: the memory which is wfsys's bus
* structure slave can be "external BUS memory"
*/
#define CBTOP_RGU_CMDBT_MEM_ADDR_PREFIX_CMDBT_EXT_MEM_ADDR_PREFIX_ADDR         \
	CBTOP_RGU_CMDBT_MEM_ADDR_PREFIX_ADDR
#define CBTOP_RGU_CMDBT_MEM_ADDR_PREFIX_CMDBT_EXT_MEM_ADDR_PREFIX_MASK         \
	0xFFF80000 /* CMDBT_EXT_MEM_ADDR_PREFIX[31..19] */
#define CBTOP_RGU_CMDBT_MEM_ADDR_PREFIX_CMDBT_EXT_MEM_ADDR_PREFIX_SHFT 19
#define CBTOP_RGU_CMDBT_MEM_ADDR_PREFIX_CMDBT_DLM_MEM_ADDR_PREFIX_ADDR         \
	CBTOP_RGU_CMDBT_MEM_ADDR_PREFIX_ADDR
#define CBTOP_RGU_CMDBT_MEM_ADDR_PREFIX_CMDBT_DLM_MEM_ADDR_PREFIX_MASK         \
	0x0000FFF0 /* CMDBT_DLM_MEM_ADDR_PREFIX[15..4] */
#define CBTOP_RGU_CMDBT_MEM_ADDR_PREFIX_CMDBT_DLM_MEM_ADDR_PREFIX_SHFT 4

/*
* ---CMDBT_CTL_1 (0x70002000 + 0x708)---
* CMDBT_SPECIAL_CMD_OFFSET[4..0] - (RW) cmdbt burst cmd option: offset
* CMDBT_CREG_ADR_SPECIAL_CMD_PREFIX[16..5] - (RW) cmdbt burst cmd prefix
* RESERVED17[31..17] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_CTL_1_CMDBT_CREG_ADR_SPECIAL_CMD_PREFIX_ADDR           \
	CBTOP_RGU_CMDBT_CTL_1_ADDR
#define CBTOP_RGU_CMDBT_CTL_1_CMDBT_CREG_ADR_SPECIAL_CMD_PREFIX_MASK           \
	0x0001FFE0 /* CMDBT_CREG_ADR_SPECIAL_CMD_PREFIX[16..5] */
#define CBTOP_RGU_CMDBT_CTL_1_CMDBT_CREG_ADR_SPECIAL_CMD_PREFIX_SHFT 5
#define CBTOP_RGU_CMDBT_CTL_1_CMDBT_SPECIAL_CMD_OFFSET_ADDR                    \
	CBTOP_RGU_CMDBT_CTL_1_ADDR
#define CBTOP_RGU_CMDBT_CTL_1_CMDBT_SPECIAL_CMD_OFFSET_MASK                    \
	0x0000001F /* CMDBT_SPECIAL_CMD_OFFSET[4..0] */
#define CBTOP_RGU_CMDBT_CTL_1_CMDBT_SPECIAL_CMD_OFFSET_SHFT 0

/*
* ---CMDBT_MEM_ADDR_PREFIX_1 (0x70002000 + 0x70C)---
* RESERVED0[18..0] - (RO) Reserved bits
* CMDBT_EXT_MEM_ADDR_PREFIX_1[31..19] - (RW) prefix address of command batch
* backup/restore "instruction, address, and data" memory by "external BUS
memory"
* Note: the memory which is wfsys's bus
* structure slave can be "external BUS memory"
*/
#define CBTOP_RGU_CMDBT_MEM_ADDR_PREFIX_1_CMDBT_EXT_MEM_ADDR_PREFIX_1_ADDR     \
	CBTOP_RGU_CMDBT_MEM_ADDR_PREFIX_1_ADDR
#define CBTOP_RGU_CMDBT_MEM_ADDR_PREFIX_1_CMDBT_EXT_MEM_ADDR_PREFIX_1_MASK     \
	0xFFF80000 /* CMDBT_EXT_MEM_ADDR_PREFIX_1[31..19] */
#define CBTOP_RGU_CMDBT_MEM_ADDR_PREFIX_1_CMDBT_EXT_MEM_ADDR_PREFIX_1_SHFT 19

/*
* ---CMDBT_FETCH_START_ADDR_0 (0x70002000 + 0x710)---
* CMDBT_FETCH_START_ADDR_0[19..0] - (RW) fetch start address for
* bn0_wf_wlanon_to_on (restore)
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_0_CMDBT_FETCH_START_ADDR_0_ADDR       \
	CBTOP_RGU_CMDBT_FETCH_START_ADDR_0_ADDR
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_0_CMDBT_FETCH_START_ADDR_0_MASK       \
	0x000FFFFF /* CMDBT_FETCH_START_ADDR_0[19..0] */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_0_CMDBT_FETCH_START_ADDR_0_SHFT 0

/*
* ---CMDBT_FETCH_START_ADDR_1 (0x70002000 + 0x714)---
* CMDBT_FETCH_START_ADDR_1[19..0] - (RW) fetch start address for
* bn0_wf_wlanon_to_sleep (backup)
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_1_CMDBT_FETCH_START_ADDR_1_ADDR       \
	CBTOP_RGU_CMDBT_FETCH_START_ADDR_1_ADDR
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_1_CMDBT_FETCH_START_ADDR_1_MASK       \
	0x000FFFFF /* CMDBT_FETCH_START_ADDR_1[19..0] */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_1_CMDBT_FETCH_START_ADDR_1_SHFT 0

/*
* ---CMDBT_FETCH_START_ADDR_2 (0x70002000 + 0x718)---
* CMDBT_FETCH_START_ADDR_2[19..0] - (RW) fetch start address for
* bn0_wf_sleep_to_wlanon (restore)
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_2_CMDBT_FETCH_START_ADDR_2_ADDR       \
	CBTOP_RGU_CMDBT_FETCH_START_ADDR_2_ADDR
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_2_CMDBT_FETCH_START_ADDR_2_MASK       \
	0x000FFFFF /* CMDBT_FETCH_START_ADDR_2[19..0] */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_2_CMDBT_FETCH_START_ADDR_2_SHFT 0

/*
* ---CMDBT_FETCH_START_ADDR_3 (0x70002000 + 0x71C)---
* CMDBT_FETCH_START_ADDR_3[19..0] - (RW) fetch start address for
* bn0_wf_init_to_sleep (backup)
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_3_CMDBT_FETCH_START_ADDR_3_ADDR       \
	CBTOP_RGU_CMDBT_FETCH_START_ADDR_3_ADDR
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_3_CMDBT_FETCH_START_ADDR_3_MASK       \
	0x000FFFFF /* CMDBT_FETCH_START_ADDR_3[19..0] */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_3_CMDBT_FETCH_START_ADDR_3_SHFT 0

/*
* ---CMDBT_FETCH_START_ADDR_4 (0x70002000 + 0x720)---
* CMDBT_FETCH_START_ADDR_4[19..0] - (RW) fetch start address for S/W control
* CR (wf_cmdbt's CR, not wf_top_cfg_on's CR)
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_4_CMDBT_FETCH_START_ADDR_4_ADDR       \
	CBTOP_RGU_CMDBT_FETCH_START_ADDR_4_ADDR
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_4_CMDBT_FETCH_START_ADDR_4_MASK       \
	0x000FFFFF /* CMDBT_FETCH_START_ADDR_4[19..0] */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_4_CMDBT_FETCH_START_ADDR_4_SHFT 0

/*
* ---CMDBT_FETCH_START_ADDR_5 (0x70002000 + 0x724)---
* CMDBT_FETCH_START_ADDR_5[19..0] - (RW) fetch start address for external irq
* (wf_cmdbt's input)
* Note: not support in connac 1.0 and connac
2.0
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_5_CMDBT_FETCH_START_ADDR_5_ADDR       \
	CBTOP_RGU_CMDBT_FETCH_START_ADDR_5_ADDR
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_5_CMDBT_FETCH_START_ADDR_5_MASK       \
	0x000FFFFF /* CMDBT_FETCH_START_ADDR_5[19..0] */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_5_CMDBT_FETCH_START_ADDR_5_SHFT 0

/*
* ---CMDBT_FETCH_START_ADDR_6 (0x70002000 + 0x728)---
* CMDBT_FETCH_START_ADDR_6[19..0] - (RW) fetch start address for UMAC backup
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_6_CMDBT_FETCH_START_ADDR_6_ADDR       \
	CBTOP_RGU_CMDBT_FETCH_START_ADDR_6_ADDR
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_6_CMDBT_FETCH_START_ADDR_6_MASK       \
	0x000FFFFF /* CMDBT_FETCH_START_ADDR_6[19..0] */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_6_CMDBT_FETCH_START_ADDR_6_SHFT 0

/*
* ---CMDBT_FETCH_START_ADDR_7 (0x70002000 + 0x72C)---
* CMDBT_FETCH_START_ADDR_7[19..0] - (RW) fetch start address for UMAC restore
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_7_CMDBT_FETCH_START_ADDR_7_ADDR       \
	CBTOP_RGU_CMDBT_FETCH_START_ADDR_7_ADDR
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_7_CMDBT_FETCH_START_ADDR_7_MASK       \
	0x000FFFFF /* CMDBT_FETCH_START_ADDR_7[19..0] */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_7_CMDBT_FETCH_START_ADDR_7_SHFT 0

/*
* ---CMDBT_FETCH_START_ADDR_8 (0x70002000 + 0x730)---
* CMDBT_FETCH_START_ADDR_8[19..0] - (RW) fetch start address for TOP backup
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_8_CMDBT_FETCH_START_ADDR_8_ADDR       \
	CBTOP_RGU_CMDBT_FETCH_START_ADDR_8_ADDR
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_8_CMDBT_FETCH_START_ADDR_8_MASK       \
	0x000FFFFF /* CMDBT_FETCH_START_ADDR_8[19..0] */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_8_CMDBT_FETCH_START_ADDR_8_SHFT 0

/*
* ---CMDBT_FETCH_START_ADDR_9 (0x70002000 + 0x734)---
* CMDBT_FETCH_START_ADDR_9[19..0] - (RW) fetch start address for TOP restore
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_9_CMDBT_FETCH_START_ADDR_9_ADDR       \
	CBTOP_RGU_CMDBT_FETCH_START_ADDR_9_ADDR
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_9_CMDBT_FETCH_START_ADDR_9_MASK       \
	0x000FFFFF /* CMDBT_FETCH_START_ADDR_9[19..0] */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_9_CMDBT_FETCH_START_ADDR_9_SHFT 0

/*
* ---CMDBT_FETCH_START_ADDR_10 (0x70002000 + 0x738)---
* CMDBT_FETCH_START_ADDR_10[19..0] - (RW) fetch start address for
* bn1_wf_wlanon_to_on (restore)
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_10_CMDBT_FETCH_START_ADDR_10_ADDR     \
	CBTOP_RGU_CMDBT_FETCH_START_ADDR_10_ADDR
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_10_CMDBT_FETCH_START_ADDR_10_MASK     \
	0x000FFFFF /* CMDBT_FETCH_START_ADDR_10[19..0] */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_10_CMDBT_FETCH_START_ADDR_10_SHFT 0

/*
* ---CMDBT_FETCH_START_ADDR_11 (0x70002000 + 0x73C)---
* CMDBT_FETCH_START_ADDR_11[19..0] - (RW) fetch start address for
* bn1_wf_wlanon_to_sleep (backup)
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_11_CMDBT_FETCH_START_ADDR_11_ADDR     \
	CBTOP_RGU_CMDBT_FETCH_START_ADDR_11_ADDR
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_11_CMDBT_FETCH_START_ADDR_11_MASK     \
	0x000FFFFF /* CMDBT_FETCH_START_ADDR_11[19..0] */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_11_CMDBT_FETCH_START_ADDR_11_SHFT 0

/*
* ---CMDBT_FETCH_START_ADDR_12 (0x70002000 + 0x740)---
* CMDBT_FETCH_START_ADDR_12[19..0] - (RW) fetch start address for
* bn1_wf_sleep_to_wlanon (restore)
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_12_CMDBT_FETCH_START_ADDR_12_ADDR     \
	CBTOP_RGU_CMDBT_FETCH_START_ADDR_12_ADDR
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_12_CMDBT_FETCH_START_ADDR_12_MASK     \
	0x000FFFFF /* CMDBT_FETCH_START_ADDR_12[19..0] */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_12_CMDBT_FETCH_START_ADDR_12_SHFT 0

/*
* ---CMDBT_FETCH_START_ADDR_13 (0x70002000 + 0x744)---
* CMDBT_FETCH_START_ADDR_13[19..0] - (RW) fetch start address for
* bn1_wf_init_to_sleep (backup)
* RESERVED20[31..20] - (RO) Reserved bits
*/
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_13_CMDBT_FETCH_START_ADDR_13_ADDR     \
	CBTOP_RGU_CMDBT_FETCH_START_ADDR_13_ADDR
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_13_CMDBT_FETCH_START_ADDR_13_MASK     \
	0x000FFFFF /* CMDBT_FETCH_START_ADDR_13[19..0] */
#define CBTOP_RGU_CMDBT_FETCH_START_ADDR_13_CMDBT_FETCH_START_ADDR_13_SHFT 0

#ifdef __cplusplus
}
#endif

#endif /* __CBTOP_RGU_REGS_H__ */
