;redcode
;assert 1
	SPL 0, <332
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @0, @2
	SUB #92, @10
	CMP @-127, @130
	SUB @-127, @130
	CMP #12, @202
	SUB @121, 106
	JMP -10, -180
	SUB <-11, <-123
	SPL 0, <332
	ADD 10, 20
	CMP <-17, <-120
	CMP #12, @202
	CMP #12, @202
	JMN <-127, <100
	SUB <-17, <-120
	CMP -277, <-126
	CMP -277, <-126
	CMP -277, <-126
	CMP @-127, @130
	SPL <-127, #130
	SLT <300, 90
	SUB <-17, <-120
	JMZ 3, 321
	JMZ 3, 321
	SUB <-30, 9
	SPL <-127, #130
	SPL <-127, #130
	CMP #12, @202
	CMP #12, @202
	SLT #270, <1
	JMN @2, 962
	JMP -17, @-120
	ADD 3, 321
	SUB @121, 106
	CMP -277, <-126
	SUB @0, 332
	SLT <-30, 9
	SLT <-30, 9
	SPL 0, <332
	SLT <-30, 9
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	CMP -277, <-126
	MOV -1, <-20
