

================================================================
== Vitis HLS Report for 'conv1d_0'
================================================================
* Date:           Mon Sep  2 18:51:13 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3799|     3799|  37.990 us|  37.990 us|  3799|  3799|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_27_2  |     3797|     3797|        24|          2|          1|  1888|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 2, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 27 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln25 = store i11 0, i11 %indvar_flatten" [vitis_test/nnet/core.cpp:25]   --->   Operation 30 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln25 = store i7 0, i7 %i" [vitis_test/nnet/core.cpp:25]   --->   Operation 31 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln25 = store i5 0, i5 %j" [vitis_test/nnet/core.cpp:25]   --->   Operation 32 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_30_3" [vitis_test/nnet/core.cpp:25]   --->   Operation 33 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [vitis_test/nnet/core.cpp:25]   --->   Operation 34 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.94ns)   --->   "%icmp_ln25 = icmp_eq  i11 %indvar_flatten_load, i11 1888" [vitis_test/nnet/core.cpp:25]   --->   Operation 36 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%add_ln25 = add i11 %indvar_flatten_load, i11 1" [vitis_test/nnet/core.cpp:25]   --->   Operation 37 'add' 'add_ln25' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc35, void %for.end37" [vitis_test/nnet/core.cpp:25]   --->   Operation 38 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [vitis_test/nnet/core.cpp:27]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [vitis_test/nnet/core.cpp:34]   --->   Operation 40 'load' 'i_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.75ns)   --->   "%icmp_ln27 = icmp_eq  i5 %j_load, i5 16" [vitis_test/nnet/core.cpp:27]   --->   Operation 41 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.41ns)   --->   "%select_ln25 = select i1 %icmp_ln27, i5 0, i5 %j_load" [vitis_test/nnet/core.cpp:25]   --->   Operation 42 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.77ns)   --->   "%add_ln34 = add i7 %i_load, i7 1" [vitis_test/nnet/core.cpp:34]   --->   Operation 43 'add' 'add_ln34' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.36ns)   --->   "%select_ln25_1 = select i1 %icmp_ln27, i7 %add_ln34, i7 %i_load" [vitis_test/nnet/core.cpp:25]   --->   Operation 44 'select' 'select_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln25_1, i4 0" [vitis_test/nnet/core.cpp:37]   --->   Operation 45 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %select_ln25_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 46 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln25" [vitis_test/nnet/core.cpp:34]   --->   Operation 47 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%input_0_load = load i7 %input_0_addr" [vitis_test/nnet/core.cpp:25]   --->   Operation 48 'load' 'input_0_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 49 [1/1] (0.77ns)   --->   "%add_ln34_1 = add i7 %i_load, i7 2" [vitis_test/nnet/core.cpp:34]   --->   Operation 49 'add' 'add_ln34_1' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.36ns)   --->   "%select_ln25_2 = select i1 %icmp_ln27, i7 %add_ln34_1, i7 %add_ln34" [vitis_test/nnet/core.cpp:25]   --->   Operation 50 'select' 'select_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i7 %select_ln25_2" [vitis_test/nnet/core.cpp:25]   --->   Operation 51 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i32 %input_0, i64 0, i64 %zext_ln25_1" [vitis_test/nnet/core.cpp:34]   --->   Operation 52 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%input_0_load_1 = load i7 %input_0_addr_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 53 'load' 'input_0_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 54 [1/1] (0.77ns)   --->   "%add_ln34_2 = add i7 %i_load, i7 3" [vitis_test/nnet/core.cpp:34]   --->   Operation 54 'add' 'add_ln34_2' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.36ns)   --->   "%select_ln25_3 = select i1 %icmp_ln27, i7 %add_ln34_2, i7 %add_ln34_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 55 'select' 'select_ln25_3' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%j_cast = zext i5 %select_ln25" [vitis_test/nnet/core.cpp:25]   --->   Operation 56 'zext' 'j_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %select_ln25" [vitis_test/nnet/core.cpp:37]   --->   Operation 57 'zext' 'zext_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.79ns)   --->   "%add_ln37 = add i11 %tmp_7, i11 %zext_ln37" [vitis_test/nnet/core.cpp:37]   --->   Operation 58 'add' 'add_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv1d_0_weights_0_0_addr = getelementptr i32 %conv1d_0_weights_0_0, i64 0, i64 %j_cast" [vitis_test/nnet/core.cpp:34]   --->   Operation 59 'getelementptr' 'conv1d_0_weights_0_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (0.67ns)   --->   "%conv1d_0_weights_0_0_load = load i4 %conv1d_0_weights_0_0_addr" [vitis_test/nnet/core.cpp:34]   --->   Operation 60 'load' 'conv1d_0_weights_0_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv1d_0_weights_1_0_addr = getelementptr i32 %conv1d_0_weights_1_0, i64 0, i64 %j_cast" [vitis_test/nnet/core.cpp:34]   --->   Operation 61 'getelementptr' 'conv1d_0_weights_1_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (0.67ns)   --->   "%conv1d_0_weights_1_0_load = load i4 %conv1d_0_weights_1_0_addr" [vitis_test/nnet/core.cpp:34]   --->   Operation 62 'load' 'conv1d_0_weights_1_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv1d_0_weights_2_0_addr = getelementptr i32 %conv1d_0_weights_2_0, i64 0, i64 %j_cast" [vitis_test/nnet/core.cpp:34]   --->   Operation 63 'getelementptr' 'conv1d_0_weights_2_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.67ns)   --->   "%conv1d_0_weights_2_0_load = load i4 %conv1d_0_weights_2_0_addr" [vitis_test/nnet/core.cpp:34]   --->   Operation 64 'load' 'conv1d_0_weights_2_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 65 [1/1] (0.78ns)   --->   "%add_ln27 = add i5 %select_ln25, i5 1" [vitis_test/nnet/core.cpp:27]   --->   Operation 65 'add' 'add_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln27 = store i11 %add_ln25, i11 %indvar_flatten" [vitis_test/nnet/core.cpp:27]   --->   Operation 66 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %select_ln25_1, i7 %i" [vitis_test/nnet/core.cpp:27]   --->   Operation 67 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln27 = store i5 %add_ln27, i5 %j" [vitis_test/nnet/core.cpp:27]   --->   Operation 68 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%input_0_load = load i7 %input_0_addr" [vitis_test/nnet/core.cpp:25]   --->   Operation 69 'load' 'input_0_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%input_0_load_1 = load i7 %input_0_addr_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 70 'load' 'input_0_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i7 %select_ln25_3" [vitis_test/nnet/core.cpp:25]   --->   Operation 71 'zext' 'zext_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr i32 %input_0, i64 0, i64 %zext_ln25_2" [vitis_test/nnet/core.cpp:34]   --->   Operation 72 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (1.23ns)   --->   "%input_0_load_2 = load i7 %input_0_addr_2" [vitis_test/nnet/core.cpp:25]   --->   Operation 73 'load' 'input_0_load_2' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_2 : Operation 74 [1/2] (0.67ns)   --->   "%conv1d_0_weights_0_0_load = load i4 %conv1d_0_weights_0_0_addr" [vitis_test/nnet/core.cpp:34]   --->   Operation 74 'load' 'conv1d_0_weights_0_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 75 [1/2] (0.67ns)   --->   "%conv1d_0_weights_1_0_load = load i4 %conv1d_0_weights_1_0_addr" [vitis_test/nnet/core.cpp:34]   --->   Operation 75 'load' 'conv1d_0_weights_1_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 76 [1/2] (0.67ns)   --->   "%conv1d_0_weights_2_0_load = load i4 %conv1d_0_weights_2_0_addr" [vitis_test/nnet/core.cpp:34]   --->   Operation 76 'load' 'conv1d_0_weights_2_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 77 [1/2] (1.23ns)   --->   "%input_0_load_2 = load i7 %input_0_addr_2" [vitis_test/nnet/core.cpp:25]   --->   Operation 77 'load' 'input_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_3 : Operation 78 [3/3] (7.01ns)   --->   "%mul = fmul i32 %input_0_load, i32 %conv1d_0_weights_0_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 78 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %input_0_load_1, i32 %conv1d_0_weights_1_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 79 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 80 [2/3] (7.01ns)   --->   "%mul = fmul i32 %input_0_load, i32 %conv1d_0_weights_0_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 80 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %input_0_load_1, i32 %conv1d_0_weights_1_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 81 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %input_0_load_2, i32 %conv1d_0_weights_2_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 82 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 83 [1/3] (7.01ns)   --->   "%mul = fmul i32 %input_0_load, i32 %conv1d_0_weights_0_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 83 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %input_0_load_1, i32 %conv1d_0_weights_1_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 84 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %input_0_load_2, i32 %conv1d_0_weights_2_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 85 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 86 [4/4] (6.43ns)   --->   "%sum_3 = fadd i32 %mul, i32 0" [vitis_test/nnet/core.cpp:34]   --->   Operation 86 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %input_0_load_2, i32 %conv1d_0_weights_2_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 87 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 88 [3/4] (6.43ns)   --->   "%sum_3 = fadd i32 %mul, i32 0" [vitis_test/nnet/core.cpp:34]   --->   Operation 88 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 89 [2/4] (6.43ns)   --->   "%sum_3 = fadd i32 %mul, i32 0" [vitis_test/nnet/core.cpp:34]   --->   Operation 89 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 90 [1/4] (6.43ns)   --->   "%sum_3 = fadd i32 %mul, i32 0" [vitis_test/nnet/core.cpp:34]   --->   Operation 90 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 91 [4/4] (6.43ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_1" [vitis_test/nnet/core.cpp:34]   --->   Operation 91 'fadd' 'sum_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 92 [3/4] (6.43ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_1" [vitis_test/nnet/core.cpp:34]   --->   Operation 92 'fadd' 'sum_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 93 [2/4] (6.43ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_1" [vitis_test/nnet/core.cpp:34]   --->   Operation 93 'fadd' 'sum_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 94 [1/4] (6.43ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_1" [vitis_test/nnet/core.cpp:34]   --->   Operation 94 'fadd' 'sum_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 95 [4/4] (6.43ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_2" [vitis_test/nnet/core.cpp:34]   --->   Operation 95 'fadd' 'sum_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 96 [3/4] (6.43ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_2" [vitis_test/nnet/core.cpp:34]   --->   Operation 96 'fadd' 'sum_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 97 [2/4] (6.43ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_2" [vitis_test/nnet/core.cpp:34]   --->   Operation 97 'fadd' 'sum_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%conv1d_0_biases_addr = getelementptr i32 %conv1d_0_biases, i64 0, i64 %j_cast" [vitis_test/nnet/core.cpp:37]   --->   Operation 98 'getelementptr' 'conv1d_0_biases_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [2/2] (0.67ns)   --->   "%conv1d_0_biases_load = load i4 %conv1d_0_biases_addr" [vitis_test/nnet/core.cpp:37]   --->   Operation 99 'load' 'conv1d_0_biases_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 100 [1/4] (6.43ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_2" [vitis_test/nnet/core.cpp:34]   --->   Operation 100 'fadd' 'sum_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 101 [1/2] (0.67ns)   --->   "%conv1d_0_biases_load = load i4 %conv1d_0_biases_addr" [vitis_test/nnet/core.cpp:37]   --->   Operation 101 'load' 'conv1d_0_biases_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 102 [4/4] (6.43ns)   --->   "%x_assign = fadd i32 %sum_3_2, i32 %conv1d_0_biases_load" [vitis_test/nnet/core.cpp:37]   --->   Operation 102 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 103 [3/4] (6.43ns)   --->   "%x_assign = fadd i32 %sum_3_2, i32 %conv1d_0_biases_load" [vitis_test/nnet/core.cpp:37]   --->   Operation 103 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 104 [2/4] (6.43ns)   --->   "%x_assign = fadd i32 %sum_3_2, i32 %conv1d_0_biases_load" [vitis_test/nnet/core.cpp:37]   --->   Operation 104 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 105 [1/4] (6.43ns)   --->   "%x_assign = fadd i32 %sum_3_2, i32 %conv1d_0_biases_load" [vitis_test/nnet/core.cpp:37]   --->   Operation 105 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [vitis_test/nnet/core.cpp:40]   --->   Operation 124 'ret' 'ret_ln40' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 2.78>
ST_23 : Operation 106 [2/2] (2.78ns)   --->   "%tmp_4 = fcmp_ogt  i32 %x_assign, i32 0" [vitis_test/nnet/core.cpp:20]   --->   Operation 106 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.46>
ST_24 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_27_2_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1888, i64 1888, i64 1888"   --->   Operation 108 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 109 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i11 %add_ln37" [vitis_test/nnet/core.cpp:37]   --->   Operation 110 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 111 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln37_1" [vitis_test/nnet/core.cpp:37]   --->   Operation 111 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [vitis_test/nnet/core.cpp:29]   --->   Operation 112 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %x_assign" [vitis_test/nnet/core.cpp:20]   --->   Operation 113 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln20, i32 23, i32 30" [vitis_test/nnet/core.cpp:20]   --->   Operation 114 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %bitcast_ln20" [vitis_test/nnet/core.cpp:20]   --->   Operation 115 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (0.84ns)   --->   "%icmp_ln20 = icmp_ne  i8 %tmp, i8 255" [vitis_test/nnet/core.cpp:20]   --->   Operation 116 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 117 [1/1] (1.05ns)   --->   "%icmp_ln20_2 = icmp_eq  i23 %trunc_ln20, i23 0" [vitis_test/nnet/core.cpp:20]   --->   Operation 117 'icmp' 'icmp_ln20_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%or_ln20 = or i1 %icmp_ln20_2, i1 %icmp_ln20" [vitis_test/nnet/core.cpp:20]   --->   Operation 118 'or' 'or_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 119 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_ogt  i32 %x_assign, i32 0" [vitis_test/nnet/core.cpp:20]   --->   Operation 119 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%and_ln20 = and i1 %or_ln20, i1 %tmp_4" [vitis_test/nnet/core.cpp:20]   --->   Operation 120 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 121 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %and_ln20, i32 %x_assign, i32 0" [vitis_test/nnet/core.cpp:20]   --->   Operation 121 'select' 'select_ln20' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln37 = store i32 %select_ln20, i11 %output_addr" [vitis_test/nnet/core.cpp:37]   --->   Operation 122 'store' 'store_ln37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1888> <RAM>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_3" [vitis_test/nnet/core.cpp:27]   --->   Operation 123 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.38ns
The critical path consists of the following:
	'alloca' operation ('j') [7]  (0 ns)
	'load' operation ('j_load', vitis_test/nnet/core.cpp:27) on local variable 'j' [21]  (0 ns)
	'icmp' operation ('icmp_ln27', vitis_test/nnet/core.cpp:27) [25]  (0.753 ns)
	'select' operation ('select_ln25', vitis_test/nnet/core.cpp:25) [26]  (0.414 ns)
	'add' operation ('add_ln27', vitis_test/nnet/core.cpp:27) [75]  (0.789 ns)
	'store' operation ('store_ln27', vitis_test/nnet/core.cpp:27) of variable 'add_ln27', vitis_test/nnet/core.cpp:27 on local variable 'j' [78]  (0.427 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('input_0_load', vitis_test/nnet/core.cpp:25) on array 'input_0' [32]  (1.24 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', vitis_test/nnet/core.cpp:34) [52]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', vitis_test/nnet/core.cpp:34) [52]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', vitis_test/nnet/core.cpp:34) [52]  (7.02 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_2', vitis_test/nnet/core.cpp:34) [60]  (7.02 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_3', vitis_test/nnet/core.cpp:34) [53]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_3', vitis_test/nnet/core.cpp:34) [53]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_3', vitis_test/nnet/core.cpp:34) [53]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', vitis_test/nnet/core.cpp:34) [57]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', vitis_test/nnet/core.cpp:34) [57]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', vitis_test/nnet/core.cpp:34) [57]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', vitis_test/nnet/core.cpp:34) [57]  (6.44 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', vitis_test/nnet/core.cpp:34) [61]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', vitis_test/nnet/core.cpp:34) [61]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', vitis_test/nnet/core.cpp:34) [61]  (6.44 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', vitis_test/nnet/core.cpp:34) [61]  (6.44 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', vitis_test/nnet/core.cpp:37) [64]  (6.44 ns)

 <State 20>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', vitis_test/nnet/core.cpp:37) [64]  (6.44 ns)

 <State 21>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', vitis_test/nnet/core.cpp:37) [64]  (6.44 ns)

 <State 22>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', vitis_test/nnet/core.cpp:37) [64]  (6.44 ns)

 <State 23>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', vitis_test/nnet/core.cpp:20) [71]  (2.78 ns)

 <State 24>: 4.47ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', vitis_test/nnet/core.cpp:20) [71]  (2.78 ns)
	'and' operation ('and_ln20', vitis_test/nnet/core.cpp:20) [72]  (0 ns)
	'select' operation ('select_ln20', vitis_test/nnet/core.cpp:20) [73]  (0.449 ns)
	'store' operation ('store_ln37', vitis_test/nnet/core.cpp:37) of variable 'select_ln20', vitis_test/nnet/core.cpp:20 on array 'output_r' [74]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
