|calc_distance_top
clk => clk.IN6
rst_n => rst_n.IN2
send_en => send_en.IN1
valid_in => valid_in.IN1
distance_in[0] => distance_in[0].IN1
distance_in[1] => distance_in[1].IN1
distance_in[2] => distance_in[2].IN1
distance_in[3] => distance_in[3].IN1
distance_in[4] => distance_in[4].IN1
distance_in[5] => distance_in[5].IN1
distance_in[6] => distance_in[6].IN1
distance_in[7] => distance_in[7].IN1
distance_in[8] => distance_in[8].IN1
distance_in[9] => distance_in[9].IN1
distance_in[10] => distance_in[10].IN1
distance_in[11] => distance_in[11].IN1
distance_in[12] => distance_in[12].IN1
distance_in[13] => distance_in[13].IN1
distance_in[14] => distance_in[14].IN1
distance_in[15] => distance_in[15].IN1
gray_in[0] => gray_in[0].IN1
gray_in[1] => gray_in[1].IN1
gray_in[2] => gray_in[2].IN1
gray_in[3] => gray_in[3].IN1
gray_in[4] => gray_in[4].IN1
gray_in[5] => gray_in[5].IN1
gray_in[6] => gray_in[6].IN1
gray_in[7] => gray_in[7].IN1
gray_in[8] => gray_in[8].IN1
gray_in[9] => gray_in[9].IN1
gray_in[10] => gray_in[10].IN1
gray_in[11] => gray_in[11].IN1
gray_in[12] => gray_in[12].IN1
gray_in[13] => gray_in[13].IN1
gray_in[14] => gray_in[14].IN1
gray_in[15] => gray_in[15].IN1
zero_flag => zero_flag.IN2
wheel_fall => wheel_fall.IN1
step_cnt[0] => step_cnt[0].IN1
step_cnt[1] => step_cnt[1].IN1
step_cnt[2] => step_cnt[2].IN1
step_cnt[3] => step_cnt[3].IN1
step_cnt[4] => step_cnt[4].IN1
step_cnt[5] => step_cnt[5].IN1
step_cnt[6] => step_cnt[6].IN1
step_cnt[7] => step_cnt[7].IN1
degree_para[0] => degree_para[0].IN1
degree_para[1] => degree_para[1].IN1
degree_para[2] => degree_para[2].IN1
degree_para[3] => degree_para[3].IN1
degree_para[4] => degree_para[4].IN1
degree_para[5] => degree_para[5].IN1
degree_para[6] => degree_para[6].IN1
degree_para[7] => degree_para[7].IN1
target_valid <= grid_statistical:grid_statisticalEx01.target_valid
target_pos[0] <= grid_statistical:grid_statisticalEx01.target_pos
target_pos[1] <= grid_statistical:grid_statisticalEx01.target_pos
target_pos[2] <= grid_statistical:grid_statisticalEx01.target_pos
target_pos[3] <= grid_statistical:grid_statisticalEx01.target_pos
target_pos[4] <= grid_statistical:grid_statisticalEx01.target_pos
target_pos[5] <= grid_statistical:grid_statisticalEx01.target_pos
target_pos[6] <= grid_statistical:grid_statisticalEx01.target_pos
target_pos[7] <= grid_statistical:grid_statisticalEx01.target_pos
target_pos[8] <= grid_statistical:grid_statisticalEx01.target_pos
target_pos[9] <= grid_statistical:grid_statisticalEx01.target_pos
target_pos[10] <= grid_statistical:grid_statisticalEx01.target_pos
target_pos[11] <= grid_statistical:grid_statisticalEx01.target_pos
target_pos[12] <= grid_statistical:grid_statisticalEx01.target_pos
target_pos[13] <= grid_statistical:grid_statisticalEx01.target_pos
target_pos[14] <= grid_statistical:grid_statisticalEx01.target_pos
target_pos[15] <= grid_statistical:grid_statisticalEx01.target_pos
target_gray[0] <= <GND>
target_gray[1] <= <GND>
target_gray[2] <= <GND>
target_gray[3] <= <GND>
target_gray[4] <= <GND>
target_gray[5] <= <GND>
target_gray[6] <= <GND>
target_gray[7] <= <GND>
target_gray[8] <= <GND>
target_gray[9] <= <GND>
target_gray[10] <= <GND>
target_gray[11] <= <GND>
target_gray[12] <= <GND>
target_gray[13] <= <GND>
target_gray[14] <= <GND>
target_gray[15] <= <GND>


|calc_distance_top|grid_division:grid_divisionEx01
clk => clk.IN1
rst_n => tannis1_left_wrdata[0]~reg0.ACLR
rst_n => tannis1_left_wrdata[1]~reg0.ACLR
rst_n => tannis1_left_wrdata[2]~reg0.ACLR
rst_n => tannis1_left_wrdata[3]~reg0.ACLR
rst_n => tannis1_left_wrdata[4]~reg0.ACLR
rst_n => tannis1_left_wrdata[5]~reg0.ACLR
rst_n => tannis1_left_wrdata[6]~reg0.ACLR
rst_n => tannis1_left_wrdata[7]~reg0.ACLR
rst_n => tannis1_left_wrdata[8]~reg0.ACLR
rst_n => tannis1_left_wrdata[9]~reg0.ACLR
rst_n => tannis1_left_wrdata[10]~reg0.ACLR
rst_n => tannis1_left_wrdata[11]~reg0.ACLR
rst_n => tannis1_left_wrdata[12]~reg0.ACLR
rst_n => tannis1_left_wrdata[13]~reg0.ACLR
rst_n => tannis1_left_wrdata[14]~reg0.ACLR
rst_n => tannis1_left_wrdata[15]~reg0.ACLR
rst_n => tannis1_left_wrdata[16]~reg0.ACLR
rst_n => tannis1_left_wrdata[17]~reg0.ACLR
rst_n => tannis1_left_wrdata[18]~reg0.ACLR
rst_n => tannis1_left_wrdata[19]~reg0.ACLR
rst_n => tannis1_left_wrdata[20]~reg0.ACLR
rst_n => tannis1_left_wrdata[21]~reg0.ACLR
rst_n => tannis1_left_wrdata[22]~reg0.ACLR
rst_n => tannis1_left_wrdata[23]~reg0.ACLR
rst_n => tannis1_left_wrdata[24]~reg0.ACLR
rst_n => tannis1_left_wrdata[25]~reg0.ACLR
rst_n => tannis1_left_wrdata[26]~reg0.ACLR
rst_n => tannis1_left_wrdata[27]~reg0.ACLR
rst_n => tannis1_left_wrdata[28]~reg0.ACLR
rst_n => tannis1_left_wrdata[29]~reg0.ACLR
rst_n => tannis1_left_wrdata[30]~reg0.ACLR
rst_n => tannis1_left_wrdata[31]~reg0.ACLR
rst_n => tannis_change~reg0.ACLR
rst_n => tannis1_left_wren~reg0.ACLR
rst_n => tannis1_left_rden~reg0.ACLR
rst_n => tannis2_left_wren~reg0.ACLR
rst_n => tannis2_left_rden~reg0.ACLR
rst_n => tannis2_left_wrdata[0]~reg0.ACLR
rst_n => tannis2_left_wrdata[1]~reg0.ACLR
rst_n => tannis2_left_wrdata[2]~reg0.ACLR
rst_n => tannis2_left_wrdata[3]~reg0.ACLR
rst_n => tannis2_left_wrdata[4]~reg0.ACLR
rst_n => tannis2_left_wrdata[5]~reg0.ACLR
rst_n => tannis2_left_wrdata[6]~reg0.ACLR
rst_n => tannis2_left_wrdata[7]~reg0.ACLR
rst_n => tannis2_left_wrdata[8]~reg0.ACLR
rst_n => tannis2_left_wrdata[9]~reg0.ACLR
rst_n => tannis2_left_wrdata[10]~reg0.ACLR
rst_n => tannis2_left_wrdata[11]~reg0.ACLR
rst_n => tannis2_left_wrdata[12]~reg0.ACLR
rst_n => tannis2_left_wrdata[13]~reg0.ACLR
rst_n => tannis2_left_wrdata[14]~reg0.ACLR
rst_n => tannis2_left_wrdata[15]~reg0.ACLR
rst_n => tannis2_left_wrdata[16]~reg0.ACLR
rst_n => tannis2_left_wrdata[17]~reg0.ACLR
rst_n => tannis2_left_wrdata[18]~reg0.ACLR
rst_n => tannis2_left_wrdata[19]~reg0.ACLR
rst_n => tannis2_left_wrdata[20]~reg0.ACLR
rst_n => tannis2_left_wrdata[21]~reg0.ACLR
rst_n => tannis2_left_wrdata[22]~reg0.ACLR
rst_n => tannis2_left_wrdata[23]~reg0.ACLR
rst_n => tannis2_left_wrdata[24]~reg0.ACLR
rst_n => tannis2_left_wrdata[25]~reg0.ACLR
rst_n => tannis2_left_wrdata[26]~reg0.ACLR
rst_n => tannis2_left_wrdata[27]~reg0.ACLR
rst_n => tannis2_left_wrdata[28]~reg0.ACLR
rst_n => tannis2_left_wrdata[29]~reg0.ACLR
rst_n => tannis2_left_wrdata[30]~reg0.ACLR
rst_n => tannis2_left_wrdata[31]~reg0.ACLR
rst_n => cs[0].PRESET
rst_n => cs[1].ACLR
rst_n => cs[2].ACLR
rst_n => cs[3].ACLR
rst_n => cs[4].ACLR
rst_n => cs[5].ACLR
rst_n => cs[6].ACLR
rst_n => cs[7].ACLR
rst_n => cs[8].ACLR
rst_n => state_cnt_n[15].OUTPUTSELECT
rst_n => state_cnt_n[14].OUTPUTSELECT
rst_n => state_cnt_n[13].OUTPUTSELECT
rst_n => state_cnt_n[12].OUTPUTSELECT
rst_n => state_cnt_n[11].OUTPUTSELECT
rst_n => state_cnt_n[10].OUTPUTSELECT
rst_n => state_cnt_n[9].OUTPUTSELECT
rst_n => state_cnt_n[8].OUTPUTSELECT
rst_n => state_cnt_n[7].OUTPUTSELECT
rst_n => state_cnt_n[6].OUTPUTSELECT
rst_n => state_cnt_n[5].OUTPUTSELECT
rst_n => state_cnt_n[4].OUTPUTSELECT
rst_n => state_cnt_n[3].OUTPUTSELECT
rst_n => state_cnt_n[2].OUTPUTSELECT
rst_n => state_cnt_n[1].OUTPUTSELECT
rst_n => state_cnt_n[0].OUTPUTSELECT
rst_n => state_cnt[0].ACLR
rst_n => state_cnt[1].ACLR
rst_n => state_cnt[2].ACLR
rst_n => state_cnt[3].ACLR
rst_n => state_cnt[4].ACLR
rst_n => state_cnt[5].ACLR
rst_n => state_cnt[6].ACLR
rst_n => state_cnt[7].ACLR
rst_n => state_cnt[8].ACLR
rst_n => state_cnt[9].ACLR
rst_n => state_cnt[10].ACLR
rst_n => state_cnt[11].ACLR
rst_n => state_cnt[12].ACLR
rst_n => state_cnt[13].ACLR
rst_n => state_cnt[14].ACLR
rst_n => state_cnt[15].ACLR
rst_n => send_en_cnt[0].ACLR
rst_n => send_en_cnt[1].ACLR
rst_n => send_en_cnt[2].ACLR
rst_n => send_en_cnt[3].ACLR
rst_n => send_en_cnt[4].ACLR
rst_n => send_en_cnt[5].ACLR
rst_n => send_en_cnt[6].ACLR
rst_n => send_en_cnt[7].ACLR
rst_n => grid_degree33_cnt[0].ACLR
rst_n => grid_degree33_cnt[1].ACLR
rst_n => grid_degree33_cnt[2].ACLR
rst_n => grid_degree33_cnt[3].ACLR
rst_n => grid_degree33_cnt[4].ACLR
rst_n => grid_degree33_cnt[5].ACLR
rst_n => grid_degree33_cnt[6].ACLR
rst_n => grid_degree33_cnt[7].ACLR
rst_n => grid_idx[0].ACLR
rst_n => grid_idx[1].ACLR
rst_n => grid_idx[2].ACLR
rst_n => grid_idx[3].ACLR
rst_n => grid_idx[4].ACLR
rst_n => grid_idx[5].ACLR
rst_n => grid_idx[6].ACLR
rst_n => grid_idx[7].ACLR
rst_n => grid_value[0].ACLR
rst_n => grid_value[1].ACLR
rst_n => grid_value[2].ACLR
rst_n => grid_value[3].ACLR
rst_n => grid_value[4].ACLR
rst_n => grid_value[5].ACLR
rst_n => grid_value[6].ACLR
rst_n => grid_value[7].ACLR
rst_n => grid_value[8].ACLR
rst_n => grid_value[9].ACLR
rst_n => grid_value[10].ACLR
rst_n => grid_value[11].ACLR
rst_n => grid_value[12].ACLR
rst_n => grid_value[13].ACLR
rst_n => grid_value[14].ACLR
rst_n => grid_value[15].ACLR
rst_n => grid_value[16].ACLR
rst_n => grid_value[17].ACLR
rst_n => grid_value[18].ACLR
rst_n => grid_value[19].ACLR
rst_n => grid_value[20].ACLR
rst_n => grid_value[21].ACLR
rst_n => grid_value[22].ACLR
rst_n => grid_value[23].ACLR
send_en => send_en_cnt.OUTPUTSELECT
send_en => send_en_cnt.OUTPUTSELECT
send_en => send_en_cnt.OUTPUTSELECT
send_en => send_en_cnt.OUTPUTSELECT
send_en => send_en_cnt.OUTPUTSELECT
send_en => send_en_cnt.OUTPUTSELECT
send_en => send_en_cnt.OUTPUTSELECT
send_en => send_en_cnt.OUTPUTSELECT
valid_in => valid_in_r0[0].DATAIN
valid_in => Selector2.IN5
valid_in => Selector3.IN1
distance_in[0] => distance_in[0].IN1
distance_in[1] => distance_in[1].IN1
distance_in[2] => distance_in[2].IN1
distance_in[3] => distance_in[3].IN1
distance_in[4] => distance_in[4].IN1
distance_in[5] => distance_in[5].IN1
distance_in[6] => distance_in[6].IN1
distance_in[7] => distance_in[7].IN1
distance_in[8] => distance_in[8].IN1
distance_in[9] => distance_in[9].IN1
distance_in[10] => distance_in[10].IN1
distance_in[11] => distance_in[11].IN1
distance_in[12] => distance_in[12].IN1
distance_in[13] => distance_in[13].IN1
distance_in[14] => distance_in[14].IN1
distance_in[15] => distance_in[15].IN1
gray_in[0] => ~NO_FANOUT~
gray_in[1] => ~NO_FANOUT~
gray_in[2] => ~NO_FANOUT~
gray_in[3] => ~NO_FANOUT~
gray_in[4] => ~NO_FANOUT~
gray_in[5] => ~NO_FANOUT~
gray_in[6] => ~NO_FANOUT~
gray_in[7] => ~NO_FANOUT~
gray_in[8] => ~NO_FANOUT~
gray_in[9] => ~NO_FANOUT~
gray_in[10] => ~NO_FANOUT~
gray_in[11] => ~NO_FANOUT~
gray_in[12] => ~NO_FANOUT~
gray_in[13] => ~NO_FANOUT~
gray_in[14] => ~NO_FANOUT~
gray_in[15] => ~NO_FANOUT~
zero_flag => send_en_cnt.OUTPUTSELECT
zero_flag => send_en_cnt.OUTPUTSELECT
zero_flag => send_en_cnt.OUTPUTSELECT
zero_flag => send_en_cnt.OUTPUTSELECT
zero_flag => send_en_cnt.OUTPUTSELECT
zero_flag => send_en_cnt.OUTPUTSELECT
zero_flag => send_en_cnt.OUTPUTSELECT
zero_flag => send_en_cnt.OUTPUTSELECT
zero_flag => Selector3.IN7
zero_flag => Selector4.IN2
step_cnt[0] => LessThan0.IN16
step_cnt[0] => Equal1.IN31
step_cnt[1] => LessThan0.IN15
step_cnt[1] => Equal1.IN1
step_cnt[2] => LessThan0.IN14
step_cnt[2] => Equal1.IN30
step_cnt[3] => LessThan0.IN13
step_cnt[3] => Equal1.IN29
step_cnt[4] => LessThan0.IN12
step_cnt[4] => Equal1.IN28
step_cnt[5] => LessThan0.IN11
step_cnt[5] => Equal1.IN0
step_cnt[6] => LessThan0.IN10
step_cnt[6] => Equal1.IN27
step_cnt[7] => LessThan0.IN9
step_cnt[7] => Equal1.IN26
wheel_fall => send_en_cnt.OUTPUTSELECT
wheel_fall => send_en_cnt.OUTPUTSELECT
wheel_fall => send_en_cnt.OUTPUTSELECT
wheel_fall => send_en_cnt.OUTPUTSELECT
wheel_fall => send_en_cnt.OUTPUTSELECT
wheel_fall => send_en_cnt.OUTPUTSELECT
wheel_fall => send_en_cnt.OUTPUTSELECT
wheel_fall => send_en_cnt.OUTPUTSELECT
wheel_fall => grid_degree33_cnt.OUTPUTSELECT
wheel_fall => grid_degree33_cnt.OUTPUTSELECT
wheel_fall => grid_degree33_cnt.OUTPUTSELECT
wheel_fall => grid_degree33_cnt.OUTPUTSELECT
wheel_fall => grid_degree33_cnt.OUTPUTSELECT
wheel_fall => grid_degree33_cnt.OUTPUTSELECT
wheel_fall => grid_degree33_cnt.OUTPUTSELECT
wheel_fall => grid_degree33_cnt.OUTPUTSELECT
wheel_fall => Selector3.IN8
wheel_fall => Selector0.IN2
degree_para[0] => Equal5.IN7
degree_para[1] => Equal5.IN6
degree_para[2] => Equal5.IN5
degree_para[3] => Equal5.IN4
degree_para[4] => Equal5.IN3
degree_para[5] => Equal5.IN2
degree_para[6] => Equal5.IN1
degree_para[7] => Equal5.IN0
tannis_change <= tannis_change~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wren <= tannis1_left_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_rden <= tannis1_left_rden~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_addr[0] <= mod10:mod10Ex01.quotient
tannis1_left_addr[1] <= mod10:mod10Ex01.quotient
tannis1_left_addr[2] <= mod10:mod10Ex01.quotient
tannis1_left_addr[3] <= mod10:mod10Ex01.quotient
tannis1_left_addr[4] <= mod10:mod10Ex01.quotient
tannis1_left_addr[5] <= mod10:mod10Ex01.quotient
tannis1_left_addr[6] <= mod10:mod10Ex01.quotient
tannis1_left_addr[7] <= mod10:mod10Ex01.quotient
tannis1_left_addr[8] <= mod10:mod10Ex01.quotient
tannis1_left_wrdata[0] <= tannis1_left_wrdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[1] <= tannis1_left_wrdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[2] <= tannis1_left_wrdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[3] <= tannis1_left_wrdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[4] <= tannis1_left_wrdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[5] <= tannis1_left_wrdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[6] <= tannis1_left_wrdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[7] <= tannis1_left_wrdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[8] <= tannis1_left_wrdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[9] <= tannis1_left_wrdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[10] <= tannis1_left_wrdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[11] <= tannis1_left_wrdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[12] <= tannis1_left_wrdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[13] <= tannis1_left_wrdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[14] <= tannis1_left_wrdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[15] <= tannis1_left_wrdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[16] <= tannis1_left_wrdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[17] <= tannis1_left_wrdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[18] <= tannis1_left_wrdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[19] <= tannis1_left_wrdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[20] <= tannis1_left_wrdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[21] <= tannis1_left_wrdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[22] <= tannis1_left_wrdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[23] <= tannis1_left_wrdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[24] <= tannis1_left_wrdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[25] <= tannis1_left_wrdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[26] <= tannis1_left_wrdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[27] <= tannis1_left_wrdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[28] <= tannis1_left_wrdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[29] <= tannis1_left_wrdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[30] <= tannis1_left_wrdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_wrdata[31] <= tannis1_left_wrdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_left_rddata[0] => Add6.IN48
tannis1_left_rddata[1] => Add6.IN47
tannis1_left_rddata[2] => Add6.IN46
tannis1_left_rddata[3] => Add6.IN45
tannis1_left_rddata[4] => Add6.IN44
tannis1_left_rddata[5] => Add6.IN43
tannis1_left_rddata[6] => Add6.IN42
tannis1_left_rddata[7] => Add6.IN41
tannis1_left_rddata[8] => Add6.IN40
tannis1_left_rddata[9] => Add6.IN39
tannis1_left_rddata[10] => Add6.IN38
tannis1_left_rddata[11] => Add6.IN37
tannis1_left_rddata[12] => Add6.IN36
tannis1_left_rddata[13] => Add6.IN35
tannis1_left_rddata[14] => Add6.IN34
tannis1_left_rddata[15] => Add6.IN33
tannis1_left_rddata[16] => Add6.IN32
tannis1_left_rddata[17] => Add6.IN31
tannis1_left_rddata[18] => Add6.IN30
tannis1_left_rddata[19] => Add6.IN29
tannis1_left_rddata[20] => Add6.IN28
tannis1_left_rddata[21] => Add6.IN27
tannis1_left_rddata[22] => Add6.IN26
tannis1_left_rddata[23] => Add6.IN25
tannis1_left_rddata[24] => Add4.IN16
tannis1_left_rddata[25] => Add4.IN15
tannis1_left_rddata[26] => Add4.IN14
tannis1_left_rddata[27] => Add4.IN13
tannis1_left_rddata[28] => Add4.IN12
tannis1_left_rddata[29] => Add4.IN11
tannis1_left_rddata[30] => Add4.IN10
tannis1_left_rddata[31] => Add4.IN9
tannis2_left_wren <= tannis2_left_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_rden <= tannis2_left_rden~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_addr[0] <= mod10:mod10Ex01.quotient
tannis2_left_addr[1] <= mod10:mod10Ex01.quotient
tannis2_left_addr[2] <= mod10:mod10Ex01.quotient
tannis2_left_addr[3] <= mod10:mod10Ex01.quotient
tannis2_left_addr[4] <= mod10:mod10Ex01.quotient
tannis2_left_addr[5] <= mod10:mod10Ex01.quotient
tannis2_left_addr[6] <= mod10:mod10Ex01.quotient
tannis2_left_addr[7] <= mod10:mod10Ex01.quotient
tannis2_left_addr[8] <= mod10:mod10Ex01.quotient
tannis2_left_wrdata[0] <= tannis2_left_wrdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[1] <= tannis2_left_wrdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[2] <= tannis2_left_wrdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[3] <= tannis2_left_wrdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[4] <= tannis2_left_wrdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[5] <= tannis2_left_wrdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[6] <= tannis2_left_wrdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[7] <= tannis2_left_wrdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[8] <= tannis2_left_wrdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[9] <= tannis2_left_wrdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[10] <= tannis2_left_wrdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[11] <= tannis2_left_wrdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[12] <= tannis2_left_wrdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[13] <= tannis2_left_wrdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[14] <= tannis2_left_wrdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[15] <= tannis2_left_wrdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[16] <= tannis2_left_wrdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[17] <= tannis2_left_wrdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[18] <= tannis2_left_wrdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[19] <= tannis2_left_wrdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[20] <= tannis2_left_wrdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[21] <= tannis2_left_wrdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[22] <= tannis2_left_wrdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[23] <= tannis2_left_wrdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[24] <= tannis2_left_wrdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[25] <= tannis2_left_wrdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[26] <= tannis2_left_wrdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[27] <= tannis2_left_wrdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[28] <= tannis2_left_wrdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[29] <= tannis2_left_wrdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[30] <= tannis2_left_wrdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_wrdata[31] <= tannis2_left_wrdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_left_rddata[0] => Add5.IN48
tannis2_left_rddata[1] => Add5.IN47
tannis2_left_rddata[2] => Add5.IN46
tannis2_left_rddata[3] => Add5.IN45
tannis2_left_rddata[4] => Add5.IN44
tannis2_left_rddata[5] => Add5.IN43
tannis2_left_rddata[6] => Add5.IN42
tannis2_left_rddata[7] => Add5.IN41
tannis2_left_rddata[8] => Add5.IN40
tannis2_left_rddata[9] => Add5.IN39
tannis2_left_rddata[10] => Add5.IN38
tannis2_left_rddata[11] => Add5.IN37
tannis2_left_rddata[12] => Add5.IN36
tannis2_left_rddata[13] => Add5.IN35
tannis2_left_rddata[14] => Add5.IN34
tannis2_left_rddata[15] => Add5.IN33
tannis2_left_rddata[16] => Add5.IN32
tannis2_left_rddata[17] => Add5.IN31
tannis2_left_rddata[18] => Add5.IN30
tannis2_left_rddata[19] => Add5.IN29
tannis2_left_rddata[20] => Add5.IN28
tannis2_left_rddata[21] => Add5.IN27
tannis2_left_rddata[22] => Add5.IN26
tannis2_left_rddata[23] => Add5.IN25
tannis2_left_rddata[24] => Add3.IN16
tannis2_left_rddata[25] => Add3.IN15
tannis2_left_rddata[26] => Add3.IN14
tannis2_left_rddata[27] => Add3.IN13
tannis2_left_rddata[28] => Add3.IN12
tannis2_left_rddata[29] => Add3.IN11
tannis2_left_rddata[30] => Add3.IN10
tannis2_left_rddata[31] => Add3.IN9


|calc_distance_top|grid_division:grid_divisionEx01|mod10:mod10Ex01
clock => clock.IN1
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
denom[7] => denom[7].IN1
denom[8] => denom[8].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
numer[10] => numer[10].IN1
numer[11] => numer[11].IN1
numer[12] => numer[12].IN1
numer[13] => numer[13].IN1
numer[14] => numer[14].IN1
numer[15] => numer[15].IN1
numer[16] => numer[16].IN1
numer[17] => numer[17].IN1
numer[18] => numer[18].IN1
numer[19] => numer[19].IN1
numer[20] => numer[20].IN1
numer[21] => numer[21].IN1
numer[22] => numer[22].IN1
numer[23] => numer[23].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[14] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[15] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[16] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[17] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[18] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[19] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[20] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[21] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[22] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[23] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain
remain[8] <= lpm_divide:LPM_DIVIDE_component.remain


|calc_distance_top|grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_lrt:auto_generated.numer[0]
numer[1] => lpm_divide_lrt:auto_generated.numer[1]
numer[2] => lpm_divide_lrt:auto_generated.numer[2]
numer[3] => lpm_divide_lrt:auto_generated.numer[3]
numer[4] => lpm_divide_lrt:auto_generated.numer[4]
numer[5] => lpm_divide_lrt:auto_generated.numer[5]
numer[6] => lpm_divide_lrt:auto_generated.numer[6]
numer[7] => lpm_divide_lrt:auto_generated.numer[7]
numer[8] => lpm_divide_lrt:auto_generated.numer[8]
numer[9] => lpm_divide_lrt:auto_generated.numer[9]
numer[10] => lpm_divide_lrt:auto_generated.numer[10]
numer[11] => lpm_divide_lrt:auto_generated.numer[11]
numer[12] => lpm_divide_lrt:auto_generated.numer[12]
numer[13] => lpm_divide_lrt:auto_generated.numer[13]
numer[14] => lpm_divide_lrt:auto_generated.numer[14]
numer[15] => lpm_divide_lrt:auto_generated.numer[15]
numer[16] => lpm_divide_lrt:auto_generated.numer[16]
numer[17] => lpm_divide_lrt:auto_generated.numer[17]
numer[18] => lpm_divide_lrt:auto_generated.numer[18]
numer[19] => lpm_divide_lrt:auto_generated.numer[19]
numer[20] => lpm_divide_lrt:auto_generated.numer[20]
numer[21] => lpm_divide_lrt:auto_generated.numer[21]
numer[22] => lpm_divide_lrt:auto_generated.numer[22]
numer[23] => lpm_divide_lrt:auto_generated.numer[23]
denom[0] => lpm_divide_lrt:auto_generated.denom[0]
denom[1] => lpm_divide_lrt:auto_generated.denom[1]
denom[2] => lpm_divide_lrt:auto_generated.denom[2]
denom[3] => lpm_divide_lrt:auto_generated.denom[3]
denom[4] => lpm_divide_lrt:auto_generated.denom[4]
denom[5] => lpm_divide_lrt:auto_generated.denom[5]
denom[6] => lpm_divide_lrt:auto_generated.denom[6]
denom[7] => lpm_divide_lrt:auto_generated.denom[7]
denom[8] => lpm_divide_lrt:auto_generated.denom[8]
clock => lpm_divide_lrt:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_lrt:auto_generated.quotient[0]
quotient[1] <= lpm_divide_lrt:auto_generated.quotient[1]
quotient[2] <= lpm_divide_lrt:auto_generated.quotient[2]
quotient[3] <= lpm_divide_lrt:auto_generated.quotient[3]
quotient[4] <= lpm_divide_lrt:auto_generated.quotient[4]
quotient[5] <= lpm_divide_lrt:auto_generated.quotient[5]
quotient[6] <= lpm_divide_lrt:auto_generated.quotient[6]
quotient[7] <= lpm_divide_lrt:auto_generated.quotient[7]
quotient[8] <= lpm_divide_lrt:auto_generated.quotient[8]
quotient[9] <= lpm_divide_lrt:auto_generated.quotient[9]
quotient[10] <= lpm_divide_lrt:auto_generated.quotient[10]
quotient[11] <= lpm_divide_lrt:auto_generated.quotient[11]
quotient[12] <= lpm_divide_lrt:auto_generated.quotient[12]
quotient[13] <= lpm_divide_lrt:auto_generated.quotient[13]
quotient[14] <= lpm_divide_lrt:auto_generated.quotient[14]
quotient[15] <= lpm_divide_lrt:auto_generated.quotient[15]
quotient[16] <= lpm_divide_lrt:auto_generated.quotient[16]
quotient[17] <= lpm_divide_lrt:auto_generated.quotient[17]
quotient[18] <= lpm_divide_lrt:auto_generated.quotient[18]
quotient[19] <= lpm_divide_lrt:auto_generated.quotient[19]
quotient[20] <= lpm_divide_lrt:auto_generated.quotient[20]
quotient[21] <= lpm_divide_lrt:auto_generated.quotient[21]
quotient[22] <= lpm_divide_lrt:auto_generated.quotient[22]
quotient[23] <= lpm_divide_lrt:auto_generated.quotient[23]
remain[0] <= lpm_divide_lrt:auto_generated.remain[0]
remain[1] <= lpm_divide_lrt:auto_generated.remain[1]
remain[2] <= lpm_divide_lrt:auto_generated.remain[2]
remain[3] <= lpm_divide_lrt:auto_generated.remain[3]
remain[4] <= lpm_divide_lrt:auto_generated.remain[4]
remain[5] <= lpm_divide_lrt:auto_generated.remain[5]
remain[6] <= lpm_divide_lrt:auto_generated.remain[6]
remain[7] <= lpm_divide_lrt:auto_generated.remain[7]
remain[8] <= lpm_divide_lrt:auto_generated.remain[8]


|calc_distance_top|grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => sign_div_unsign_j7i:divider.clock
denom[0] => sign_div_unsign_j7i:divider.denominator[0]
denom[1] => sign_div_unsign_j7i:divider.denominator[1]
denom[2] => sign_div_unsign_j7i:divider.denominator[2]
denom[3] => sign_div_unsign_j7i:divider.denominator[3]
denom[4] => sign_div_unsign_j7i:divider.denominator[4]
denom[5] => sign_div_unsign_j7i:divider.denominator[5]
denom[6] => sign_div_unsign_j7i:divider.denominator[6]
denom[7] => sign_div_unsign_j7i:divider.denominator[7]
denom[8] => sign_div_unsign_j7i:divider.denominator[8]
numer[0] => sign_div_unsign_j7i:divider.numerator[0]
numer[1] => sign_div_unsign_j7i:divider.numerator[1]
numer[2] => sign_div_unsign_j7i:divider.numerator[2]
numer[3] => sign_div_unsign_j7i:divider.numerator[3]
numer[4] => sign_div_unsign_j7i:divider.numerator[4]
numer[5] => sign_div_unsign_j7i:divider.numerator[5]
numer[6] => sign_div_unsign_j7i:divider.numerator[6]
numer[7] => sign_div_unsign_j7i:divider.numerator[7]
numer[8] => sign_div_unsign_j7i:divider.numerator[8]
numer[9] => sign_div_unsign_j7i:divider.numerator[9]
numer[10] => sign_div_unsign_j7i:divider.numerator[10]
numer[11] => sign_div_unsign_j7i:divider.numerator[11]
numer[12] => sign_div_unsign_j7i:divider.numerator[12]
numer[13] => sign_div_unsign_j7i:divider.numerator[13]
numer[14] => sign_div_unsign_j7i:divider.numerator[14]
numer[15] => sign_div_unsign_j7i:divider.numerator[15]
numer[16] => sign_div_unsign_j7i:divider.numerator[16]
numer[17] => sign_div_unsign_j7i:divider.numerator[17]
numer[18] => sign_div_unsign_j7i:divider.numerator[18]
numer[19] => sign_div_unsign_j7i:divider.numerator[19]
numer[20] => sign_div_unsign_j7i:divider.numerator[20]
numer[21] => sign_div_unsign_j7i:divider.numerator[21]
numer[22] => sign_div_unsign_j7i:divider.numerator[22]
numer[23] => sign_div_unsign_j7i:divider.numerator[23]
quotient[0] <= sign_div_unsign_j7i:divider.quotient[0]
quotient[1] <= sign_div_unsign_j7i:divider.quotient[1]
quotient[2] <= sign_div_unsign_j7i:divider.quotient[2]
quotient[3] <= sign_div_unsign_j7i:divider.quotient[3]
quotient[4] <= sign_div_unsign_j7i:divider.quotient[4]
quotient[5] <= sign_div_unsign_j7i:divider.quotient[5]
quotient[6] <= sign_div_unsign_j7i:divider.quotient[6]
quotient[7] <= sign_div_unsign_j7i:divider.quotient[7]
quotient[8] <= sign_div_unsign_j7i:divider.quotient[8]
quotient[9] <= sign_div_unsign_j7i:divider.quotient[9]
quotient[10] <= sign_div_unsign_j7i:divider.quotient[10]
quotient[11] <= sign_div_unsign_j7i:divider.quotient[11]
quotient[12] <= sign_div_unsign_j7i:divider.quotient[12]
quotient[13] <= sign_div_unsign_j7i:divider.quotient[13]
quotient[14] <= sign_div_unsign_j7i:divider.quotient[14]
quotient[15] <= sign_div_unsign_j7i:divider.quotient[15]
quotient[16] <= sign_div_unsign_j7i:divider.quotient[16]
quotient[17] <= sign_div_unsign_j7i:divider.quotient[17]
quotient[18] <= sign_div_unsign_j7i:divider.quotient[18]
quotient[19] <= sign_div_unsign_j7i:divider.quotient[19]
quotient[20] <= sign_div_unsign_j7i:divider.quotient[20]
quotient[21] <= sign_div_unsign_j7i:divider.quotient[21]
quotient[22] <= sign_div_unsign_j7i:divider.quotient[22]
quotient[23] <= sign_div_unsign_j7i:divider.quotient[23]
remain[0] <= sign_div_unsign_j7i:divider.remainder[0]
remain[1] <= sign_div_unsign_j7i:divider.remainder[1]
remain[2] <= sign_div_unsign_j7i:divider.remainder[2]
remain[3] <= sign_div_unsign_j7i:divider.remainder[3]
remain[4] <= sign_div_unsign_j7i:divider.remainder[4]
remain[5] <= sign_div_unsign_j7i:divider.remainder[5]
remain[6] <= sign_div_unsign_j7i:divider.remainder[6]
remain[7] <= sign_div_unsign_j7i:divider.remainder[7]
remain[8] <= sign_div_unsign_j7i:divider.remainder[8]


|calc_distance_top|grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider
clock => alt_u_div_vsf:divider.clock
denominator[0] => alt_u_div_vsf:divider.denominator[0]
denominator[1] => alt_u_div_vsf:divider.denominator[1]
denominator[2] => alt_u_div_vsf:divider.denominator[2]
denominator[3] => alt_u_div_vsf:divider.denominator[3]
denominator[4] => alt_u_div_vsf:divider.denominator[4]
denominator[5] => alt_u_div_vsf:divider.denominator[5]
denominator[6] => alt_u_div_vsf:divider.denominator[6]
denominator[7] => alt_u_div_vsf:divider.denominator[7]
denominator[8] => alt_u_div_vsf:divider.denominator[8]
numerator[0] => alt_u_div_vsf:divider.numerator[0]
numerator[1] => alt_u_div_vsf:divider.numerator[1]
numerator[2] => alt_u_div_vsf:divider.numerator[2]
numerator[3] => alt_u_div_vsf:divider.numerator[3]
numerator[4] => alt_u_div_vsf:divider.numerator[4]
numerator[5] => alt_u_div_vsf:divider.numerator[5]
numerator[6] => alt_u_div_vsf:divider.numerator[6]
numerator[7] => alt_u_div_vsf:divider.numerator[7]
numerator[8] => alt_u_div_vsf:divider.numerator[8]
numerator[9] => alt_u_div_vsf:divider.numerator[9]
numerator[10] => alt_u_div_vsf:divider.numerator[10]
numerator[11] => alt_u_div_vsf:divider.numerator[11]
numerator[12] => alt_u_div_vsf:divider.numerator[12]
numerator[13] => alt_u_div_vsf:divider.numerator[13]
numerator[14] => alt_u_div_vsf:divider.numerator[14]
numerator[15] => alt_u_div_vsf:divider.numerator[15]
numerator[16] => alt_u_div_vsf:divider.numerator[16]
numerator[17] => alt_u_div_vsf:divider.numerator[17]
numerator[18] => alt_u_div_vsf:divider.numerator[18]
numerator[19] => alt_u_div_vsf:divider.numerator[19]
numerator[20] => alt_u_div_vsf:divider.numerator[20]
numerator[21] => alt_u_div_vsf:divider.numerator[21]
numerator[22] => alt_u_div_vsf:divider.numerator[22]
numerator[23] => alt_u_div_vsf:divider.numerator[23]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE


|calc_distance_top|grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider
clock => DFFDenominator[71].CLK
clock => DFFDenominator[70].CLK
clock => DFFDenominator[69].CLK
clock => DFFDenominator[68].CLK
clock => DFFDenominator[67].CLK
clock => DFFDenominator[66].CLK
clock => DFFDenominator[65].CLK
clock => DFFDenominator[64].CLK
clock => DFFDenominator[63].CLK
clock => DFFDenominator[62].CLK
clock => DFFDenominator[61].CLK
clock => DFFDenominator[60].CLK
clock => DFFDenominator[59].CLK
clock => DFFDenominator[58].CLK
clock => DFFDenominator[57].CLK
clock => DFFDenominator[56].CLK
clock => DFFDenominator[55].CLK
clock => DFFDenominator[54].CLK
clock => DFFDenominator[53].CLK
clock => DFFDenominator[52].CLK
clock => DFFDenominator[51].CLK
clock => DFFDenominator[50].CLK
clock => DFFDenominator[49].CLK
clock => DFFDenominator[48].CLK
clock => DFFDenominator[47].CLK
clock => DFFDenominator[46].CLK
clock => DFFDenominator[45].CLK
clock => DFFDenominator[44].CLK
clock => DFFDenominator[43].CLK
clock => DFFDenominator[42].CLK
clock => DFFDenominator[41].CLK
clock => DFFDenominator[40].CLK
clock => DFFDenominator[39].CLK
clock => DFFDenominator[38].CLK
clock => DFFDenominator[37].CLK
clock => DFFDenominator[36].CLK
clock => DFFDenominator[35].CLK
clock => DFFDenominator[34].CLK
clock => DFFDenominator[33].CLK
clock => DFFDenominator[32].CLK
clock => DFFDenominator[31].CLK
clock => DFFDenominator[30].CLK
clock => DFFDenominator[29].CLK
clock => DFFDenominator[28].CLK
clock => DFFDenominator[27].CLK
clock => DFFDenominator[26].CLK
clock => DFFDenominator[25].CLK
clock => DFFDenominator[24].CLK
clock => DFFDenominator[23].CLK
clock => DFFDenominator[22].CLK
clock => DFFDenominator[21].CLK
clock => DFFDenominator[20].CLK
clock => DFFDenominator[19].CLK
clock => DFFDenominator[18].CLK
clock => DFFDenominator[17].CLK
clock => DFFDenominator[16].CLK
clock => DFFDenominator[15].CLK
clock => DFFDenominator[14].CLK
clock => DFFDenominator[13].CLK
clock => DFFDenominator[12].CLK
clock => DFFDenominator[11].CLK
clock => DFFDenominator[10].CLK
clock => DFFDenominator[9].CLK
clock => DFFDenominator[8].CLK
clock => DFFDenominator[7].CLK
clock => DFFDenominator[6].CLK
clock => DFFDenominator[5].CLK
clock => DFFDenominator[4].CLK
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[191].CLK
clock => DFFNumerator[190].CLK
clock => DFFNumerator[189].CLK
clock => DFFNumerator[188].CLK
clock => DFFNumerator[187].CLK
clock => DFFNumerator[186].CLK
clock => DFFNumerator[185].CLK
clock => DFFNumerator[184].CLK
clock => DFFNumerator[183].CLK
clock => DFFNumerator[182].CLK
clock => DFFNumerator[181].CLK
clock => DFFNumerator[180].CLK
clock => DFFNumerator[179].CLK
clock => DFFNumerator[178].CLK
clock => DFFNumerator[177].CLK
clock => DFFNumerator[176].CLK
clock => DFFNumerator[175].CLK
clock => DFFNumerator[174].CLK
clock => DFFNumerator[173].CLK
clock => DFFNumerator[172].CLK
clock => DFFNumerator[171].CLK
clock => DFFNumerator[170].CLK
clock => DFFNumerator[169].CLK
clock => DFFNumerator[168].CLK
clock => DFFNumerator[167].CLK
clock => DFFNumerator[166].CLK
clock => DFFNumerator[165].CLK
clock => DFFNumerator[164].CLK
clock => DFFNumerator[163].CLK
clock => DFFNumerator[162].CLK
clock => DFFNumerator[161].CLK
clock => DFFNumerator[160].CLK
clock => DFFNumerator[159].CLK
clock => DFFNumerator[158].CLK
clock => DFFNumerator[157].CLK
clock => DFFNumerator[156].CLK
clock => DFFNumerator[155].CLK
clock => DFFNumerator[154].CLK
clock => DFFNumerator[153].CLK
clock => DFFNumerator[152].CLK
clock => DFFNumerator[151].CLK
clock => DFFNumerator[150].CLK
clock => DFFNumerator[149].CLK
clock => DFFNumerator[148].CLK
clock => DFFNumerator[147].CLK
clock => DFFNumerator[146].CLK
clock => DFFNumerator[145].CLK
clock => DFFNumerator[144].CLK
clock => DFFNumerator[143].CLK
clock => DFFNumerator[142].CLK
clock => DFFNumerator[141].CLK
clock => DFFNumerator[140].CLK
clock => DFFNumerator[139].CLK
clock => DFFNumerator[138].CLK
clock => DFFNumerator[137].CLK
clock => DFFNumerator[136].CLK
clock => DFFNumerator[135].CLK
clock => DFFNumerator[134].CLK
clock => DFFNumerator[133].CLK
clock => DFFNumerator[132].CLK
clock => DFFNumerator[131].CLK
clock => DFFNumerator[130].CLK
clock => DFFNumerator[129].CLK
clock => DFFNumerator[128].CLK
clock => DFFNumerator[127].CLK
clock => DFFNumerator[126].CLK
clock => DFFNumerator[125].CLK
clock => DFFNumerator[124].CLK
clock => DFFNumerator[123].CLK
clock => DFFNumerator[122].CLK
clock => DFFNumerator[121].CLK
clock => DFFNumerator[120].CLK
clock => DFFNumerator[119].CLK
clock => DFFNumerator[118].CLK
clock => DFFNumerator[117].CLK
clock => DFFNumerator[116].CLK
clock => DFFNumerator[115].CLK
clock => DFFNumerator[114].CLK
clock => DFFNumerator[113].CLK
clock => DFFNumerator[112].CLK
clock => DFFNumerator[111].CLK
clock => DFFNumerator[110].CLK
clock => DFFNumerator[109].CLK
clock => DFFNumerator[108].CLK
clock => DFFNumerator[107].CLK
clock => DFFNumerator[106].CLK
clock => DFFNumerator[105].CLK
clock => DFFNumerator[104].CLK
clock => DFFNumerator[103].CLK
clock => DFFNumerator[102].CLK
clock => DFFNumerator[101].CLK
clock => DFFNumerator[100].CLK
clock => DFFNumerator[99].CLK
clock => DFFNumerator[98].CLK
clock => DFFNumerator[97].CLK
clock => DFFNumerator[96].CLK
clock => DFFNumerator[95].CLK
clock => DFFNumerator[94].CLK
clock => DFFNumerator[93].CLK
clock => DFFNumerator[92].CLK
clock => DFFNumerator[91].CLK
clock => DFFNumerator[90].CLK
clock => DFFNumerator[89].CLK
clock => DFFNumerator[88].CLK
clock => DFFNumerator[87].CLK
clock => DFFNumerator[86].CLK
clock => DFFNumerator[85].CLK
clock => DFFNumerator[84].CLK
clock => DFFNumerator[83].CLK
clock => DFFNumerator[82].CLK
clock => DFFNumerator[81].CLK
clock => DFFNumerator[80].CLK
clock => DFFNumerator[79].CLK
clock => DFFNumerator[78].CLK
clock => DFFNumerator[77].CLK
clock => DFFNumerator[76].CLK
clock => DFFNumerator[75].CLK
clock => DFFNumerator[74].CLK
clock => DFFNumerator[73].CLK
clock => DFFNumerator[72].CLK
clock => DFFNumerator[71].CLK
clock => DFFNumerator[70].CLK
clock => DFFNumerator[69].CLK
clock => DFFNumerator[68].CLK
clock => DFFNumerator[67].CLK
clock => DFFNumerator[66].CLK
clock => DFFNumerator[65].CLK
clock => DFFNumerator[64].CLK
clock => DFFNumerator[63].CLK
clock => DFFNumerator[62].CLK
clock => DFFNumerator[61].CLK
clock => DFFNumerator[60].CLK
clock => DFFNumerator[59].CLK
clock => DFFNumerator[58].CLK
clock => DFFNumerator[57].CLK
clock => DFFNumerator[56].CLK
clock => DFFNumerator[55].CLK
clock => DFFNumerator[54].CLK
clock => DFFNumerator[53].CLK
clock => DFFNumerator[52].CLK
clock => DFFNumerator[51].CLK
clock => DFFNumerator[50].CLK
clock => DFFNumerator[49].CLK
clock => DFFNumerator[48].CLK
clock => DFFNumerator[47].CLK
clock => DFFNumerator[46].CLK
clock => DFFNumerator[45].CLK
clock => DFFNumerator[44].CLK
clock => DFFNumerator[43].CLK
clock => DFFNumerator[42].CLK
clock => DFFNumerator[41].CLK
clock => DFFNumerator[40].CLK
clock => DFFNumerator[39].CLK
clock => DFFNumerator[38].CLK
clock => DFFNumerator[37].CLK
clock => DFFNumerator[36].CLK
clock => DFFNumerator[35].CLK
clock => DFFNumerator[34].CLK
clock => DFFNumerator[33].CLK
clock => DFFNumerator[32].CLK
clock => DFFNumerator[31].CLK
clock => DFFNumerator[30].CLK
clock => DFFNumerator[29].CLK
clock => DFFNumerator[28].CLK
clock => DFFNumerator[27].CLK
clock => DFFNumerator[26].CLK
clock => DFFNumerator[25].CLK
clock => DFFNumerator[24].CLK
clock => DFFNumerator[23].CLK
clock => DFFNumerator[22].CLK
clock => DFFNumerator[21].CLK
clock => DFFNumerator[20].CLK
clock => DFFNumerator[19].CLK
clock => DFFNumerator[18].CLK
clock => DFFNumerator[17].CLK
clock => DFFNumerator[16].CLK
clock => DFFNumerator[15].CLK
clock => DFFNumerator[14].CLK
clock => DFFNumerator[13].CLK
clock => DFFNumerator[12].CLK
clock => DFFNumerator[11].CLK
clock => DFFNumerator[10].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[191].CLK
clock => DFFQuotient[190].CLK
clock => DFFQuotient[189].CLK
clock => DFFQuotient[188].CLK
clock => DFFQuotient[187].CLK
clock => DFFQuotient[186].CLK
clock => DFFQuotient[185].CLK
clock => DFFQuotient[184].CLK
clock => DFFQuotient[183].CLK
clock => DFFQuotient[182].CLK
clock => DFFQuotient[181].CLK
clock => DFFQuotient[180].CLK
clock => DFFQuotient[179].CLK
clock => DFFQuotient[178].CLK
clock => DFFQuotient[177].CLK
clock => DFFQuotient[176].CLK
clock => DFFQuotient[175].CLK
clock => DFFQuotient[174].CLK
clock => DFFQuotient[173].CLK
clock => DFFQuotient[172].CLK
clock => DFFQuotient[171].CLK
clock => DFFQuotient[170].CLK
clock => DFFQuotient[169].CLK
clock => DFFQuotient[168].CLK
clock => DFFQuotient[167].CLK
clock => DFFQuotient[166].CLK
clock => DFFQuotient[165].CLK
clock => DFFQuotient[164].CLK
clock => DFFQuotient[163].CLK
clock => DFFQuotient[162].CLK
clock => DFFQuotient[161].CLK
clock => DFFQuotient[160].CLK
clock => DFFQuotient[159].CLK
clock => DFFQuotient[158].CLK
clock => DFFQuotient[157].CLK
clock => DFFQuotient[156].CLK
clock => DFFQuotient[155].CLK
clock => DFFQuotient[154].CLK
clock => DFFQuotient[153].CLK
clock => DFFQuotient[152].CLK
clock => DFFQuotient[151].CLK
clock => DFFQuotient[150].CLK
clock => DFFQuotient[149].CLK
clock => DFFQuotient[148].CLK
clock => DFFQuotient[147].CLK
clock => DFFQuotient[146].CLK
clock => DFFQuotient[145].CLK
clock => DFFQuotient[144].CLK
clock => DFFQuotient[143].CLK
clock => DFFQuotient[142].CLK
clock => DFFQuotient[141].CLK
clock => DFFQuotient[140].CLK
clock => DFFQuotient[139].CLK
clock => DFFQuotient[138].CLK
clock => DFFQuotient[137].CLK
clock => DFFQuotient[136].CLK
clock => DFFQuotient[135].CLK
clock => DFFQuotient[134].CLK
clock => DFFQuotient[133].CLK
clock => DFFQuotient[132].CLK
clock => DFFQuotient[131].CLK
clock => DFFQuotient[130].CLK
clock => DFFQuotient[129].CLK
clock => DFFQuotient[128].CLK
clock => DFFQuotient[127].CLK
clock => DFFQuotient[126].CLK
clock => DFFQuotient[125].CLK
clock => DFFQuotient[124].CLK
clock => DFFQuotient[123].CLK
clock => DFFQuotient[122].CLK
clock => DFFQuotient[121].CLK
clock => DFFQuotient[120].CLK
clock => DFFQuotient[119].CLK
clock => DFFQuotient[118].CLK
clock => DFFQuotient[117].CLK
clock => DFFQuotient[116].CLK
clock => DFFQuotient[115].CLK
clock => DFFQuotient[114].CLK
clock => DFFQuotient[113].CLK
clock => DFFQuotient[112].CLK
clock => DFFQuotient[111].CLK
clock => DFFQuotient[110].CLK
clock => DFFQuotient[109].CLK
clock => DFFQuotient[108].CLK
clock => DFFQuotient[107].CLK
clock => DFFQuotient[106].CLK
clock => DFFQuotient[105].CLK
clock => DFFQuotient[104].CLK
clock => DFFQuotient[103].CLK
clock => DFFQuotient[102].CLK
clock => DFFQuotient[101].CLK
clock => DFFQuotient[100].CLK
clock => DFFQuotient[99].CLK
clock => DFFQuotient[98].CLK
clock => DFFQuotient[97].CLK
clock => DFFQuotient[96].CLK
clock => DFFQuotient[95].CLK
clock => DFFQuotient[94].CLK
clock => DFFQuotient[93].CLK
clock => DFFQuotient[92].CLK
clock => DFFQuotient[91].CLK
clock => DFFQuotient[90].CLK
clock => DFFQuotient[89].CLK
clock => DFFQuotient[88].CLK
clock => DFFQuotient[87].CLK
clock => DFFQuotient[86].CLK
clock => DFFQuotient[85].CLK
clock => DFFQuotient[84].CLK
clock => DFFQuotient[83].CLK
clock => DFFQuotient[82].CLK
clock => DFFQuotient[81].CLK
clock => DFFQuotient[80].CLK
clock => DFFQuotient[79].CLK
clock => DFFQuotient[78].CLK
clock => DFFQuotient[77].CLK
clock => DFFQuotient[76].CLK
clock => DFFQuotient[75].CLK
clock => DFFQuotient[74].CLK
clock => DFFQuotient[73].CLK
clock => DFFQuotient[72].CLK
clock => DFFQuotient[71].CLK
clock => DFFQuotient[70].CLK
clock => DFFQuotient[69].CLK
clock => DFFQuotient[68].CLK
clock => DFFQuotient[67].CLK
clock => DFFQuotient[66].CLK
clock => DFFQuotient[65].CLK
clock => DFFQuotient[64].CLK
clock => DFFQuotient[63].CLK
clock => DFFQuotient[62].CLK
clock => DFFQuotient[61].CLK
clock => DFFQuotient[60].CLK
clock => DFFQuotient[59].CLK
clock => DFFQuotient[58].CLK
clock => DFFQuotient[57].CLK
clock => DFFQuotient[56].CLK
clock => DFFQuotient[55].CLK
clock => DFFQuotient[54].CLK
clock => DFFQuotient[53].CLK
clock => DFFQuotient[52].CLK
clock => DFFQuotient[51].CLK
clock => DFFQuotient[50].CLK
clock => DFFQuotient[49].CLK
clock => DFFQuotient[48].CLK
clock => DFFQuotient[47].CLK
clock => DFFQuotient[46].CLK
clock => DFFQuotient[45].CLK
clock => DFFQuotient[44].CLK
clock => DFFQuotient[43].CLK
clock => DFFQuotient[42].CLK
clock => DFFQuotient[41].CLK
clock => DFFQuotient[40].CLK
clock => DFFQuotient[39].CLK
clock => DFFQuotient[38].CLK
clock => DFFQuotient[37].CLK
clock => DFFQuotient[36].CLK
clock => DFFQuotient[35].CLK
clock => DFFQuotient[34].CLK
clock => DFFQuotient[33].CLK
clock => DFFQuotient[32].CLK
clock => DFFQuotient[31].CLK
clock => DFFQuotient[30].CLK
clock => DFFQuotient[29].CLK
clock => DFFQuotient[28].CLK
clock => DFFQuotient[27].CLK
clock => DFFQuotient[26].CLK
clock => DFFQuotient[25].CLK
clock => DFFQuotient[24].CLK
clock => DFFQuotient[23].CLK
clock => DFFQuotient[22].CLK
clock => DFFQuotient[21].CLK
clock => DFFQuotient[20].CLK
clock => DFFQuotient[19].CLK
clock => DFFQuotient[18].CLK
clock => DFFQuotient[17].CLK
clock => DFFQuotient[16].CLK
clock => DFFQuotient[15].CLK
clock => DFFQuotient[14].CLK
clock => DFFQuotient[13].CLK
clock => DFFQuotient[12].CLK
clock => DFFQuotient[11].CLK
clock => DFFQuotient[10].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[79].CLK
clock => DFFStage[78].CLK
clock => DFFStage[77].CLK
clock => DFFStage[76].CLK
clock => DFFStage[75].CLK
clock => DFFStage[74].CLK
clock => DFFStage[73].CLK
clock => DFFStage[72].CLK
clock => DFFStage[71].CLK
clock => DFFStage[70].CLK
clock => DFFStage[69].CLK
clock => DFFStage[68].CLK
clock => DFFStage[67].CLK
clock => DFFStage[66].CLK
clock => DFFStage[65].CLK
clock => DFFStage[64].CLK
clock => DFFStage[63].CLK
clock => DFFStage[62].CLK
clock => DFFStage[61].CLK
clock => DFFStage[60].CLK
clock => DFFStage[59].CLK
clock => DFFStage[58].CLK
clock => DFFStage[57].CLK
clock => DFFStage[56].CLK
clock => DFFStage[55].CLK
clock => DFFStage[54].CLK
clock => DFFStage[53].CLK
clock => DFFStage[52].CLK
clock => DFFStage[51].CLK
clock => DFFStage[50].CLK
clock => DFFStage[49].CLK
clock => DFFStage[48].CLK
clock => DFFStage[47].CLK
clock => DFFStage[46].CLK
clock => DFFStage[45].CLK
clock => DFFStage[44].CLK
clock => DFFStage[43].CLK
clock => DFFStage[42].CLK
clock => DFFStage[41].CLK
clock => DFFStage[40].CLK
clock => DFFStage[39].CLK
clock => DFFStage[38].CLK
clock => DFFStage[37].CLK
clock => DFFStage[36].CLK
clock => DFFStage[35].CLK
clock => DFFStage[34].CLK
clock => DFFStage[33].CLK
clock => DFFStage[32].CLK
clock => DFFStage[31].CLK
clock => DFFStage[30].CLK
clock => DFFStage[29].CLK
clock => DFFStage[28].CLK
clock => DFFStage[27].CLK
clock => DFFStage[26].CLK
clock => DFFStage[25].CLK
clock => DFFStage[24].CLK
clock => DFFStage[23].CLK
clock => DFFStage[22].CLK
clock => DFFStage[21].CLK
clock => DFFStage[20].CLK
clock => DFFStage[19].CLK
clock => DFFStage[18].CLK
clock => DFFStage[17].CLK
clock => DFFStage[16].CLK
clock => DFFStage[15].CLK
clock => DFFStage[14].CLK
clock => DFFStage[13].CLK
clock => DFFStage[12].CLK
clock => DFFStage[11].CLK
clock => DFFStage[10].CLK
clock => DFFStage[9].CLK
clock => DFFStage[8].CLK
clock => DFFStage[7].CLK
clock => DFFStage[6].CLK
clock => DFFStage[5].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => add_sub_1tc:add_sub_0.datab[0]
denominator[0] => add_sub_2tc:add_sub_1.datab[0]
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => add_sub_2tc:add_sub_1.datab[1]
denominator[1] => sel[9].IN1
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[10].IN1
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[11].IN1
denominator[4] => DFFDenominator[4].DATAIN
denominator[4] => sel[3].IN1
denominator[4] => sel[12].IN1
denominator[5] => DFFDenominator[5].DATAIN
denominator[5] => sel[4].IN1
denominator[5] => sel[13].IN1
denominator[6] => DFFDenominator[6].DATAIN
denominator[6] => sel[5].IN1
denominator[6] => sel[14].IN1
denominator[7] => DFFDenominator[7].DATAIN
denominator[7] => sel[6].IN1
denominator[7] => sel[15].IN1
denominator[8] => DFFDenominator[8].DATAIN
denominator[8] => sel[7].IN1
denominator[8] => sel[16].IN1
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[6] => DFFNumerator[6].DATAIN
numerator[7] => DFFNumerator[7].DATAIN
numerator[8] => DFFNumerator[8].DATAIN
numerator[9] => DFFNumerator[9].DATAIN
numerator[10] => DFFNumerator[10].DATAIN
numerator[11] => DFFNumerator[11].DATAIN
numerator[12] => DFFNumerator[12].DATAIN
numerator[13] => DFFNumerator[13].DATAIN
numerator[14] => DFFNumerator[14].DATAIN
numerator[15] => DFFNumerator[15].DATAIN
numerator[16] => DFFNumerator[16].DATAIN
numerator[17] => DFFNumerator[17].DATAIN
numerator[18] => DFFNumerator[18].DATAIN
numerator[19] => DFFNumerator[19].DATAIN
numerator[20] => DFFNumerator[20].DATAIN
numerator[21] => DFFNumerator[21].DATAIN
numerator[22] => DFFNumerator[22].DATAIN
numerator[22] => add_sub_2tc:add_sub_1.dataa[0]
numerator[22] => StageOut[10].IN0
numerator[23] => DFFNumerator[23].DATAIN
numerator[23] => add_sub_1tc:add_sub_0.dataa[0]
numerator[23] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= DFFQuotient[169].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= DFFQuotient[170].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= DFFQuotient[171].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= DFFQuotient[172].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= DFFQuotient[173].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= DFFQuotient[174].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= DFFQuotient[175].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= DFFQuotient[176].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= DFFQuotient[177].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= DFFQuotient[178].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= DFFQuotient[179].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= DFFQuotient[180].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= DFFQuotient[181].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= DFFQuotient[182].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= DFFQuotient[183].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= DFFQuotient[184].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= DFFQuotient[185].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= DFFQuotient[186].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= DFFQuotient[187].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= DFFQuotient[188].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= DFFQuotient[189].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= DFFQuotient[190].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= DFFQuotient[191].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[230].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[231].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[232].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[233].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[234].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[235].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[236].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[237].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[238].DB_MAX_OUTPUT_PORT_TYPE


|calc_distance_top|grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|add_sub_1tc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|calc_distance_top|grid_division:grid_divisionEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|add_sub_2tc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|calc_distance_top|grid_ram:grid_ramEx01
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
rden_a => rden_a.IN1
rden_b => rden_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|calc_distance_top|grid_ram:grid_ramEx01|altsyncram:altsyncram_component
wren_a => altsyncram_ddd2:auto_generated.wren_a
rden_a => altsyncram_ddd2:auto_generated.rden_a
wren_b => altsyncram_ddd2:auto_generated.wren_b
rden_b => altsyncram_ddd2:auto_generated.rden_b
data_a[0] => altsyncram_ddd2:auto_generated.data_a[0]
data_a[1] => altsyncram_ddd2:auto_generated.data_a[1]
data_a[2] => altsyncram_ddd2:auto_generated.data_a[2]
data_a[3] => altsyncram_ddd2:auto_generated.data_a[3]
data_a[4] => altsyncram_ddd2:auto_generated.data_a[4]
data_a[5] => altsyncram_ddd2:auto_generated.data_a[5]
data_a[6] => altsyncram_ddd2:auto_generated.data_a[6]
data_a[7] => altsyncram_ddd2:auto_generated.data_a[7]
data_a[8] => altsyncram_ddd2:auto_generated.data_a[8]
data_a[9] => altsyncram_ddd2:auto_generated.data_a[9]
data_a[10] => altsyncram_ddd2:auto_generated.data_a[10]
data_a[11] => altsyncram_ddd2:auto_generated.data_a[11]
data_a[12] => altsyncram_ddd2:auto_generated.data_a[12]
data_a[13] => altsyncram_ddd2:auto_generated.data_a[13]
data_a[14] => altsyncram_ddd2:auto_generated.data_a[14]
data_a[15] => altsyncram_ddd2:auto_generated.data_a[15]
data_a[16] => altsyncram_ddd2:auto_generated.data_a[16]
data_a[17] => altsyncram_ddd2:auto_generated.data_a[17]
data_a[18] => altsyncram_ddd2:auto_generated.data_a[18]
data_a[19] => altsyncram_ddd2:auto_generated.data_a[19]
data_a[20] => altsyncram_ddd2:auto_generated.data_a[20]
data_a[21] => altsyncram_ddd2:auto_generated.data_a[21]
data_a[22] => altsyncram_ddd2:auto_generated.data_a[22]
data_a[23] => altsyncram_ddd2:auto_generated.data_a[23]
data_a[24] => altsyncram_ddd2:auto_generated.data_a[24]
data_a[25] => altsyncram_ddd2:auto_generated.data_a[25]
data_a[26] => altsyncram_ddd2:auto_generated.data_a[26]
data_a[27] => altsyncram_ddd2:auto_generated.data_a[27]
data_a[28] => altsyncram_ddd2:auto_generated.data_a[28]
data_a[29] => altsyncram_ddd2:auto_generated.data_a[29]
data_a[30] => altsyncram_ddd2:auto_generated.data_a[30]
data_a[31] => altsyncram_ddd2:auto_generated.data_a[31]
data_b[0] => altsyncram_ddd2:auto_generated.data_b[0]
data_b[1] => altsyncram_ddd2:auto_generated.data_b[1]
data_b[2] => altsyncram_ddd2:auto_generated.data_b[2]
data_b[3] => altsyncram_ddd2:auto_generated.data_b[3]
data_b[4] => altsyncram_ddd2:auto_generated.data_b[4]
data_b[5] => altsyncram_ddd2:auto_generated.data_b[5]
data_b[6] => altsyncram_ddd2:auto_generated.data_b[6]
data_b[7] => altsyncram_ddd2:auto_generated.data_b[7]
data_b[8] => altsyncram_ddd2:auto_generated.data_b[8]
data_b[9] => altsyncram_ddd2:auto_generated.data_b[9]
data_b[10] => altsyncram_ddd2:auto_generated.data_b[10]
data_b[11] => altsyncram_ddd2:auto_generated.data_b[11]
data_b[12] => altsyncram_ddd2:auto_generated.data_b[12]
data_b[13] => altsyncram_ddd2:auto_generated.data_b[13]
data_b[14] => altsyncram_ddd2:auto_generated.data_b[14]
data_b[15] => altsyncram_ddd2:auto_generated.data_b[15]
data_b[16] => altsyncram_ddd2:auto_generated.data_b[16]
data_b[17] => altsyncram_ddd2:auto_generated.data_b[17]
data_b[18] => altsyncram_ddd2:auto_generated.data_b[18]
data_b[19] => altsyncram_ddd2:auto_generated.data_b[19]
data_b[20] => altsyncram_ddd2:auto_generated.data_b[20]
data_b[21] => altsyncram_ddd2:auto_generated.data_b[21]
data_b[22] => altsyncram_ddd2:auto_generated.data_b[22]
data_b[23] => altsyncram_ddd2:auto_generated.data_b[23]
data_b[24] => altsyncram_ddd2:auto_generated.data_b[24]
data_b[25] => altsyncram_ddd2:auto_generated.data_b[25]
data_b[26] => altsyncram_ddd2:auto_generated.data_b[26]
data_b[27] => altsyncram_ddd2:auto_generated.data_b[27]
data_b[28] => altsyncram_ddd2:auto_generated.data_b[28]
data_b[29] => altsyncram_ddd2:auto_generated.data_b[29]
data_b[30] => altsyncram_ddd2:auto_generated.data_b[30]
data_b[31] => altsyncram_ddd2:auto_generated.data_b[31]
address_a[0] => altsyncram_ddd2:auto_generated.address_a[0]
address_a[1] => altsyncram_ddd2:auto_generated.address_a[1]
address_a[2] => altsyncram_ddd2:auto_generated.address_a[2]
address_a[3] => altsyncram_ddd2:auto_generated.address_a[3]
address_a[4] => altsyncram_ddd2:auto_generated.address_a[4]
address_a[5] => altsyncram_ddd2:auto_generated.address_a[5]
address_a[6] => altsyncram_ddd2:auto_generated.address_a[6]
address_a[7] => altsyncram_ddd2:auto_generated.address_a[7]
address_a[8] => altsyncram_ddd2:auto_generated.address_a[8]
address_b[0] => altsyncram_ddd2:auto_generated.address_b[0]
address_b[1] => altsyncram_ddd2:auto_generated.address_b[1]
address_b[2] => altsyncram_ddd2:auto_generated.address_b[2]
address_b[3] => altsyncram_ddd2:auto_generated.address_b[3]
address_b[4] => altsyncram_ddd2:auto_generated.address_b[4]
address_b[5] => altsyncram_ddd2:auto_generated.address_b[5]
address_b[6] => altsyncram_ddd2:auto_generated.address_b[6]
address_b[7] => altsyncram_ddd2:auto_generated.address_b[7]
address_b[8] => altsyncram_ddd2:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ddd2:auto_generated.clock0
clock1 => altsyncram_ddd2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ddd2:auto_generated.q_a[0]
q_a[1] <= altsyncram_ddd2:auto_generated.q_a[1]
q_a[2] <= altsyncram_ddd2:auto_generated.q_a[2]
q_a[3] <= altsyncram_ddd2:auto_generated.q_a[3]
q_a[4] <= altsyncram_ddd2:auto_generated.q_a[4]
q_a[5] <= altsyncram_ddd2:auto_generated.q_a[5]
q_a[6] <= altsyncram_ddd2:auto_generated.q_a[6]
q_a[7] <= altsyncram_ddd2:auto_generated.q_a[7]
q_a[8] <= altsyncram_ddd2:auto_generated.q_a[8]
q_a[9] <= altsyncram_ddd2:auto_generated.q_a[9]
q_a[10] <= altsyncram_ddd2:auto_generated.q_a[10]
q_a[11] <= altsyncram_ddd2:auto_generated.q_a[11]
q_a[12] <= altsyncram_ddd2:auto_generated.q_a[12]
q_a[13] <= altsyncram_ddd2:auto_generated.q_a[13]
q_a[14] <= altsyncram_ddd2:auto_generated.q_a[14]
q_a[15] <= altsyncram_ddd2:auto_generated.q_a[15]
q_a[16] <= altsyncram_ddd2:auto_generated.q_a[16]
q_a[17] <= altsyncram_ddd2:auto_generated.q_a[17]
q_a[18] <= altsyncram_ddd2:auto_generated.q_a[18]
q_a[19] <= altsyncram_ddd2:auto_generated.q_a[19]
q_a[20] <= altsyncram_ddd2:auto_generated.q_a[20]
q_a[21] <= altsyncram_ddd2:auto_generated.q_a[21]
q_a[22] <= altsyncram_ddd2:auto_generated.q_a[22]
q_a[23] <= altsyncram_ddd2:auto_generated.q_a[23]
q_a[24] <= altsyncram_ddd2:auto_generated.q_a[24]
q_a[25] <= altsyncram_ddd2:auto_generated.q_a[25]
q_a[26] <= altsyncram_ddd2:auto_generated.q_a[26]
q_a[27] <= altsyncram_ddd2:auto_generated.q_a[27]
q_a[28] <= altsyncram_ddd2:auto_generated.q_a[28]
q_a[29] <= altsyncram_ddd2:auto_generated.q_a[29]
q_a[30] <= altsyncram_ddd2:auto_generated.q_a[30]
q_a[31] <= altsyncram_ddd2:auto_generated.q_a[31]
q_b[0] <= altsyncram_ddd2:auto_generated.q_b[0]
q_b[1] <= altsyncram_ddd2:auto_generated.q_b[1]
q_b[2] <= altsyncram_ddd2:auto_generated.q_b[2]
q_b[3] <= altsyncram_ddd2:auto_generated.q_b[3]
q_b[4] <= altsyncram_ddd2:auto_generated.q_b[4]
q_b[5] <= altsyncram_ddd2:auto_generated.q_b[5]
q_b[6] <= altsyncram_ddd2:auto_generated.q_b[6]
q_b[7] <= altsyncram_ddd2:auto_generated.q_b[7]
q_b[8] <= altsyncram_ddd2:auto_generated.q_b[8]
q_b[9] <= altsyncram_ddd2:auto_generated.q_b[9]
q_b[10] <= altsyncram_ddd2:auto_generated.q_b[10]
q_b[11] <= altsyncram_ddd2:auto_generated.q_b[11]
q_b[12] <= altsyncram_ddd2:auto_generated.q_b[12]
q_b[13] <= altsyncram_ddd2:auto_generated.q_b[13]
q_b[14] <= altsyncram_ddd2:auto_generated.q_b[14]
q_b[15] <= altsyncram_ddd2:auto_generated.q_b[15]
q_b[16] <= altsyncram_ddd2:auto_generated.q_b[16]
q_b[17] <= altsyncram_ddd2:auto_generated.q_b[17]
q_b[18] <= altsyncram_ddd2:auto_generated.q_b[18]
q_b[19] <= altsyncram_ddd2:auto_generated.q_b[19]
q_b[20] <= altsyncram_ddd2:auto_generated.q_b[20]
q_b[21] <= altsyncram_ddd2:auto_generated.q_b[21]
q_b[22] <= altsyncram_ddd2:auto_generated.q_b[22]
q_b[23] <= altsyncram_ddd2:auto_generated.q_b[23]
q_b[24] <= altsyncram_ddd2:auto_generated.q_b[24]
q_b[25] <= altsyncram_ddd2:auto_generated.q_b[25]
q_b[26] <= altsyncram_ddd2:auto_generated.q_b[26]
q_b[27] <= altsyncram_ddd2:auto_generated.q_b[27]
q_b[28] <= altsyncram_ddd2:auto_generated.q_b[28]
q_b[29] <= altsyncram_ddd2:auto_generated.q_b[29]
q_b[30] <= altsyncram_ddd2:auto_generated.q_b[30]
q_b[31] <= altsyncram_ddd2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|calc_distance_top|grid_ram:grid_ramEx01|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|calc_distance_top|grid_ram:grid_ramEx02
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
rden_a => rden_a.IN1
rden_b => rden_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|calc_distance_top|grid_ram:grid_ramEx02|altsyncram:altsyncram_component
wren_a => altsyncram_ddd2:auto_generated.wren_a
rden_a => altsyncram_ddd2:auto_generated.rden_a
wren_b => altsyncram_ddd2:auto_generated.wren_b
rden_b => altsyncram_ddd2:auto_generated.rden_b
data_a[0] => altsyncram_ddd2:auto_generated.data_a[0]
data_a[1] => altsyncram_ddd2:auto_generated.data_a[1]
data_a[2] => altsyncram_ddd2:auto_generated.data_a[2]
data_a[3] => altsyncram_ddd2:auto_generated.data_a[3]
data_a[4] => altsyncram_ddd2:auto_generated.data_a[4]
data_a[5] => altsyncram_ddd2:auto_generated.data_a[5]
data_a[6] => altsyncram_ddd2:auto_generated.data_a[6]
data_a[7] => altsyncram_ddd2:auto_generated.data_a[7]
data_a[8] => altsyncram_ddd2:auto_generated.data_a[8]
data_a[9] => altsyncram_ddd2:auto_generated.data_a[9]
data_a[10] => altsyncram_ddd2:auto_generated.data_a[10]
data_a[11] => altsyncram_ddd2:auto_generated.data_a[11]
data_a[12] => altsyncram_ddd2:auto_generated.data_a[12]
data_a[13] => altsyncram_ddd2:auto_generated.data_a[13]
data_a[14] => altsyncram_ddd2:auto_generated.data_a[14]
data_a[15] => altsyncram_ddd2:auto_generated.data_a[15]
data_a[16] => altsyncram_ddd2:auto_generated.data_a[16]
data_a[17] => altsyncram_ddd2:auto_generated.data_a[17]
data_a[18] => altsyncram_ddd2:auto_generated.data_a[18]
data_a[19] => altsyncram_ddd2:auto_generated.data_a[19]
data_a[20] => altsyncram_ddd2:auto_generated.data_a[20]
data_a[21] => altsyncram_ddd2:auto_generated.data_a[21]
data_a[22] => altsyncram_ddd2:auto_generated.data_a[22]
data_a[23] => altsyncram_ddd2:auto_generated.data_a[23]
data_a[24] => altsyncram_ddd2:auto_generated.data_a[24]
data_a[25] => altsyncram_ddd2:auto_generated.data_a[25]
data_a[26] => altsyncram_ddd2:auto_generated.data_a[26]
data_a[27] => altsyncram_ddd2:auto_generated.data_a[27]
data_a[28] => altsyncram_ddd2:auto_generated.data_a[28]
data_a[29] => altsyncram_ddd2:auto_generated.data_a[29]
data_a[30] => altsyncram_ddd2:auto_generated.data_a[30]
data_a[31] => altsyncram_ddd2:auto_generated.data_a[31]
data_b[0] => altsyncram_ddd2:auto_generated.data_b[0]
data_b[1] => altsyncram_ddd2:auto_generated.data_b[1]
data_b[2] => altsyncram_ddd2:auto_generated.data_b[2]
data_b[3] => altsyncram_ddd2:auto_generated.data_b[3]
data_b[4] => altsyncram_ddd2:auto_generated.data_b[4]
data_b[5] => altsyncram_ddd2:auto_generated.data_b[5]
data_b[6] => altsyncram_ddd2:auto_generated.data_b[6]
data_b[7] => altsyncram_ddd2:auto_generated.data_b[7]
data_b[8] => altsyncram_ddd2:auto_generated.data_b[8]
data_b[9] => altsyncram_ddd2:auto_generated.data_b[9]
data_b[10] => altsyncram_ddd2:auto_generated.data_b[10]
data_b[11] => altsyncram_ddd2:auto_generated.data_b[11]
data_b[12] => altsyncram_ddd2:auto_generated.data_b[12]
data_b[13] => altsyncram_ddd2:auto_generated.data_b[13]
data_b[14] => altsyncram_ddd2:auto_generated.data_b[14]
data_b[15] => altsyncram_ddd2:auto_generated.data_b[15]
data_b[16] => altsyncram_ddd2:auto_generated.data_b[16]
data_b[17] => altsyncram_ddd2:auto_generated.data_b[17]
data_b[18] => altsyncram_ddd2:auto_generated.data_b[18]
data_b[19] => altsyncram_ddd2:auto_generated.data_b[19]
data_b[20] => altsyncram_ddd2:auto_generated.data_b[20]
data_b[21] => altsyncram_ddd2:auto_generated.data_b[21]
data_b[22] => altsyncram_ddd2:auto_generated.data_b[22]
data_b[23] => altsyncram_ddd2:auto_generated.data_b[23]
data_b[24] => altsyncram_ddd2:auto_generated.data_b[24]
data_b[25] => altsyncram_ddd2:auto_generated.data_b[25]
data_b[26] => altsyncram_ddd2:auto_generated.data_b[26]
data_b[27] => altsyncram_ddd2:auto_generated.data_b[27]
data_b[28] => altsyncram_ddd2:auto_generated.data_b[28]
data_b[29] => altsyncram_ddd2:auto_generated.data_b[29]
data_b[30] => altsyncram_ddd2:auto_generated.data_b[30]
data_b[31] => altsyncram_ddd2:auto_generated.data_b[31]
address_a[0] => altsyncram_ddd2:auto_generated.address_a[0]
address_a[1] => altsyncram_ddd2:auto_generated.address_a[1]
address_a[2] => altsyncram_ddd2:auto_generated.address_a[2]
address_a[3] => altsyncram_ddd2:auto_generated.address_a[3]
address_a[4] => altsyncram_ddd2:auto_generated.address_a[4]
address_a[5] => altsyncram_ddd2:auto_generated.address_a[5]
address_a[6] => altsyncram_ddd2:auto_generated.address_a[6]
address_a[7] => altsyncram_ddd2:auto_generated.address_a[7]
address_a[8] => altsyncram_ddd2:auto_generated.address_a[8]
address_b[0] => altsyncram_ddd2:auto_generated.address_b[0]
address_b[1] => altsyncram_ddd2:auto_generated.address_b[1]
address_b[2] => altsyncram_ddd2:auto_generated.address_b[2]
address_b[3] => altsyncram_ddd2:auto_generated.address_b[3]
address_b[4] => altsyncram_ddd2:auto_generated.address_b[4]
address_b[5] => altsyncram_ddd2:auto_generated.address_b[5]
address_b[6] => altsyncram_ddd2:auto_generated.address_b[6]
address_b[7] => altsyncram_ddd2:auto_generated.address_b[7]
address_b[8] => altsyncram_ddd2:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ddd2:auto_generated.clock0
clock1 => altsyncram_ddd2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ddd2:auto_generated.q_a[0]
q_a[1] <= altsyncram_ddd2:auto_generated.q_a[1]
q_a[2] <= altsyncram_ddd2:auto_generated.q_a[2]
q_a[3] <= altsyncram_ddd2:auto_generated.q_a[3]
q_a[4] <= altsyncram_ddd2:auto_generated.q_a[4]
q_a[5] <= altsyncram_ddd2:auto_generated.q_a[5]
q_a[6] <= altsyncram_ddd2:auto_generated.q_a[6]
q_a[7] <= altsyncram_ddd2:auto_generated.q_a[7]
q_a[8] <= altsyncram_ddd2:auto_generated.q_a[8]
q_a[9] <= altsyncram_ddd2:auto_generated.q_a[9]
q_a[10] <= altsyncram_ddd2:auto_generated.q_a[10]
q_a[11] <= altsyncram_ddd2:auto_generated.q_a[11]
q_a[12] <= altsyncram_ddd2:auto_generated.q_a[12]
q_a[13] <= altsyncram_ddd2:auto_generated.q_a[13]
q_a[14] <= altsyncram_ddd2:auto_generated.q_a[14]
q_a[15] <= altsyncram_ddd2:auto_generated.q_a[15]
q_a[16] <= altsyncram_ddd2:auto_generated.q_a[16]
q_a[17] <= altsyncram_ddd2:auto_generated.q_a[17]
q_a[18] <= altsyncram_ddd2:auto_generated.q_a[18]
q_a[19] <= altsyncram_ddd2:auto_generated.q_a[19]
q_a[20] <= altsyncram_ddd2:auto_generated.q_a[20]
q_a[21] <= altsyncram_ddd2:auto_generated.q_a[21]
q_a[22] <= altsyncram_ddd2:auto_generated.q_a[22]
q_a[23] <= altsyncram_ddd2:auto_generated.q_a[23]
q_a[24] <= altsyncram_ddd2:auto_generated.q_a[24]
q_a[25] <= altsyncram_ddd2:auto_generated.q_a[25]
q_a[26] <= altsyncram_ddd2:auto_generated.q_a[26]
q_a[27] <= altsyncram_ddd2:auto_generated.q_a[27]
q_a[28] <= altsyncram_ddd2:auto_generated.q_a[28]
q_a[29] <= altsyncram_ddd2:auto_generated.q_a[29]
q_a[30] <= altsyncram_ddd2:auto_generated.q_a[30]
q_a[31] <= altsyncram_ddd2:auto_generated.q_a[31]
q_b[0] <= altsyncram_ddd2:auto_generated.q_b[0]
q_b[1] <= altsyncram_ddd2:auto_generated.q_b[1]
q_b[2] <= altsyncram_ddd2:auto_generated.q_b[2]
q_b[3] <= altsyncram_ddd2:auto_generated.q_b[3]
q_b[4] <= altsyncram_ddd2:auto_generated.q_b[4]
q_b[5] <= altsyncram_ddd2:auto_generated.q_b[5]
q_b[6] <= altsyncram_ddd2:auto_generated.q_b[6]
q_b[7] <= altsyncram_ddd2:auto_generated.q_b[7]
q_b[8] <= altsyncram_ddd2:auto_generated.q_b[8]
q_b[9] <= altsyncram_ddd2:auto_generated.q_b[9]
q_b[10] <= altsyncram_ddd2:auto_generated.q_b[10]
q_b[11] <= altsyncram_ddd2:auto_generated.q_b[11]
q_b[12] <= altsyncram_ddd2:auto_generated.q_b[12]
q_b[13] <= altsyncram_ddd2:auto_generated.q_b[13]
q_b[14] <= altsyncram_ddd2:auto_generated.q_b[14]
q_b[15] <= altsyncram_ddd2:auto_generated.q_b[15]
q_b[16] <= altsyncram_ddd2:auto_generated.q_b[16]
q_b[17] <= altsyncram_ddd2:auto_generated.q_b[17]
q_b[18] <= altsyncram_ddd2:auto_generated.q_b[18]
q_b[19] <= altsyncram_ddd2:auto_generated.q_b[19]
q_b[20] <= altsyncram_ddd2:auto_generated.q_b[20]
q_b[21] <= altsyncram_ddd2:auto_generated.q_b[21]
q_b[22] <= altsyncram_ddd2:auto_generated.q_b[22]
q_b[23] <= altsyncram_ddd2:auto_generated.q_b[23]
q_b[24] <= altsyncram_ddd2:auto_generated.q_b[24]
q_b[25] <= altsyncram_ddd2:auto_generated.q_b[25]
q_b[26] <= altsyncram_ddd2:auto_generated.q_b[26]
q_b[27] <= altsyncram_ddd2:auto_generated.q_b[27]
q_b[28] <= altsyncram_ddd2:auto_generated.q_b[28]
q_b[29] <= altsyncram_ddd2:auto_generated.q_b[29]
q_b[30] <= altsyncram_ddd2:auto_generated.q_b[30]
q_b[31] <= altsyncram_ddd2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|calc_distance_top|grid_ram:grid_ramEx02|altsyncram:altsyncram_component|altsyncram_ddd2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|calc_distance_top|grid_statistical:grid_statisticalEx01
clk => clk.IN1
rst_n => after_info[0].ACLR
rst_n => after_info[1].ACLR
rst_n => after_info[2].ACLR
rst_n => after_info[3].ACLR
rst_n => after_info[4].ACLR
rst_n => after_info[5].ACLR
rst_n => after_info[6].ACLR
rst_n => after_info[7].ACLR
rst_n => after_info[8].ACLR
rst_n => after_info[9].ACLR
rst_n => after_info[10].ACLR
rst_n => after_info[11].ACLR
rst_n => after_info[12].ACLR
rst_n => after_info[13].ACLR
rst_n => after_info[14].ACLR
rst_n => after_info[15].ACLR
rst_n => after_info[16].ACLR
rst_n => after_info[17].ACLR
rst_n => after_info[18].ACLR
rst_n => after_info[19].ACLR
rst_n => after_info[20].ACLR
rst_n => after_info[21].ACLR
rst_n => after_info[22].ACLR
rst_n => after_info[23].ACLR
rst_n => after_info[24].ACLR
rst_n => after_info[25].ACLR
rst_n => after_info[26].ACLR
rst_n => after_info[27].ACLR
rst_n => after_info[28].ACLR
rst_n => after_info[29].ACLR
rst_n => after_info[30].ACLR
rst_n => after_info[31].ACLR
rst_n => middle_info[0].ACLR
rst_n => middle_info[1].ACLR
rst_n => middle_info[2].ACLR
rst_n => middle_info[3].ACLR
rst_n => middle_info[4].ACLR
rst_n => middle_info[5].ACLR
rst_n => middle_info[6].ACLR
rst_n => middle_info[7].ACLR
rst_n => middle_info[8].ACLR
rst_n => middle_info[9].ACLR
rst_n => middle_info[10].ACLR
rst_n => middle_info[11].ACLR
rst_n => middle_info[12].ACLR
rst_n => middle_info[13].ACLR
rst_n => middle_info[14].ACLR
rst_n => middle_info[15].ACLR
rst_n => middle_info[16].ACLR
rst_n => middle_info[17].ACLR
rst_n => middle_info[18].ACLR
rst_n => middle_info[19].ACLR
rst_n => middle_info[20].ACLR
rst_n => middle_info[21].ACLR
rst_n => middle_info[22].ACLR
rst_n => middle_info[23].ACLR
rst_n => middle_info[24].ACLR
rst_n => middle_info[25].ACLR
rst_n => middle_info[26].ACLR
rst_n => middle_info[27].ACLR
rst_n => middle_info[28].ACLR
rst_n => middle_info[29].ACLR
rst_n => middle_info[30].ACLR
rst_n => middle_info[31].ACLR
rst_n => before_info[0].ACLR
rst_n => before_info[1].ACLR
rst_n => before_info[2].ACLR
rst_n => before_info[3].ACLR
rst_n => before_info[4].ACLR
rst_n => before_info[5].ACLR
rst_n => before_info[6].ACLR
rst_n => before_info[7].ACLR
rst_n => before_info[8].ACLR
rst_n => before_info[9].ACLR
rst_n => before_info[10].ACLR
rst_n => before_info[11].ACLR
rst_n => before_info[12].ACLR
rst_n => before_info[13].ACLR
rst_n => before_info[14].ACLR
rst_n => before_info[15].ACLR
rst_n => before_info[16].ACLR
rst_n => before_info[17].ACLR
rst_n => before_info[18].ACLR
rst_n => before_info[19].ACLR
rst_n => before_info[20].ACLR
rst_n => before_info[21].ACLR
rst_n => before_info[22].ACLR
rst_n => before_info[23].ACLR
rst_n => before_info[24].ACLR
rst_n => before_info[25].ACLR
rst_n => before_info[26].ACLR
rst_n => before_info[27].ACLR
rst_n => before_info[28].ACLR
rst_n => before_info[29].ACLR
rst_n => before_info[30].ACLR
rst_n => before_info[31].ACLR
rst_n => tannis1_right_addr[0]~reg0.ACLR
rst_n => tannis1_right_addr[1]~reg0.ACLR
rst_n => tannis1_right_addr[2]~reg0.ACLR
rst_n => tannis1_right_addr[3]~reg0.ACLR
rst_n => tannis1_right_addr[4]~reg0.ACLR
rst_n => tannis1_right_addr[5]~reg0.ACLR
rst_n => tannis1_right_addr[6]~reg0.ACLR
rst_n => tannis1_right_addr[7]~reg0.ACLR
rst_n => tannis1_right_addr[8]~reg0.ACLR
rst_n => tannis1_right_rden~reg0.ACLR
rst_n => tannis2_right_rden~reg0.ACLR
rst_n => tannis2_right_addr[0]~reg0.ACLR
rst_n => tannis2_right_addr[1]~reg0.ACLR
rst_n => tannis2_right_addr[2]~reg0.ACLR
rst_n => tannis2_right_addr[3]~reg0.ACLR
rst_n => tannis2_right_addr[4]~reg0.ACLR
rst_n => tannis2_right_addr[5]~reg0.ACLR
rst_n => tannis2_right_addr[6]~reg0.ACLR
rst_n => tannis2_right_addr[7]~reg0.ACLR
rst_n => tannis2_right_addr[8]~reg0.ACLR
rst_n => tannis_change_r[0].ACLR
rst_n => tannis_change_r[1].ACLR
rst_n => cs[0].PRESET
rst_n => cs[1].ACLR
rst_n => cs[2].ACLR
rst_n => cs[3].ACLR
rst_n => cs[4].ACLR
rst_n => cs[5].ACLR
rst_n => cs[6].ACLR
rst_n => cs[7].ACLR
rst_n => cs[8].ACLR
rst_n => state_cnt_n[15].OUTPUTSELECT
rst_n => state_cnt_n[14].OUTPUTSELECT
rst_n => state_cnt_n[13].OUTPUTSELECT
rst_n => state_cnt_n[12].OUTPUTSELECT
rst_n => state_cnt_n[11].OUTPUTSELECT
rst_n => state_cnt_n[10].OUTPUTSELECT
rst_n => state_cnt_n[9].OUTPUTSELECT
rst_n => state_cnt_n[8].OUTPUTSELECT
rst_n => state_cnt_n[7].OUTPUTSELECT
rst_n => state_cnt_n[6].OUTPUTSELECT
rst_n => state_cnt_n[5].OUTPUTSELECT
rst_n => state_cnt_n[4].OUTPUTSELECT
rst_n => state_cnt_n[3].OUTPUTSELECT
rst_n => state_cnt_n[2].OUTPUTSELECT
rst_n => state_cnt_n[1].OUTPUTSELECT
rst_n => state_cnt_n[0].OUTPUTSELECT
rst_n => state_cnt[0].ACLR
rst_n => state_cnt[1].ACLR
rst_n => state_cnt[2].ACLR
rst_n => state_cnt[3].ACLR
rst_n => state_cnt[4].ACLR
rst_n => state_cnt[5].ACLR
rst_n => state_cnt[6].ACLR
rst_n => state_cnt[7].ACLR
rst_n => state_cnt[8].ACLR
rst_n => state_cnt[9].ACLR
rst_n => state_cnt[10].ACLR
rst_n => state_cnt[11].ACLR
rst_n => state_cnt[12].ACLR
rst_n => state_cnt[13].ACLR
rst_n => state_cnt[14].ACLR
rst_n => state_cnt[15].ACLR
rst_n => ram_data_cnt[0].ACLR
rst_n => ram_data_cnt[1].ACLR
rst_n => ram_data_cnt[2].ACLR
rst_n => ram_data_cnt[3].ACLR
rst_n => ram_data_cnt[4].ACLR
rst_n => ram_data_cnt[5].ACLR
rst_n => ram_data_cnt[6].ACLR
rst_n => ram_data_cnt[7].ACLR
rst_n => max_range_point_pos[0].ACLR
rst_n => max_range_point_pos[1].ACLR
rst_n => max_range_point_pos[2].ACLR
rst_n => max_range_point_pos[3].ACLR
rst_n => max_range_point_pos[4].ACLR
rst_n => max_range_point_pos[5].ACLR
rst_n => max_range_point_pos[6].ACLR
rst_n => max_range_point_pos[7].ACLR
rst_n => cur_range_point_number[0].ACLR
rst_n => cur_range_point_number[1].ACLR
rst_n => cur_range_point_number[2].ACLR
rst_n => cur_range_point_number[3].ACLR
rst_n => cur_range_point_number[4].ACLR
rst_n => cur_range_point_number[5].ACLR
rst_n => cur_range_point_number[6].ACLR
rst_n => cur_range_point_number[7].ACLR
rst_n => numer[0].ACLR
rst_n => numer[1].ACLR
rst_n => numer[2].ACLR
rst_n => numer[3].ACLR
rst_n => numer[4].ACLR
rst_n => numer[5].ACLR
rst_n => numer[6].ACLR
rst_n => numer[7].ACLR
rst_n => numer[8].ACLR
rst_n => numer[9].ACLR
rst_n => numer[10].ACLR
rst_n => numer[11].ACLR
rst_n => numer[12].ACLR
rst_n => numer[13].ACLR
rst_n => numer[14].ACLR
rst_n => numer[15].ACLR
rst_n => numer[16].ACLR
rst_n => numer[17].ACLR
rst_n => numer[18].ACLR
rst_n => numer[19].ACLR
rst_n => numer[20].ACLR
rst_n => numer[21].ACLR
rst_n => numer[22].ACLR
rst_n => numer[23].ACLR
rst_n => denom[0].ACLR
rst_n => denom[1].ACLR
rst_n => denom[2].ACLR
rst_n => denom[3].ACLR
rst_n => denom[4].ACLR
rst_n => denom[5].ACLR
rst_n => denom[6].ACLR
rst_n => denom[7].ACLR
rst_n => denom[8].ACLR
zero_flag => Selector5.IN6
zero_flag => Selector6.IN2
tannis_change => distance_data[31].OUTPUTSELECT
tannis_change => distance_data[30].OUTPUTSELECT
tannis_change => distance_data[29].OUTPUTSELECT
tannis_change => distance_data[28].OUTPUTSELECT
tannis_change => distance_data[27].OUTPUTSELECT
tannis_change => distance_data[26].OUTPUTSELECT
tannis_change => distance_data[25].OUTPUTSELECT
tannis_change => distance_data[24].OUTPUTSELECT
tannis_change => distance_data[23].OUTPUTSELECT
tannis_change => distance_data[22].OUTPUTSELECT
tannis_change => distance_data[21].OUTPUTSELECT
tannis_change => distance_data[20].OUTPUTSELECT
tannis_change => distance_data[19].OUTPUTSELECT
tannis_change => distance_data[18].OUTPUTSELECT
tannis_change => distance_data[17].OUTPUTSELECT
tannis_change => distance_data[16].OUTPUTSELECT
tannis_change => distance_data[15].OUTPUTSELECT
tannis_change => distance_data[14].OUTPUTSELECT
tannis_change => distance_data[13].OUTPUTSELECT
tannis_change => distance_data[12].OUTPUTSELECT
tannis_change => distance_data[11].OUTPUTSELECT
tannis_change => distance_data[10].OUTPUTSELECT
tannis_change => distance_data[9].OUTPUTSELECT
tannis_change => distance_data[8].OUTPUTSELECT
tannis_change => distance_data[7].OUTPUTSELECT
tannis_change => distance_data[6].OUTPUTSELECT
tannis_change => distance_data[5].OUTPUTSELECT
tannis_change => distance_data[4].OUTPUTSELECT
tannis_change => distance_data[3].OUTPUTSELECT
tannis_change => distance_data[2].OUTPUTSELECT
tannis_change => distance_data[1].OUTPUTSELECT
tannis_change => distance_data[0].OUTPUTSELECT
tannis_change => tannis1_right_rden.OUTPUTSELECT
tannis_change => tannis1_right_addr.OUTPUTSELECT
tannis_change => tannis1_right_addr.OUTPUTSELECT
tannis_change => tannis1_right_addr.OUTPUTSELECT
tannis_change => tannis1_right_addr.OUTPUTSELECT
tannis_change => tannis1_right_addr.OUTPUTSELECT
tannis_change => tannis1_right_addr.OUTPUTSELECT
tannis_change => tannis1_right_addr.OUTPUTSELECT
tannis_change => tannis1_right_addr.OUTPUTSELECT
tannis_change => tannis1_right_addr.OUTPUTSELECT
tannis_change => tannis_change_r[0].DATAIN
tannis_change => tannis2_right_rden.OUTPUTSELECT
tannis_change => tannis2_right_addr.OUTPUTSELECT
tannis_change => tannis2_right_addr.OUTPUTSELECT
tannis_change => tannis2_right_addr.OUTPUTSELECT
tannis_change => tannis2_right_addr.OUTPUTSELECT
tannis_change => tannis2_right_addr.OUTPUTSELECT
tannis_change => tannis2_right_addr.OUTPUTSELECT
tannis_change => tannis2_right_addr.OUTPUTSELECT
tannis_change => tannis2_right_addr.OUTPUTSELECT
tannis_change => tannis2_right_addr.OUTPUTSELECT
tannis1_right_rden <= tannis1_right_rden~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_right_addr[0] <= tannis1_right_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_right_addr[1] <= tannis1_right_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_right_addr[2] <= tannis1_right_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_right_addr[3] <= tannis1_right_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_right_addr[4] <= tannis1_right_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_right_addr[5] <= tannis1_right_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_right_addr[6] <= tannis1_right_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_right_addr[7] <= tannis1_right_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_right_addr[8] <= tannis1_right_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis1_right_rddata[0] => distance_data[0].DATAB
tannis1_right_rddata[1] => distance_data[1].DATAB
tannis1_right_rddata[2] => distance_data[2].DATAB
tannis1_right_rddata[3] => distance_data[3].DATAB
tannis1_right_rddata[4] => distance_data[4].DATAB
tannis1_right_rddata[5] => distance_data[5].DATAB
tannis1_right_rddata[6] => distance_data[6].DATAB
tannis1_right_rddata[7] => distance_data[7].DATAB
tannis1_right_rddata[8] => distance_data[8].DATAB
tannis1_right_rddata[9] => distance_data[9].DATAB
tannis1_right_rddata[10] => distance_data[10].DATAB
tannis1_right_rddata[11] => distance_data[11].DATAB
tannis1_right_rddata[12] => distance_data[12].DATAB
tannis1_right_rddata[13] => distance_data[13].DATAB
tannis1_right_rddata[14] => distance_data[14].DATAB
tannis1_right_rddata[15] => distance_data[15].DATAB
tannis1_right_rddata[16] => distance_data[16].DATAB
tannis1_right_rddata[17] => distance_data[17].DATAB
tannis1_right_rddata[18] => distance_data[18].DATAB
tannis1_right_rddata[19] => distance_data[19].DATAB
tannis1_right_rddata[20] => distance_data[20].DATAB
tannis1_right_rddata[21] => distance_data[21].DATAB
tannis1_right_rddata[22] => distance_data[22].DATAB
tannis1_right_rddata[23] => distance_data[23].DATAB
tannis1_right_rddata[24] => distance_data[24].DATAB
tannis1_right_rddata[25] => distance_data[25].DATAB
tannis1_right_rddata[26] => distance_data[26].DATAB
tannis1_right_rddata[27] => distance_data[27].DATAB
tannis1_right_rddata[28] => distance_data[28].DATAB
tannis1_right_rddata[29] => distance_data[29].DATAB
tannis1_right_rddata[30] => distance_data[30].DATAB
tannis1_right_rddata[31] => distance_data[31].DATAB
tannis2_right_rden <= tannis2_right_rden~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_right_addr[0] <= tannis2_right_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_right_addr[1] <= tannis2_right_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_right_addr[2] <= tannis2_right_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_right_addr[3] <= tannis2_right_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_right_addr[4] <= tannis2_right_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_right_addr[5] <= tannis2_right_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_right_addr[6] <= tannis2_right_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_right_addr[7] <= tannis2_right_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_right_addr[8] <= tannis2_right_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tannis2_right_rddata[0] => distance_data[0].DATAA
tannis2_right_rddata[1] => distance_data[1].DATAA
tannis2_right_rddata[2] => distance_data[2].DATAA
tannis2_right_rddata[3] => distance_data[3].DATAA
tannis2_right_rddata[4] => distance_data[4].DATAA
tannis2_right_rddata[5] => distance_data[5].DATAA
tannis2_right_rddata[6] => distance_data[6].DATAA
tannis2_right_rddata[7] => distance_data[7].DATAA
tannis2_right_rddata[8] => distance_data[8].DATAA
tannis2_right_rddata[9] => distance_data[9].DATAA
tannis2_right_rddata[10] => distance_data[10].DATAA
tannis2_right_rddata[11] => distance_data[11].DATAA
tannis2_right_rddata[12] => distance_data[12].DATAA
tannis2_right_rddata[13] => distance_data[13].DATAA
tannis2_right_rddata[14] => distance_data[14].DATAA
tannis2_right_rddata[15] => distance_data[15].DATAA
tannis2_right_rddata[16] => distance_data[16].DATAA
tannis2_right_rddata[17] => distance_data[17].DATAA
tannis2_right_rddata[18] => distance_data[18].DATAA
tannis2_right_rddata[19] => distance_data[19].DATAA
tannis2_right_rddata[20] => distance_data[20].DATAA
tannis2_right_rddata[21] => distance_data[21].DATAA
tannis2_right_rddata[22] => distance_data[22].DATAA
tannis2_right_rddata[23] => distance_data[23].DATAA
tannis2_right_rddata[24] => distance_data[24].DATAA
tannis2_right_rddata[25] => distance_data[25].DATAA
tannis2_right_rddata[26] => distance_data[26].DATAA
tannis2_right_rddata[27] => distance_data[27].DATAA
tannis2_right_rddata[28] => distance_data[28].DATAA
tannis2_right_rddata[29] => distance_data[29].DATAA
tannis2_right_rddata[30] => distance_data[30].DATAA
tannis2_right_rddata[31] => distance_data[31].DATAA
target_valid <= target_valid.DB_MAX_OUTPUT_PORT_TYPE
target_pos[0] <= mod10:mod10Ex01.quotient
target_pos[1] <= mod10:mod10Ex01.quotient
target_pos[2] <= mod10:mod10Ex01.quotient
target_pos[3] <= mod10:mod10Ex01.quotient
target_pos[4] <= mod10:mod10Ex01.quotient
target_pos[5] <= mod10:mod10Ex01.quotient
target_pos[6] <= mod10:mod10Ex01.quotient
target_pos[7] <= mod10:mod10Ex01.quotient
target_pos[8] <= mod10:mod10Ex01.quotient
target_pos[9] <= mod10:mod10Ex01.quotient
target_pos[10] <= mod10:mod10Ex01.quotient
target_pos[11] <= mod10:mod10Ex01.quotient
target_pos[12] <= mod10:mod10Ex01.quotient
target_pos[13] <= mod10:mod10Ex01.quotient
target_pos[14] <= mod10:mod10Ex01.quotient
target_pos[15] <= mod10:mod10Ex01.quotient


|calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01
clock => clock.IN1
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
denom[7] => denom[7].IN1
denom[8] => denom[8].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
numer[10] => numer[10].IN1
numer[11] => numer[11].IN1
numer[12] => numer[12].IN1
numer[13] => numer[13].IN1
numer[14] => numer[14].IN1
numer[15] => numer[15].IN1
numer[16] => numer[16].IN1
numer[17] => numer[17].IN1
numer[18] => numer[18].IN1
numer[19] => numer[19].IN1
numer[20] => numer[20].IN1
numer[21] => numer[21].IN1
numer[22] => numer[22].IN1
numer[23] => numer[23].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[14] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[15] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[16] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[17] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[18] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[19] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[20] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[21] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[22] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[23] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain
remain[8] <= lpm_divide:LPM_DIVIDE_component.remain


|calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_lrt:auto_generated.numer[0]
numer[1] => lpm_divide_lrt:auto_generated.numer[1]
numer[2] => lpm_divide_lrt:auto_generated.numer[2]
numer[3] => lpm_divide_lrt:auto_generated.numer[3]
numer[4] => lpm_divide_lrt:auto_generated.numer[4]
numer[5] => lpm_divide_lrt:auto_generated.numer[5]
numer[6] => lpm_divide_lrt:auto_generated.numer[6]
numer[7] => lpm_divide_lrt:auto_generated.numer[7]
numer[8] => lpm_divide_lrt:auto_generated.numer[8]
numer[9] => lpm_divide_lrt:auto_generated.numer[9]
numer[10] => lpm_divide_lrt:auto_generated.numer[10]
numer[11] => lpm_divide_lrt:auto_generated.numer[11]
numer[12] => lpm_divide_lrt:auto_generated.numer[12]
numer[13] => lpm_divide_lrt:auto_generated.numer[13]
numer[14] => lpm_divide_lrt:auto_generated.numer[14]
numer[15] => lpm_divide_lrt:auto_generated.numer[15]
numer[16] => lpm_divide_lrt:auto_generated.numer[16]
numer[17] => lpm_divide_lrt:auto_generated.numer[17]
numer[18] => lpm_divide_lrt:auto_generated.numer[18]
numer[19] => lpm_divide_lrt:auto_generated.numer[19]
numer[20] => lpm_divide_lrt:auto_generated.numer[20]
numer[21] => lpm_divide_lrt:auto_generated.numer[21]
numer[22] => lpm_divide_lrt:auto_generated.numer[22]
numer[23] => lpm_divide_lrt:auto_generated.numer[23]
denom[0] => lpm_divide_lrt:auto_generated.denom[0]
denom[1] => lpm_divide_lrt:auto_generated.denom[1]
denom[2] => lpm_divide_lrt:auto_generated.denom[2]
denom[3] => lpm_divide_lrt:auto_generated.denom[3]
denom[4] => lpm_divide_lrt:auto_generated.denom[4]
denom[5] => lpm_divide_lrt:auto_generated.denom[5]
denom[6] => lpm_divide_lrt:auto_generated.denom[6]
denom[7] => lpm_divide_lrt:auto_generated.denom[7]
denom[8] => lpm_divide_lrt:auto_generated.denom[8]
clock => lpm_divide_lrt:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_lrt:auto_generated.quotient[0]
quotient[1] <= lpm_divide_lrt:auto_generated.quotient[1]
quotient[2] <= lpm_divide_lrt:auto_generated.quotient[2]
quotient[3] <= lpm_divide_lrt:auto_generated.quotient[3]
quotient[4] <= lpm_divide_lrt:auto_generated.quotient[4]
quotient[5] <= lpm_divide_lrt:auto_generated.quotient[5]
quotient[6] <= lpm_divide_lrt:auto_generated.quotient[6]
quotient[7] <= lpm_divide_lrt:auto_generated.quotient[7]
quotient[8] <= lpm_divide_lrt:auto_generated.quotient[8]
quotient[9] <= lpm_divide_lrt:auto_generated.quotient[9]
quotient[10] <= lpm_divide_lrt:auto_generated.quotient[10]
quotient[11] <= lpm_divide_lrt:auto_generated.quotient[11]
quotient[12] <= lpm_divide_lrt:auto_generated.quotient[12]
quotient[13] <= lpm_divide_lrt:auto_generated.quotient[13]
quotient[14] <= lpm_divide_lrt:auto_generated.quotient[14]
quotient[15] <= lpm_divide_lrt:auto_generated.quotient[15]
quotient[16] <= lpm_divide_lrt:auto_generated.quotient[16]
quotient[17] <= lpm_divide_lrt:auto_generated.quotient[17]
quotient[18] <= lpm_divide_lrt:auto_generated.quotient[18]
quotient[19] <= lpm_divide_lrt:auto_generated.quotient[19]
quotient[20] <= lpm_divide_lrt:auto_generated.quotient[20]
quotient[21] <= lpm_divide_lrt:auto_generated.quotient[21]
quotient[22] <= lpm_divide_lrt:auto_generated.quotient[22]
quotient[23] <= lpm_divide_lrt:auto_generated.quotient[23]
remain[0] <= lpm_divide_lrt:auto_generated.remain[0]
remain[1] <= lpm_divide_lrt:auto_generated.remain[1]
remain[2] <= lpm_divide_lrt:auto_generated.remain[2]
remain[3] <= lpm_divide_lrt:auto_generated.remain[3]
remain[4] <= lpm_divide_lrt:auto_generated.remain[4]
remain[5] <= lpm_divide_lrt:auto_generated.remain[5]
remain[6] <= lpm_divide_lrt:auto_generated.remain[6]
remain[7] <= lpm_divide_lrt:auto_generated.remain[7]
remain[8] <= lpm_divide_lrt:auto_generated.remain[8]


|calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => sign_div_unsign_j7i:divider.clock
denom[0] => sign_div_unsign_j7i:divider.denominator[0]
denom[1] => sign_div_unsign_j7i:divider.denominator[1]
denom[2] => sign_div_unsign_j7i:divider.denominator[2]
denom[3] => sign_div_unsign_j7i:divider.denominator[3]
denom[4] => sign_div_unsign_j7i:divider.denominator[4]
denom[5] => sign_div_unsign_j7i:divider.denominator[5]
denom[6] => sign_div_unsign_j7i:divider.denominator[6]
denom[7] => sign_div_unsign_j7i:divider.denominator[7]
denom[8] => sign_div_unsign_j7i:divider.denominator[8]
numer[0] => sign_div_unsign_j7i:divider.numerator[0]
numer[1] => sign_div_unsign_j7i:divider.numerator[1]
numer[2] => sign_div_unsign_j7i:divider.numerator[2]
numer[3] => sign_div_unsign_j7i:divider.numerator[3]
numer[4] => sign_div_unsign_j7i:divider.numerator[4]
numer[5] => sign_div_unsign_j7i:divider.numerator[5]
numer[6] => sign_div_unsign_j7i:divider.numerator[6]
numer[7] => sign_div_unsign_j7i:divider.numerator[7]
numer[8] => sign_div_unsign_j7i:divider.numerator[8]
numer[9] => sign_div_unsign_j7i:divider.numerator[9]
numer[10] => sign_div_unsign_j7i:divider.numerator[10]
numer[11] => sign_div_unsign_j7i:divider.numerator[11]
numer[12] => sign_div_unsign_j7i:divider.numerator[12]
numer[13] => sign_div_unsign_j7i:divider.numerator[13]
numer[14] => sign_div_unsign_j7i:divider.numerator[14]
numer[15] => sign_div_unsign_j7i:divider.numerator[15]
numer[16] => sign_div_unsign_j7i:divider.numerator[16]
numer[17] => sign_div_unsign_j7i:divider.numerator[17]
numer[18] => sign_div_unsign_j7i:divider.numerator[18]
numer[19] => sign_div_unsign_j7i:divider.numerator[19]
numer[20] => sign_div_unsign_j7i:divider.numerator[20]
numer[21] => sign_div_unsign_j7i:divider.numerator[21]
numer[22] => sign_div_unsign_j7i:divider.numerator[22]
numer[23] => sign_div_unsign_j7i:divider.numerator[23]
quotient[0] <= sign_div_unsign_j7i:divider.quotient[0]
quotient[1] <= sign_div_unsign_j7i:divider.quotient[1]
quotient[2] <= sign_div_unsign_j7i:divider.quotient[2]
quotient[3] <= sign_div_unsign_j7i:divider.quotient[3]
quotient[4] <= sign_div_unsign_j7i:divider.quotient[4]
quotient[5] <= sign_div_unsign_j7i:divider.quotient[5]
quotient[6] <= sign_div_unsign_j7i:divider.quotient[6]
quotient[7] <= sign_div_unsign_j7i:divider.quotient[7]
quotient[8] <= sign_div_unsign_j7i:divider.quotient[8]
quotient[9] <= sign_div_unsign_j7i:divider.quotient[9]
quotient[10] <= sign_div_unsign_j7i:divider.quotient[10]
quotient[11] <= sign_div_unsign_j7i:divider.quotient[11]
quotient[12] <= sign_div_unsign_j7i:divider.quotient[12]
quotient[13] <= sign_div_unsign_j7i:divider.quotient[13]
quotient[14] <= sign_div_unsign_j7i:divider.quotient[14]
quotient[15] <= sign_div_unsign_j7i:divider.quotient[15]
quotient[16] <= sign_div_unsign_j7i:divider.quotient[16]
quotient[17] <= sign_div_unsign_j7i:divider.quotient[17]
quotient[18] <= sign_div_unsign_j7i:divider.quotient[18]
quotient[19] <= sign_div_unsign_j7i:divider.quotient[19]
quotient[20] <= sign_div_unsign_j7i:divider.quotient[20]
quotient[21] <= sign_div_unsign_j7i:divider.quotient[21]
quotient[22] <= sign_div_unsign_j7i:divider.quotient[22]
quotient[23] <= sign_div_unsign_j7i:divider.quotient[23]
remain[0] <= sign_div_unsign_j7i:divider.remainder[0]
remain[1] <= sign_div_unsign_j7i:divider.remainder[1]
remain[2] <= sign_div_unsign_j7i:divider.remainder[2]
remain[3] <= sign_div_unsign_j7i:divider.remainder[3]
remain[4] <= sign_div_unsign_j7i:divider.remainder[4]
remain[5] <= sign_div_unsign_j7i:divider.remainder[5]
remain[6] <= sign_div_unsign_j7i:divider.remainder[6]
remain[7] <= sign_div_unsign_j7i:divider.remainder[7]
remain[8] <= sign_div_unsign_j7i:divider.remainder[8]


|calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider
clock => alt_u_div_vsf:divider.clock
denominator[0] => alt_u_div_vsf:divider.denominator[0]
denominator[1] => alt_u_div_vsf:divider.denominator[1]
denominator[2] => alt_u_div_vsf:divider.denominator[2]
denominator[3] => alt_u_div_vsf:divider.denominator[3]
denominator[4] => alt_u_div_vsf:divider.denominator[4]
denominator[5] => alt_u_div_vsf:divider.denominator[5]
denominator[6] => alt_u_div_vsf:divider.denominator[6]
denominator[7] => alt_u_div_vsf:divider.denominator[7]
denominator[8] => alt_u_div_vsf:divider.denominator[8]
numerator[0] => alt_u_div_vsf:divider.numerator[0]
numerator[1] => alt_u_div_vsf:divider.numerator[1]
numerator[2] => alt_u_div_vsf:divider.numerator[2]
numerator[3] => alt_u_div_vsf:divider.numerator[3]
numerator[4] => alt_u_div_vsf:divider.numerator[4]
numerator[5] => alt_u_div_vsf:divider.numerator[5]
numerator[6] => alt_u_div_vsf:divider.numerator[6]
numerator[7] => alt_u_div_vsf:divider.numerator[7]
numerator[8] => alt_u_div_vsf:divider.numerator[8]
numerator[9] => alt_u_div_vsf:divider.numerator[9]
numerator[10] => alt_u_div_vsf:divider.numerator[10]
numerator[11] => alt_u_div_vsf:divider.numerator[11]
numerator[12] => alt_u_div_vsf:divider.numerator[12]
numerator[13] => alt_u_div_vsf:divider.numerator[13]
numerator[14] => alt_u_div_vsf:divider.numerator[14]
numerator[15] => alt_u_div_vsf:divider.numerator[15]
numerator[16] => alt_u_div_vsf:divider.numerator[16]
numerator[17] => alt_u_div_vsf:divider.numerator[17]
numerator[18] => alt_u_div_vsf:divider.numerator[18]
numerator[19] => alt_u_div_vsf:divider.numerator[19]
numerator[20] => alt_u_div_vsf:divider.numerator[20]
numerator[21] => alt_u_div_vsf:divider.numerator[21]
numerator[22] => alt_u_div_vsf:divider.numerator[22]
numerator[23] => alt_u_div_vsf:divider.numerator[23]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE


|calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider
clock => DFFDenominator[71].CLK
clock => DFFDenominator[70].CLK
clock => DFFDenominator[69].CLK
clock => DFFDenominator[68].CLK
clock => DFFDenominator[67].CLK
clock => DFFDenominator[66].CLK
clock => DFFDenominator[65].CLK
clock => DFFDenominator[64].CLK
clock => DFFDenominator[63].CLK
clock => DFFDenominator[62].CLK
clock => DFFDenominator[61].CLK
clock => DFFDenominator[60].CLK
clock => DFFDenominator[59].CLK
clock => DFFDenominator[58].CLK
clock => DFFDenominator[57].CLK
clock => DFFDenominator[56].CLK
clock => DFFDenominator[55].CLK
clock => DFFDenominator[54].CLK
clock => DFFDenominator[53].CLK
clock => DFFDenominator[52].CLK
clock => DFFDenominator[51].CLK
clock => DFFDenominator[50].CLK
clock => DFFDenominator[49].CLK
clock => DFFDenominator[48].CLK
clock => DFFDenominator[47].CLK
clock => DFFDenominator[46].CLK
clock => DFFDenominator[45].CLK
clock => DFFDenominator[44].CLK
clock => DFFDenominator[43].CLK
clock => DFFDenominator[42].CLK
clock => DFFDenominator[41].CLK
clock => DFFDenominator[40].CLK
clock => DFFDenominator[39].CLK
clock => DFFDenominator[38].CLK
clock => DFFDenominator[37].CLK
clock => DFFDenominator[36].CLK
clock => DFFDenominator[35].CLK
clock => DFFDenominator[34].CLK
clock => DFFDenominator[33].CLK
clock => DFFDenominator[32].CLK
clock => DFFDenominator[31].CLK
clock => DFFDenominator[30].CLK
clock => DFFDenominator[29].CLK
clock => DFFDenominator[28].CLK
clock => DFFDenominator[27].CLK
clock => DFFDenominator[26].CLK
clock => DFFDenominator[25].CLK
clock => DFFDenominator[24].CLK
clock => DFFDenominator[23].CLK
clock => DFFDenominator[22].CLK
clock => DFFDenominator[21].CLK
clock => DFFDenominator[20].CLK
clock => DFFDenominator[19].CLK
clock => DFFDenominator[18].CLK
clock => DFFDenominator[17].CLK
clock => DFFDenominator[16].CLK
clock => DFFDenominator[15].CLK
clock => DFFDenominator[14].CLK
clock => DFFDenominator[13].CLK
clock => DFFDenominator[12].CLK
clock => DFFDenominator[11].CLK
clock => DFFDenominator[10].CLK
clock => DFFDenominator[9].CLK
clock => DFFDenominator[8].CLK
clock => DFFDenominator[7].CLK
clock => DFFDenominator[6].CLK
clock => DFFDenominator[5].CLK
clock => DFFDenominator[4].CLK
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[191].CLK
clock => DFFNumerator[190].CLK
clock => DFFNumerator[189].CLK
clock => DFFNumerator[188].CLK
clock => DFFNumerator[187].CLK
clock => DFFNumerator[186].CLK
clock => DFFNumerator[185].CLK
clock => DFFNumerator[184].CLK
clock => DFFNumerator[183].CLK
clock => DFFNumerator[182].CLK
clock => DFFNumerator[181].CLK
clock => DFFNumerator[180].CLK
clock => DFFNumerator[179].CLK
clock => DFFNumerator[178].CLK
clock => DFFNumerator[177].CLK
clock => DFFNumerator[176].CLK
clock => DFFNumerator[175].CLK
clock => DFFNumerator[174].CLK
clock => DFFNumerator[173].CLK
clock => DFFNumerator[172].CLK
clock => DFFNumerator[171].CLK
clock => DFFNumerator[170].CLK
clock => DFFNumerator[169].CLK
clock => DFFNumerator[168].CLK
clock => DFFNumerator[167].CLK
clock => DFFNumerator[166].CLK
clock => DFFNumerator[165].CLK
clock => DFFNumerator[164].CLK
clock => DFFNumerator[163].CLK
clock => DFFNumerator[162].CLK
clock => DFFNumerator[161].CLK
clock => DFFNumerator[160].CLK
clock => DFFNumerator[159].CLK
clock => DFFNumerator[158].CLK
clock => DFFNumerator[157].CLK
clock => DFFNumerator[156].CLK
clock => DFFNumerator[155].CLK
clock => DFFNumerator[154].CLK
clock => DFFNumerator[153].CLK
clock => DFFNumerator[152].CLK
clock => DFFNumerator[151].CLK
clock => DFFNumerator[150].CLK
clock => DFFNumerator[149].CLK
clock => DFFNumerator[148].CLK
clock => DFFNumerator[147].CLK
clock => DFFNumerator[146].CLK
clock => DFFNumerator[145].CLK
clock => DFFNumerator[144].CLK
clock => DFFNumerator[143].CLK
clock => DFFNumerator[142].CLK
clock => DFFNumerator[141].CLK
clock => DFFNumerator[140].CLK
clock => DFFNumerator[139].CLK
clock => DFFNumerator[138].CLK
clock => DFFNumerator[137].CLK
clock => DFFNumerator[136].CLK
clock => DFFNumerator[135].CLK
clock => DFFNumerator[134].CLK
clock => DFFNumerator[133].CLK
clock => DFFNumerator[132].CLK
clock => DFFNumerator[131].CLK
clock => DFFNumerator[130].CLK
clock => DFFNumerator[129].CLK
clock => DFFNumerator[128].CLK
clock => DFFNumerator[127].CLK
clock => DFFNumerator[126].CLK
clock => DFFNumerator[125].CLK
clock => DFFNumerator[124].CLK
clock => DFFNumerator[123].CLK
clock => DFFNumerator[122].CLK
clock => DFFNumerator[121].CLK
clock => DFFNumerator[120].CLK
clock => DFFNumerator[119].CLK
clock => DFFNumerator[118].CLK
clock => DFFNumerator[117].CLK
clock => DFFNumerator[116].CLK
clock => DFFNumerator[115].CLK
clock => DFFNumerator[114].CLK
clock => DFFNumerator[113].CLK
clock => DFFNumerator[112].CLK
clock => DFFNumerator[111].CLK
clock => DFFNumerator[110].CLK
clock => DFFNumerator[109].CLK
clock => DFFNumerator[108].CLK
clock => DFFNumerator[107].CLK
clock => DFFNumerator[106].CLK
clock => DFFNumerator[105].CLK
clock => DFFNumerator[104].CLK
clock => DFFNumerator[103].CLK
clock => DFFNumerator[102].CLK
clock => DFFNumerator[101].CLK
clock => DFFNumerator[100].CLK
clock => DFFNumerator[99].CLK
clock => DFFNumerator[98].CLK
clock => DFFNumerator[97].CLK
clock => DFFNumerator[96].CLK
clock => DFFNumerator[95].CLK
clock => DFFNumerator[94].CLK
clock => DFFNumerator[93].CLK
clock => DFFNumerator[92].CLK
clock => DFFNumerator[91].CLK
clock => DFFNumerator[90].CLK
clock => DFFNumerator[89].CLK
clock => DFFNumerator[88].CLK
clock => DFFNumerator[87].CLK
clock => DFFNumerator[86].CLK
clock => DFFNumerator[85].CLK
clock => DFFNumerator[84].CLK
clock => DFFNumerator[83].CLK
clock => DFFNumerator[82].CLK
clock => DFFNumerator[81].CLK
clock => DFFNumerator[80].CLK
clock => DFFNumerator[79].CLK
clock => DFFNumerator[78].CLK
clock => DFFNumerator[77].CLK
clock => DFFNumerator[76].CLK
clock => DFFNumerator[75].CLK
clock => DFFNumerator[74].CLK
clock => DFFNumerator[73].CLK
clock => DFFNumerator[72].CLK
clock => DFFNumerator[71].CLK
clock => DFFNumerator[70].CLK
clock => DFFNumerator[69].CLK
clock => DFFNumerator[68].CLK
clock => DFFNumerator[67].CLK
clock => DFFNumerator[66].CLK
clock => DFFNumerator[65].CLK
clock => DFFNumerator[64].CLK
clock => DFFNumerator[63].CLK
clock => DFFNumerator[62].CLK
clock => DFFNumerator[61].CLK
clock => DFFNumerator[60].CLK
clock => DFFNumerator[59].CLK
clock => DFFNumerator[58].CLK
clock => DFFNumerator[57].CLK
clock => DFFNumerator[56].CLK
clock => DFFNumerator[55].CLK
clock => DFFNumerator[54].CLK
clock => DFFNumerator[53].CLK
clock => DFFNumerator[52].CLK
clock => DFFNumerator[51].CLK
clock => DFFNumerator[50].CLK
clock => DFFNumerator[49].CLK
clock => DFFNumerator[48].CLK
clock => DFFNumerator[47].CLK
clock => DFFNumerator[46].CLK
clock => DFFNumerator[45].CLK
clock => DFFNumerator[44].CLK
clock => DFFNumerator[43].CLK
clock => DFFNumerator[42].CLK
clock => DFFNumerator[41].CLK
clock => DFFNumerator[40].CLK
clock => DFFNumerator[39].CLK
clock => DFFNumerator[38].CLK
clock => DFFNumerator[37].CLK
clock => DFFNumerator[36].CLK
clock => DFFNumerator[35].CLK
clock => DFFNumerator[34].CLK
clock => DFFNumerator[33].CLK
clock => DFFNumerator[32].CLK
clock => DFFNumerator[31].CLK
clock => DFFNumerator[30].CLK
clock => DFFNumerator[29].CLK
clock => DFFNumerator[28].CLK
clock => DFFNumerator[27].CLK
clock => DFFNumerator[26].CLK
clock => DFFNumerator[25].CLK
clock => DFFNumerator[24].CLK
clock => DFFNumerator[23].CLK
clock => DFFNumerator[22].CLK
clock => DFFNumerator[21].CLK
clock => DFFNumerator[20].CLK
clock => DFFNumerator[19].CLK
clock => DFFNumerator[18].CLK
clock => DFFNumerator[17].CLK
clock => DFFNumerator[16].CLK
clock => DFFNumerator[15].CLK
clock => DFFNumerator[14].CLK
clock => DFFNumerator[13].CLK
clock => DFFNumerator[12].CLK
clock => DFFNumerator[11].CLK
clock => DFFNumerator[10].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[191].CLK
clock => DFFQuotient[190].CLK
clock => DFFQuotient[189].CLK
clock => DFFQuotient[188].CLK
clock => DFFQuotient[187].CLK
clock => DFFQuotient[186].CLK
clock => DFFQuotient[185].CLK
clock => DFFQuotient[184].CLK
clock => DFFQuotient[183].CLK
clock => DFFQuotient[182].CLK
clock => DFFQuotient[181].CLK
clock => DFFQuotient[180].CLK
clock => DFFQuotient[179].CLK
clock => DFFQuotient[178].CLK
clock => DFFQuotient[177].CLK
clock => DFFQuotient[176].CLK
clock => DFFQuotient[175].CLK
clock => DFFQuotient[174].CLK
clock => DFFQuotient[173].CLK
clock => DFFQuotient[172].CLK
clock => DFFQuotient[171].CLK
clock => DFFQuotient[170].CLK
clock => DFFQuotient[169].CLK
clock => DFFQuotient[168].CLK
clock => DFFQuotient[167].CLK
clock => DFFQuotient[166].CLK
clock => DFFQuotient[165].CLK
clock => DFFQuotient[164].CLK
clock => DFFQuotient[163].CLK
clock => DFFQuotient[162].CLK
clock => DFFQuotient[161].CLK
clock => DFFQuotient[160].CLK
clock => DFFQuotient[159].CLK
clock => DFFQuotient[158].CLK
clock => DFFQuotient[157].CLK
clock => DFFQuotient[156].CLK
clock => DFFQuotient[155].CLK
clock => DFFQuotient[154].CLK
clock => DFFQuotient[153].CLK
clock => DFFQuotient[152].CLK
clock => DFFQuotient[151].CLK
clock => DFFQuotient[150].CLK
clock => DFFQuotient[149].CLK
clock => DFFQuotient[148].CLK
clock => DFFQuotient[147].CLK
clock => DFFQuotient[146].CLK
clock => DFFQuotient[145].CLK
clock => DFFQuotient[144].CLK
clock => DFFQuotient[143].CLK
clock => DFFQuotient[142].CLK
clock => DFFQuotient[141].CLK
clock => DFFQuotient[140].CLK
clock => DFFQuotient[139].CLK
clock => DFFQuotient[138].CLK
clock => DFFQuotient[137].CLK
clock => DFFQuotient[136].CLK
clock => DFFQuotient[135].CLK
clock => DFFQuotient[134].CLK
clock => DFFQuotient[133].CLK
clock => DFFQuotient[132].CLK
clock => DFFQuotient[131].CLK
clock => DFFQuotient[130].CLK
clock => DFFQuotient[129].CLK
clock => DFFQuotient[128].CLK
clock => DFFQuotient[127].CLK
clock => DFFQuotient[126].CLK
clock => DFFQuotient[125].CLK
clock => DFFQuotient[124].CLK
clock => DFFQuotient[123].CLK
clock => DFFQuotient[122].CLK
clock => DFFQuotient[121].CLK
clock => DFFQuotient[120].CLK
clock => DFFQuotient[119].CLK
clock => DFFQuotient[118].CLK
clock => DFFQuotient[117].CLK
clock => DFFQuotient[116].CLK
clock => DFFQuotient[115].CLK
clock => DFFQuotient[114].CLK
clock => DFFQuotient[113].CLK
clock => DFFQuotient[112].CLK
clock => DFFQuotient[111].CLK
clock => DFFQuotient[110].CLK
clock => DFFQuotient[109].CLK
clock => DFFQuotient[108].CLK
clock => DFFQuotient[107].CLK
clock => DFFQuotient[106].CLK
clock => DFFQuotient[105].CLK
clock => DFFQuotient[104].CLK
clock => DFFQuotient[103].CLK
clock => DFFQuotient[102].CLK
clock => DFFQuotient[101].CLK
clock => DFFQuotient[100].CLK
clock => DFFQuotient[99].CLK
clock => DFFQuotient[98].CLK
clock => DFFQuotient[97].CLK
clock => DFFQuotient[96].CLK
clock => DFFQuotient[95].CLK
clock => DFFQuotient[94].CLK
clock => DFFQuotient[93].CLK
clock => DFFQuotient[92].CLK
clock => DFFQuotient[91].CLK
clock => DFFQuotient[90].CLK
clock => DFFQuotient[89].CLK
clock => DFFQuotient[88].CLK
clock => DFFQuotient[87].CLK
clock => DFFQuotient[86].CLK
clock => DFFQuotient[85].CLK
clock => DFFQuotient[84].CLK
clock => DFFQuotient[83].CLK
clock => DFFQuotient[82].CLK
clock => DFFQuotient[81].CLK
clock => DFFQuotient[80].CLK
clock => DFFQuotient[79].CLK
clock => DFFQuotient[78].CLK
clock => DFFQuotient[77].CLK
clock => DFFQuotient[76].CLK
clock => DFFQuotient[75].CLK
clock => DFFQuotient[74].CLK
clock => DFFQuotient[73].CLK
clock => DFFQuotient[72].CLK
clock => DFFQuotient[71].CLK
clock => DFFQuotient[70].CLK
clock => DFFQuotient[69].CLK
clock => DFFQuotient[68].CLK
clock => DFFQuotient[67].CLK
clock => DFFQuotient[66].CLK
clock => DFFQuotient[65].CLK
clock => DFFQuotient[64].CLK
clock => DFFQuotient[63].CLK
clock => DFFQuotient[62].CLK
clock => DFFQuotient[61].CLK
clock => DFFQuotient[60].CLK
clock => DFFQuotient[59].CLK
clock => DFFQuotient[58].CLK
clock => DFFQuotient[57].CLK
clock => DFFQuotient[56].CLK
clock => DFFQuotient[55].CLK
clock => DFFQuotient[54].CLK
clock => DFFQuotient[53].CLK
clock => DFFQuotient[52].CLK
clock => DFFQuotient[51].CLK
clock => DFFQuotient[50].CLK
clock => DFFQuotient[49].CLK
clock => DFFQuotient[48].CLK
clock => DFFQuotient[47].CLK
clock => DFFQuotient[46].CLK
clock => DFFQuotient[45].CLK
clock => DFFQuotient[44].CLK
clock => DFFQuotient[43].CLK
clock => DFFQuotient[42].CLK
clock => DFFQuotient[41].CLK
clock => DFFQuotient[40].CLK
clock => DFFQuotient[39].CLK
clock => DFFQuotient[38].CLK
clock => DFFQuotient[37].CLK
clock => DFFQuotient[36].CLK
clock => DFFQuotient[35].CLK
clock => DFFQuotient[34].CLK
clock => DFFQuotient[33].CLK
clock => DFFQuotient[32].CLK
clock => DFFQuotient[31].CLK
clock => DFFQuotient[30].CLK
clock => DFFQuotient[29].CLK
clock => DFFQuotient[28].CLK
clock => DFFQuotient[27].CLK
clock => DFFQuotient[26].CLK
clock => DFFQuotient[25].CLK
clock => DFFQuotient[24].CLK
clock => DFFQuotient[23].CLK
clock => DFFQuotient[22].CLK
clock => DFFQuotient[21].CLK
clock => DFFQuotient[20].CLK
clock => DFFQuotient[19].CLK
clock => DFFQuotient[18].CLK
clock => DFFQuotient[17].CLK
clock => DFFQuotient[16].CLK
clock => DFFQuotient[15].CLK
clock => DFFQuotient[14].CLK
clock => DFFQuotient[13].CLK
clock => DFFQuotient[12].CLK
clock => DFFQuotient[11].CLK
clock => DFFQuotient[10].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[79].CLK
clock => DFFStage[78].CLK
clock => DFFStage[77].CLK
clock => DFFStage[76].CLK
clock => DFFStage[75].CLK
clock => DFFStage[74].CLK
clock => DFFStage[73].CLK
clock => DFFStage[72].CLK
clock => DFFStage[71].CLK
clock => DFFStage[70].CLK
clock => DFFStage[69].CLK
clock => DFFStage[68].CLK
clock => DFFStage[67].CLK
clock => DFFStage[66].CLK
clock => DFFStage[65].CLK
clock => DFFStage[64].CLK
clock => DFFStage[63].CLK
clock => DFFStage[62].CLK
clock => DFFStage[61].CLK
clock => DFFStage[60].CLK
clock => DFFStage[59].CLK
clock => DFFStage[58].CLK
clock => DFFStage[57].CLK
clock => DFFStage[56].CLK
clock => DFFStage[55].CLK
clock => DFFStage[54].CLK
clock => DFFStage[53].CLK
clock => DFFStage[52].CLK
clock => DFFStage[51].CLK
clock => DFFStage[50].CLK
clock => DFFStage[49].CLK
clock => DFFStage[48].CLK
clock => DFFStage[47].CLK
clock => DFFStage[46].CLK
clock => DFFStage[45].CLK
clock => DFFStage[44].CLK
clock => DFFStage[43].CLK
clock => DFFStage[42].CLK
clock => DFFStage[41].CLK
clock => DFFStage[40].CLK
clock => DFFStage[39].CLK
clock => DFFStage[38].CLK
clock => DFFStage[37].CLK
clock => DFFStage[36].CLK
clock => DFFStage[35].CLK
clock => DFFStage[34].CLK
clock => DFFStage[33].CLK
clock => DFFStage[32].CLK
clock => DFFStage[31].CLK
clock => DFFStage[30].CLK
clock => DFFStage[29].CLK
clock => DFFStage[28].CLK
clock => DFFStage[27].CLK
clock => DFFStage[26].CLK
clock => DFFStage[25].CLK
clock => DFFStage[24].CLK
clock => DFFStage[23].CLK
clock => DFFStage[22].CLK
clock => DFFStage[21].CLK
clock => DFFStage[20].CLK
clock => DFFStage[19].CLK
clock => DFFStage[18].CLK
clock => DFFStage[17].CLK
clock => DFFStage[16].CLK
clock => DFFStage[15].CLK
clock => DFFStage[14].CLK
clock => DFFStage[13].CLK
clock => DFFStage[12].CLK
clock => DFFStage[11].CLK
clock => DFFStage[10].CLK
clock => DFFStage[9].CLK
clock => DFFStage[8].CLK
clock => DFFStage[7].CLK
clock => DFFStage[6].CLK
clock => DFFStage[5].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => add_sub_1tc:add_sub_0.datab[0]
denominator[0] => add_sub_2tc:add_sub_1.datab[0]
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => add_sub_2tc:add_sub_1.datab[1]
denominator[1] => sel[9].IN1
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[10].IN1
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[11].IN1
denominator[4] => DFFDenominator[4].DATAIN
denominator[4] => sel[3].IN1
denominator[4] => sel[12].IN1
denominator[5] => DFFDenominator[5].DATAIN
denominator[5] => sel[4].IN1
denominator[5] => sel[13].IN1
denominator[6] => DFFDenominator[6].DATAIN
denominator[6] => sel[5].IN1
denominator[6] => sel[14].IN1
denominator[7] => DFFDenominator[7].DATAIN
denominator[7] => sel[6].IN1
denominator[7] => sel[15].IN1
denominator[8] => DFFDenominator[8].DATAIN
denominator[8] => sel[7].IN1
denominator[8] => sel[16].IN1
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[6] => DFFNumerator[6].DATAIN
numerator[7] => DFFNumerator[7].DATAIN
numerator[8] => DFFNumerator[8].DATAIN
numerator[9] => DFFNumerator[9].DATAIN
numerator[10] => DFFNumerator[10].DATAIN
numerator[11] => DFFNumerator[11].DATAIN
numerator[12] => DFFNumerator[12].DATAIN
numerator[13] => DFFNumerator[13].DATAIN
numerator[14] => DFFNumerator[14].DATAIN
numerator[15] => DFFNumerator[15].DATAIN
numerator[16] => DFFNumerator[16].DATAIN
numerator[17] => DFFNumerator[17].DATAIN
numerator[18] => DFFNumerator[18].DATAIN
numerator[19] => DFFNumerator[19].DATAIN
numerator[20] => DFFNumerator[20].DATAIN
numerator[21] => DFFNumerator[21].DATAIN
numerator[22] => DFFNumerator[22].DATAIN
numerator[22] => add_sub_2tc:add_sub_1.dataa[0]
numerator[22] => StageOut[10].IN0
numerator[23] => DFFNumerator[23].DATAIN
numerator[23] => add_sub_1tc:add_sub_0.dataa[0]
numerator[23] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= DFFQuotient[169].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= DFFQuotient[170].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= DFFQuotient[171].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= DFFQuotient[172].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= DFFQuotient[173].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= DFFQuotient[174].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= DFFQuotient[175].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= DFFQuotient[176].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= DFFQuotient[177].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= DFFQuotient[178].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= DFFQuotient[179].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= DFFQuotient[180].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= DFFQuotient[181].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= DFFQuotient[182].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= DFFQuotient[183].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= DFFQuotient[184].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= DFFQuotient[185].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= DFFQuotient[186].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= DFFQuotient[187].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= DFFQuotient[188].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= DFFQuotient[189].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= DFFQuotient[190].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= DFFQuotient[191].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[230].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[231].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[232].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[233].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[234].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[235].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[236].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[237].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[238].DB_MAX_OUTPUT_PORT_TYPE


|calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|add_sub_1tc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|calc_distance_top|grid_statistical:grid_statisticalEx01|mod10:mod10Ex01|lpm_divide:LPM_DIVIDE_component|lpm_divide_lrt:auto_generated|sign_div_unsign_j7i:divider|alt_u_div_vsf:divider|add_sub_2tc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


