Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar 31 15:22:17 2023
| Host         : IT-STULOAN-686 running 64-bit major release  (build 9200)
| Command      : report_methodology -file simon_game_top_methodology_drc_routed.rpt -pb simon_game_top_methodology_drc_routed.pb -rpx simon_game_top_methodology_drc_routed.rpx
| Design       : simon_game_top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 12
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 11         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell debounce_inst_2/currstate[7]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) user_array_reg_reg[6][1]/CLR, user_array_reg_reg[6][2]/CLR,
user_array_reg_reg[6][3]/CLR, user_array_reg_reg[7][0]/CLR,
user_array_reg_reg[7][1]/CLR, user_array_reg_reg[7][2]/CLR,
user_array_reg_reg[7][3]/CLR, user_array_reg_reg[8][0]/CLR,
user_array_reg_reg[8][1]/CLR, user_array_reg_reg[8][2]/CLR,
user_array_reg_reg[8][3]/CLR, user_array_reg_reg[9][0]/CLR,
user_array_reg_reg[9][1]/CLR, user_array_reg_reg[9][2]/CLR,
user_array_reg_reg[9][3]/CLR (the first 15 of 342 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led_b relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led_g relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led_r relative to clock(s) sys_clk_pin
Related violations: <none>


