

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_122_4'
================================================================
* Date:           Fri Jun 13 14:38:46 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       35|       35|  0.350 us|  0.350 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_4  |       33|       33|         3|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    173|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     181|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     181|    209|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln122_fu_150_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln125_1_fu_178_p2  |         +|   0|  0|  39|          32|          19|
    |add_ln125_2_fu_190_p2  |         +|   0|  0|  39|          32|          19|
    |add_ln125_3_fu_202_p2  |         +|   0|  0|  39|          32|          19|
    |add_ln125_fu_166_p2    |         +|   0|  0|  39|          32|          19|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 173|         137|          81|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    8|         16|
    |i_3_fu_44                |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   1|   0|    1|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                 |   1|   0|    1|          0|
    |i_3_fu_44                                        |   8|   0|    8|          0|
    |layer2_activations_4_addr_reg_226                |   5|   0|    5|          0|
    |layer2_activations_4_addr_reg_226_pp0_iter1_reg  |   5|   0|    5|          0|
    |layer2_activations_4_load_reg_249                |  32|   0|   32|          0|
    |layer2_activations_5_addr_reg_232                |   5|   0|    5|          0|
    |layer2_activations_5_addr_reg_232_pp0_iter1_reg  |   5|   0|    5|          0|
    |layer2_activations_5_load_reg_254                |  32|   0|   32|          0|
    |layer2_activations_6_addr_reg_238                |   5|   0|    5|          0|
    |layer2_activations_6_addr_reg_238_pp0_iter1_reg  |   5|   0|    5|          0|
    |layer2_activations_6_load_reg_259                |  32|   0|   32|          0|
    |layer2_activations_addr_reg_220                  |   5|   0|    5|          0|
    |layer2_activations_addr_reg_220_pp0_iter1_reg    |   5|   0|    5|          0|
    |layer2_activations_load_reg_244                  |  32|   0|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 181|   0|  181|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_122_4|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_122_4|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_122_4|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_122_4|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_122_4|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_122_4|  return value|
|layer2_activations_6_address0  |  out|    5|   ap_memory|                   layer2_activations_6|         array|
|layer2_activations_6_ce0       |  out|    1|   ap_memory|                   layer2_activations_6|         array|
|layer2_activations_6_we0       |  out|    1|   ap_memory|                   layer2_activations_6|         array|
|layer2_activations_6_d0        |  out|   32|   ap_memory|                   layer2_activations_6|         array|
|layer2_activations_6_address1  |  out|    5|   ap_memory|                   layer2_activations_6|         array|
|layer2_activations_6_ce1       |  out|    1|   ap_memory|                   layer2_activations_6|         array|
|layer2_activations_6_q1        |   in|   32|   ap_memory|                   layer2_activations_6|         array|
|layer2_activations_5_address0  |  out|    5|   ap_memory|                   layer2_activations_5|         array|
|layer2_activations_5_ce0       |  out|    1|   ap_memory|                   layer2_activations_5|         array|
|layer2_activations_5_we0       |  out|    1|   ap_memory|                   layer2_activations_5|         array|
|layer2_activations_5_d0        |  out|   32|   ap_memory|                   layer2_activations_5|         array|
|layer2_activations_5_address1  |  out|    5|   ap_memory|                   layer2_activations_5|         array|
|layer2_activations_5_ce1       |  out|    1|   ap_memory|                   layer2_activations_5|         array|
|layer2_activations_5_q1        |   in|   32|   ap_memory|                   layer2_activations_5|         array|
|layer2_activations_4_address0  |  out|    5|   ap_memory|                   layer2_activations_4|         array|
|layer2_activations_4_ce0       |  out|    1|   ap_memory|                   layer2_activations_4|         array|
|layer2_activations_4_we0       |  out|    1|   ap_memory|                   layer2_activations_4|         array|
|layer2_activations_4_d0        |  out|   32|   ap_memory|                   layer2_activations_4|         array|
|layer2_activations_4_address1  |  out|    5|   ap_memory|                   layer2_activations_4|         array|
|layer2_activations_4_ce1       |  out|    1|   ap_memory|                   layer2_activations_4|         array|
|layer2_activations_4_q1        |   in|   32|   ap_memory|                   layer2_activations_4|         array|
|layer2_activations_address0    |  out|    5|   ap_memory|                     layer2_activations|         array|
|layer2_activations_ce0         |  out|    1|   ap_memory|                     layer2_activations|         array|
|layer2_activations_we0         |  out|    1|   ap_memory|                     layer2_activations|         array|
|layer2_activations_d0          |  out|   32|   ap_memory|                     layer2_activations|         array|
|layer2_activations_address1    |  out|    5|   ap_memory|                     layer2_activations|         array|
|layer2_activations_ce1         |  out|    1|   ap_memory|                     layer2_activations|         array|
|layer2_activations_q1          |   in|   32|   ap_memory|                     layer2_activations|         array|
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+

