--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s200,tq144,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: ts_clk = PERIOD TIMEGRP "CLK" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4651 paths analyzed, 1072 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.940ns.
--------------------------------------------------------------------------------

Paths for end point u_ScoreTop/u_Team2/rCnt (SLICE_X7Y0.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ScoreTop/u_Team2/wDigit2_1 (FF)
  Destination:          u_ScoreTop/u_Team2/rCnt (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.940ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ScoreTop/u_Team2/wDigit2_1 to u_ScoreTop/u_Team2/rCnt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y0.XQ        Tcko                  0.626   u_ScoreTop/u_Team2/wDigit2<1>
                                                       u_ScoreTop/u_Team2/wDigit2_1
    SLICE_X11Y7.F4       net (fanout=9)        2.365   u_ScoreTop/u_Team2/wDigit2<1>
    SLICE_X11Y7.X        Tilo                  0.479   N236
                                                       u_ScoreTop/u_Team2/wDigit1_and000019_SW0
    SLICE_X13Y6.G2       net (fanout=1)        0.408   N236
    SLICE_X13Y6.Y        Tilo                  0.479   u_ScoreTop/u_Team2/wDigit1_not0002
                                                       u_ScoreTop/u_Team2/wDigit1_and000019
    SLICE_X7Y1.G1        net (fanout=10)       1.371   u_ScoreTop/u_Team2/wDigit1_and0000
    SLICE_X7Y1.Y         Tilo                  0.479   u_ScoreTop/u_Team2/rCnt_not0001
                                                       u_ScoreTop/u_Team2/rCnt_not0001
    SLICE_X7Y0.CE        net (fanout=1)        1.209   u_ScoreTop/u_Team2/rCnt_not0001
    SLICE_X7Y0.CLK       Tceck                 0.524   u_ScoreTop/u_Team2/rCnt
                                                       u_ScoreTop/u_Team2/rCnt
    -------------------------------------------------  ---------------------------
    Total                                      7.940ns (2.587ns logic, 5.353ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ScoreTop/u_Team2/wDigit2_2 (FF)
  Destination:          u_ScoreTop/u_Team2/rCnt (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.623ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ScoreTop/u_Team2/wDigit2_2 to u_ScoreTop/u_Team2/rCnt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y1.XQ        Tcko                  0.626   u_ScoreTop/u_Team2/wDigit2<2>
                                                       u_ScoreTop/u_Team2/wDigit2_2
    SLICE_X11Y7.F3       net (fanout=10)       2.048   u_ScoreTop/u_Team2/wDigit2<2>
    SLICE_X11Y7.X        Tilo                  0.479   N236
                                                       u_ScoreTop/u_Team2/wDigit1_and000019_SW0
    SLICE_X13Y6.G2       net (fanout=1)        0.408   N236
    SLICE_X13Y6.Y        Tilo                  0.479   u_ScoreTop/u_Team2/wDigit1_not0002
                                                       u_ScoreTop/u_Team2/wDigit1_and000019
    SLICE_X7Y1.G1        net (fanout=10)       1.371   u_ScoreTop/u_Team2/wDigit1_and0000
    SLICE_X7Y1.Y         Tilo                  0.479   u_ScoreTop/u_Team2/rCnt_not0001
                                                       u_ScoreTop/u_Team2/rCnt_not0001
    SLICE_X7Y0.CE        net (fanout=1)        1.209   u_ScoreTop/u_Team2/rCnt_not0001
    SLICE_X7Y0.CLK       Tceck                 0.524   u_ScoreTop/u_Team2/rCnt
                                                       u_ScoreTop/u_Team2/rCnt
    -------------------------------------------------  ---------------------------
    Total                                      7.623ns (2.587ns logic, 5.036ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ScoreTop/u_Team2/wDigit2_3 (FF)
  Destination:          u_ScoreTop/u_Team2/rCnt (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.307ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ScoreTop/u_Team2/wDigit2_3 to u_ScoreTop/u_Team2/rCnt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y0.XQ        Tcko                  0.626   u_ScoreTop/u_Team2/wDigit2<3>
                                                       u_ScoreTop/u_Team2/wDigit2_3
    SLICE_X13Y6.G1       net (fanout=12)       2.619   u_ScoreTop/u_Team2/wDigit2<3>
    SLICE_X13Y6.Y        Tilo                  0.479   u_ScoreTop/u_Team2/wDigit1_not0002
                                                       u_ScoreTop/u_Team2/wDigit1_and000019
    SLICE_X7Y1.G1        net (fanout=10)       1.371   u_ScoreTop/u_Team2/wDigit1_and0000
    SLICE_X7Y1.Y         Tilo                  0.479   u_ScoreTop/u_Team2/rCnt_not0001
                                                       u_ScoreTop/u_Team2/rCnt_not0001
    SLICE_X7Y0.CE        net (fanout=1)        1.209   u_ScoreTop/u_Team2/rCnt_not0001
    SLICE_X7Y0.CLK       Tceck                 0.524   u_ScoreTop/u_Team2/rCnt
                                                       u_ScoreTop/u_Team2/rCnt
    -------------------------------------------------  ---------------------------
    Total                                      7.307ns (2.108ns logic, 5.199ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point u_ScoreTop/u_Team2/wDigit2_2 (SLICE_X3Y1.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ScoreTop/u_Team2/wDigit2_1 (FF)
  Destination:          u_ScoreTop/u_Team2/wDigit2_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.532ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ScoreTop/u_Team2/wDigit2_1 to u_ScoreTop/u_Team2/wDigit2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y0.XQ        Tcko                  0.626   u_ScoreTop/u_Team2/wDigit2<1>
                                                       u_ScoreTop/u_Team2/wDigit2_1
    SLICE_X11Y7.F4       net (fanout=9)        2.365   u_ScoreTop/u_Team2/wDigit2<1>
    SLICE_X11Y7.X        Tilo                  0.479   N236
                                                       u_ScoreTop/u_Team2/wDigit1_and000019_SW0
    SLICE_X13Y6.G2       net (fanout=1)        0.408   N236
    SLICE_X13Y6.Y        Tilo                  0.479   u_ScoreTop/u_Team2/wDigit1_not0002
                                                       u_ScoreTop/u_Team2/wDigit1_and000019
    SLICE_X6Y1.F4        net (fanout=10)       1.077   u_ScoreTop/u_Team2/wDigit1_and0000
    SLICE_X6Y1.X         Tilo                  0.529   u_ScoreTop/u_Team2/wDigit2<0>
                                                       u_ScoreTop/u_Team2/wDigit2_not00021
    SLICE_X3Y1.CE        net (fanout=4)        1.045   u_ScoreTop/u_Team2/wDigit2_not0002
    SLICE_X3Y1.CLK       Tceck                 0.524   u_ScoreTop/u_Team2/wDigit2<2>
                                                       u_ScoreTop/u_Team2/wDigit2_2
    -------------------------------------------------  ---------------------------
    Total                                      7.532ns (2.637ns logic, 4.895ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ScoreTop/u_Team2/wDigit2_2 (FF)
  Destination:          u_ScoreTop/u_Team2/wDigit2_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.215ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ScoreTop/u_Team2/wDigit2_2 to u_ScoreTop/u_Team2/wDigit2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y1.XQ        Tcko                  0.626   u_ScoreTop/u_Team2/wDigit2<2>
                                                       u_ScoreTop/u_Team2/wDigit2_2
    SLICE_X11Y7.F3       net (fanout=10)       2.048   u_ScoreTop/u_Team2/wDigit2<2>
    SLICE_X11Y7.X        Tilo                  0.479   N236
                                                       u_ScoreTop/u_Team2/wDigit1_and000019_SW0
    SLICE_X13Y6.G2       net (fanout=1)        0.408   N236
    SLICE_X13Y6.Y        Tilo                  0.479   u_ScoreTop/u_Team2/wDigit1_not0002
                                                       u_ScoreTop/u_Team2/wDigit1_and000019
    SLICE_X6Y1.F4        net (fanout=10)       1.077   u_ScoreTop/u_Team2/wDigit1_and0000
    SLICE_X6Y1.X         Tilo                  0.529   u_ScoreTop/u_Team2/wDigit2<0>
                                                       u_ScoreTop/u_Team2/wDigit2_not00021
    SLICE_X3Y1.CE        net (fanout=4)        1.045   u_ScoreTop/u_Team2/wDigit2_not0002
    SLICE_X3Y1.CLK       Tceck                 0.524   u_ScoreTop/u_Team2/wDigit2<2>
                                                       u_ScoreTop/u_Team2/wDigit2_2
    -------------------------------------------------  ---------------------------
    Total                                      7.215ns (2.637ns logic, 4.578ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ScoreTop/u_Team2/wDigit2_3 (FF)
  Destination:          u_ScoreTop/u_Team2/wDigit2_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.899ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ScoreTop/u_Team2/wDigit2_3 to u_ScoreTop/u_Team2/wDigit2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y0.XQ        Tcko                  0.626   u_ScoreTop/u_Team2/wDigit2<3>
                                                       u_ScoreTop/u_Team2/wDigit2_3
    SLICE_X13Y6.G1       net (fanout=12)       2.619   u_ScoreTop/u_Team2/wDigit2<3>
    SLICE_X13Y6.Y        Tilo                  0.479   u_ScoreTop/u_Team2/wDigit1_not0002
                                                       u_ScoreTop/u_Team2/wDigit1_and000019
    SLICE_X6Y1.F4        net (fanout=10)       1.077   u_ScoreTop/u_Team2/wDigit1_and0000
    SLICE_X6Y1.X         Tilo                  0.529   u_ScoreTop/u_Team2/wDigit2<0>
                                                       u_ScoreTop/u_Team2/wDigit2_not00021
    SLICE_X3Y1.CE        net (fanout=4)        1.045   u_ScoreTop/u_Team2/wDigit2_not0002
    SLICE_X3Y1.CLK       Tceck                 0.524   u_ScoreTop/u_Team2/wDigit2<2>
                                                       u_ScoreTop/u_Team2/wDigit2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.899ns (2.158ns logic, 4.741ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ScoreTop/u_Team2/wDigit2_3 (SLICE_X3Y0.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ScoreTop/u_Team2/wDigit2_1 (FF)
  Destination:          u_ScoreTop/u_Team2/wDigit2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.532ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ScoreTop/u_Team2/wDigit2_1 to u_ScoreTop/u_Team2/wDigit2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y0.XQ        Tcko                  0.626   u_ScoreTop/u_Team2/wDigit2<1>
                                                       u_ScoreTop/u_Team2/wDigit2_1
    SLICE_X11Y7.F4       net (fanout=9)        2.365   u_ScoreTop/u_Team2/wDigit2<1>
    SLICE_X11Y7.X        Tilo                  0.479   N236
                                                       u_ScoreTop/u_Team2/wDigit1_and000019_SW0
    SLICE_X13Y6.G2       net (fanout=1)        0.408   N236
    SLICE_X13Y6.Y        Tilo                  0.479   u_ScoreTop/u_Team2/wDigit1_not0002
                                                       u_ScoreTop/u_Team2/wDigit1_and000019
    SLICE_X6Y1.F4        net (fanout=10)       1.077   u_ScoreTop/u_Team2/wDigit1_and0000
    SLICE_X6Y1.X         Tilo                  0.529   u_ScoreTop/u_Team2/wDigit2<0>
                                                       u_ScoreTop/u_Team2/wDigit2_not00021
    SLICE_X3Y0.CE        net (fanout=4)        1.045   u_ScoreTop/u_Team2/wDigit2_not0002
    SLICE_X3Y0.CLK       Tceck                 0.524   u_ScoreTop/u_Team2/wDigit2<3>
                                                       u_ScoreTop/u_Team2/wDigit2_3
    -------------------------------------------------  ---------------------------
    Total                                      7.532ns (2.637ns logic, 4.895ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ScoreTop/u_Team2/wDigit2_2 (FF)
  Destination:          u_ScoreTop/u_Team2/wDigit2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.215ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ScoreTop/u_Team2/wDigit2_2 to u_ScoreTop/u_Team2/wDigit2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y1.XQ        Tcko                  0.626   u_ScoreTop/u_Team2/wDigit2<2>
                                                       u_ScoreTop/u_Team2/wDigit2_2
    SLICE_X11Y7.F3       net (fanout=10)       2.048   u_ScoreTop/u_Team2/wDigit2<2>
    SLICE_X11Y7.X        Tilo                  0.479   N236
                                                       u_ScoreTop/u_Team2/wDigit1_and000019_SW0
    SLICE_X13Y6.G2       net (fanout=1)        0.408   N236
    SLICE_X13Y6.Y        Tilo                  0.479   u_ScoreTop/u_Team2/wDigit1_not0002
                                                       u_ScoreTop/u_Team2/wDigit1_and000019
    SLICE_X6Y1.F4        net (fanout=10)       1.077   u_ScoreTop/u_Team2/wDigit1_and0000
    SLICE_X6Y1.X         Tilo                  0.529   u_ScoreTop/u_Team2/wDigit2<0>
                                                       u_ScoreTop/u_Team2/wDigit2_not00021
    SLICE_X3Y0.CE        net (fanout=4)        1.045   u_ScoreTop/u_Team2/wDigit2_not0002
    SLICE_X3Y0.CLK       Tceck                 0.524   u_ScoreTop/u_Team2/wDigit2<3>
                                                       u_ScoreTop/u_Team2/wDigit2_3
    -------------------------------------------------  ---------------------------
    Total                                      7.215ns (2.637ns logic, 4.578ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ScoreTop/u_Team2/wDigit2_3 (FF)
  Destination:          u_ScoreTop/u_Team2/wDigit2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.899ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ScoreTop/u_Team2/wDigit2_3 to u_ScoreTop/u_Team2/wDigit2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y0.XQ        Tcko                  0.626   u_ScoreTop/u_Team2/wDigit2<3>
                                                       u_ScoreTop/u_Team2/wDigit2_3
    SLICE_X13Y6.G1       net (fanout=12)       2.619   u_ScoreTop/u_Team2/wDigit2<3>
    SLICE_X13Y6.Y        Tilo                  0.479   u_ScoreTop/u_Team2/wDigit1_not0002
                                                       u_ScoreTop/u_Team2/wDigit1_and000019
    SLICE_X6Y1.F4        net (fanout=10)       1.077   u_ScoreTop/u_Team2/wDigit1_and0000
    SLICE_X6Y1.X         Tilo                  0.529   u_ScoreTop/u_Team2/wDigit2<0>
                                                       u_ScoreTop/u_Team2/wDigit2_not00021
    SLICE_X3Y0.CE        net (fanout=4)        1.045   u_ScoreTop/u_Team2/wDigit2_not0002
    SLICE_X3Y0.CLK       Tceck                 0.524   u_ScoreTop/u_Team2/wDigit2<3>
                                                       u_ScoreTop/u_Team2/wDigit2_3
    -------------------------------------------------  ---------------------------
    Total                                      6.899ns (2.158ns logic, 4.741ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: ts_clk = PERIOD TIMEGRP "CLK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_Push1/rDebouce_1 (SLICE_X11Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Push1/rDebouce_0 (FF)
  Destination:          u_Push1/rDebouce_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 40.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_Push1/rDebouce_0 to u_Push1/rDebouce_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y2.YQ       Tcko                  0.501   u_Push1/rDebouce<1>
                                                       u_Push1/rDebouce_0
    SLICE_X11Y2.BX       net (fanout=2)        0.448   u_Push1/rDebouce<0>
    SLICE_X11Y2.CLK      Tckdi       (-Th)     0.246   u_Push1/rDebouce<1>
                                                       u_Push1/rDebouce_1
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.255ns logic, 0.448ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ScoreTop/u_ScanDigit/rShift_3 (SLICE_X10Y15.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ScoreTop/u_ScanDigit/rShift_0 (FF)
  Destination:          u_ScoreTop/u_ScanDigit/rShift_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.717ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 40.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ScoreTop/u_ScanDigit/rShift_0 to u_ScoreTop/u_ScanDigit/rShift_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.YQ      Tcko                  0.501   u_ScoreTop/u_ScanDigit/rShift<1>
                                                       u_ScoreTop/u_ScanDigit/rShift_0
    SLICE_X10Y15.BX      net (fanout=7)        0.462   u_ScoreTop/u_ScanDigit/rShift<0>
    SLICE_X10Y15.CLK     Tckdi       (-Th)     0.246   u_ScoreTop/u_ScanDigit/rShift<3>
                                                       u_ScoreTop/u_ScanDigit/rShift_3
    -------------------------------------------------  ---------------------------
    Total                                      0.717ns (0.255ns logic, 0.462ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point u_TimeTop/u_ScanDigit/rShift_3 (SLICE_X17Y16.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_TimeTop/u_ScanDigit/rShift_0 (FF)
  Destination:          u_TimeTop/u_ScanDigit/rShift_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 40.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_TimeTop/u_ScanDigit/rShift_0 to u_TimeTop/u_ScanDigit/rShift_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.YQ      Tcko                  0.501   u_TimeTop/u_ScanDigit/rShift<1>
                                                       u_TimeTop/u_ScanDigit/rShift_0
    SLICE_X17Y16.BX      net (fanout=8)        0.464   u_TimeTop/u_ScanDigit/rShift<0>
    SLICE_X17Y16.CLK     Tckdi       (-Th)     0.246   u_TimeTop/u_ScanDigit/rShift<3>
                                                       u_TimeTop/u_ScanDigit/rShift_3
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.255ns logic, 0.464ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_clk = PERIOD TIMEGRP "CLK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: u_ScoreTop/u_Team2/rCnt/SR
  Logical resource: u_ScoreTop/u_Team2/rCnt/SR
  Location pin: SLICE_X7Y0.SR
  Clock network: Rstb_IBUF
--------------------------------------------------------------------------------
Slack: 38.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: u_ScoreTop/u_Team2/rCnt/SR
  Logical resource: u_ScoreTop/u_Team2/rCnt/SR
  Location pin: SLICE_X7Y0.SR
  Clock network: Rstb_IBUF
--------------------------------------------------------------------------------
Slack: 38.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: u_ScoreTop/u_Team1/rCnt/SR
  Logical resource: u_ScoreTop/u_Team1/rCnt/SR
  Location pin: SLICE_X25Y4.SR
  Clock network: Rstb_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.940|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4651 paths, 0 nets, and 2090 connections

Design statistics:
   Minimum period:   7.940ns{1}   (Maximum frequency: 125.945MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 23 07:06:05 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 327 MB



