
TouchDemo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000895c  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0004bdec  08008c30  08008c30  00009c30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08054a1c  08054a1c  00055a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08054a24  08054a24  00055a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08054a28  08054a28  00055a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000e0  24000000  08054a2c  00056000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000036c  240000e0  08054b0c  000560e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400044c  08054b0c  0005644c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000560e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   000164cc  00000000  00000000  0005610e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002f7f  00000000  00000000  0006c5da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001088  00000000  00000000  0006f560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00033dc7  00000000  00000000  000705e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000165ed  00000000  00000000  000a43af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014b52c  00000000  00000000  000ba99c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00205ec8  2**0
                  CONTENTS, READONLY
 17 .debug_rnglists 00000c82  00000000  00000000  00205f0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00004d94  00000000  00000000  00206b90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005f  00000000  00000000  0020b924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240000e0 	.word	0x240000e0
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08008c14 	.word	0x08008c14

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240000e4 	.word	0x240000e4
 800030c:	08008c14 	.word	0x08008c14

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <BitmapTest>:
}

//-----------------------------------------------------------------------------
#if BITMAP_TEST == 1
uint32_t BitmapTest(uint32_t n)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  extern const BITMAPSTRUCT hurricane_480x320_16;
  uint16_t x = 0;
 80006e4:	2300      	movs	r3, #0
 80006e6:	81fb      	strh	r3, [r7, #14]
  uint16_t y = 0;
 80006e8:	2300      	movs	r3, #0
 80006ea:	81bb      	strh	r3, [r7, #12]

  uint32_t ctStartT = GetTime();
 80006ec:	f002 f952 	bl	8002994 <HAL_GetTick>
 80006f0:	60b8      	str	r0, [r7, #8]
  BSP_LCD_DrawBitmap(x, y, (uint8_t *)&rombitmap);
 80006f2:	89b9      	ldrh	r1, [r7, #12]
 80006f4:	89fb      	ldrh	r3, [r7, #14]
 80006f6:	4a06      	ldr	r2, [pc, #24]	@ (8000710 <BitmapTest+0x34>)
 80006f8:	4618      	mov	r0, r3
 80006fa:	f001 f983 	bl	8001a04 <BSP_LCD_DrawBitmap>
  return(GetTime() - ctStartT);
 80006fe:	f002 f949 	bl	8002994 <HAL_GetTick>
 8000702:	4602      	mov	r2, r0
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	1ad3      	subs	r3, r2, r3
}
 8000708:	4618      	mov	r0, r3
 800070a:	3710      	adds	r7, #16
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	080098d0 	.word	0x080098d0

08000714 <mainApp>:
#endif /* #if READ_TEST == 1 */
#endif /* #if BITMAP_TEST == 1 */

//-----------------------------------------------------------------------------
void mainApp(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
  #endif
  #endif

  uint32_t t;

  Delay(300);
 800071a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800071e:	f002 f945 	bl	80029ac <HAL_Delay>

  BSP_LCD_Init();
 8000722:	f001 f94f 	bl	80019c4 <BSP_LCD_Init>

  t = random();
 8000726:	f007 fa27 	bl	8007b78 <random>
 800072a:	4603      	mov	r3, r0
 800072c:	607b      	str	r3, [r7, #4]

  Delay(100);
 800072e:	2064      	movs	r0, #100	@ 0x64
 8000730:	f002 f93c 	bl	80029ac <HAL_Delay>
  printf("\r\nDisplay ID = %X\r\n", (unsigned int)BSP_LCD_ReadID());
 8000734:	f001 f9ce 	bl	8001ad4 <BSP_LCD_ReadID>
 8000738:	4603      	mov	r3, r0
 800073a:	4619      	mov	r1, r3
 800073c:	4811      	ldr	r0, [pc, #68]	@ (8000784 <mainApp+0x70>)
 800073e:	f007 fb1b 	bl	8007d78 <iprintf>
  Delay(100);
 8000742:	2064      	movs	r0, #100	@ 0x64
 8000744:	f002 f932 	bl	80029ac <HAL_Delay>

  while(1)
  {
    #ifndef  __CC_ARM
    _impure_ptr->_r48->_rand_next = 0;
 8000748:	4b0f      	ldr	r3, [pc, #60]	@ (8000788 <mainApp+0x74>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800074e:	f04f 0200 	mov.w	r2, #0
 8000752:	f04f 0300 	mov.w	r3, #0
 8000756:	e9c1 2304 	strd	r2, r3, [r1, #16]
//    BSP_LCD_Clear(LCD_COLOR_BLACK);
//    t = CharTest(5000);
//    printf("Char Test (5000 char): %d ms", (int)t);
//    Delay(DELAY_CHAPTER);

    printf("\r\nrunning bitmap test\r\n");
 800075a:	480c      	ldr	r0, [pc, #48]	@ (800078c <mainApp+0x78>)
 800075c:	f007 fb74 	bl	8007e48 <puts>
//    BSP_LCD_Clear(LCD_COLOR_BLACK);
    t = BitmapTest(1);
 8000760:	2001      	movs	r0, #1
 8000762:	f7ff ffbb 	bl	80006dc <BitmapTest>
 8000766:	6078      	str	r0, [r7, #4]
    printf("Bitmap Test (1 bitmap): %d ms", (int)t);
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	4619      	mov	r1, r3
 800076c:	4808      	ldr	r0, [pc, #32]	@ (8000790 <mainApp+0x7c>)
 800076e:	f007 fb03 	bl	8007d78 <iprintf>
    //ClearTest(1);
    Delay(DELAY_CHAPTER);
 8000772:	2064      	movs	r0, #100	@ 0x64
 8000774:	f002 f91a 	bl	80029ac <HAL_Delay>
//    BSP_LCD_DisplayOff();
//    Delay(DELAY_CHAPTER);
//    BSP_LCD_DisplayOn();
//    Delay(DELAY_CHAPTER);

    printf("\r\n");
 8000778:	4806      	ldr	r0, [pc, #24]	@ (8000794 <mainApp+0x80>)
 800077a:	f007 fb65 	bl	8007e48 <puts>
    _impure_ptr->_r48->_rand_next = 0;
 800077e:	bf00      	nop
 8000780:	e7e2      	b.n	8000748 <mainApp+0x34>
 8000782:	bf00      	nop
 8000784:	08008c30 	.word	0x08008c30
 8000788:	24000090 	.word	0x24000090
 800078c:	08008c44 	.word	0x08008c44
 8000790:	08008c5c 	.word	0x08008c5c
 8000794:	08008c7c 	.word	0x08008c7c

08000798 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000798:	b480      	push	{r7}
 800079a:	b085      	sub	sp, #20
 800079c:	af00      	add	r7, sp, #0
 800079e:	60f8      	str	r0, [r7, #12]
 80007a0:	60b9      	str	r1, [r7, #8]
 80007a2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	6819      	ldr	r1, [r3, #0]
 80007a8:	68bb      	ldr	r3, [r7, #8]
 80007aa:	fb03 f203 	mul.w	r2, r3, r3
 80007ae:	4613      	mov	r3, r2
 80007b0:	005b      	lsls	r3, r3, #1
 80007b2:	4413      	add	r3, r2
 80007b4:	43db      	mvns	r3, r3
 80007b6:	ea01 0203 	and.w	r2, r1, r3
 80007ba:	68bb      	ldr	r3, [r7, #8]
 80007bc:	fb03 f303 	mul.w	r3, r3, r3
 80007c0:	6879      	ldr	r1, [r7, #4]
 80007c2:	fb01 f303 	mul.w	r3, r1, r3
 80007c6:	431a      	orrs	r2, r3
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	601a      	str	r2, [r3, #0]
}
 80007cc:	bf00      	nop
 80007ce:	3714      	adds	r7, #20
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr

080007d8 <LcdDirRead>:
/* Half duplex and full duplex mode */

//-----------------------------------------------------------------------------
/* Switch from SPI write mode to SPI read mode, read the dummy bits, modify the SPI speed */
void LcdDirRead(uint32_t DummySize)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b084      	sub	sp, #16
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  uint32_t RxDummy __attribute__((unused));
  __HAL_SPI_DISABLE(&LCD_SPI_HANDLE);   /* stop SPI */
 80007e0:	4b19      	ldr	r3, [pc, #100]	@ (8000848 <LcdDirRead+0x70>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	681a      	ldr	r2, [r3, #0]
 80007e6:	4b18      	ldr	r3, [pc, #96]	@ (8000848 <LcdDirRead+0x70>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	f022 0201 	bic.w	r2, r2, #1
 80007ee:	601a      	str	r2, [r3, #0]
  #if LCD_SPI_MODE == 1
  SPI_1LINE_RX(&LCD_SPI_HANDLE);        /* if half duplex -> change MOSI data direction */
  #endif
  LL_GPIO_SetPinMode(LCD_SCK_GPIO_Port, LCD_SCK_Pin, LL_GPIO_MODE_OUTPUT); /* GPIO mode = output */
 80007f0:	2201      	movs	r2, #1
 80007f2:	2180      	movs	r1, #128	@ 0x80
 80007f4:	4815      	ldr	r0, [pc, #84]	@ (800084c <LcdDirRead+0x74>)
 80007f6:	f7ff ffcf 	bl	8000798 <LL_GPIO_SetPinMode>
  while(DummySize--)
 80007fa:	e009      	b.n	8000810 <LcdDirRead+0x38>
  { /* Dummy pulses */
    HAL_GPIO_WritePin(LCD_SCK_GPIO_Port, LCD_SCK_Pin, 1 - LCD_SPI_DEFSTATE);
 80007fc:	2201      	movs	r2, #1
 80007fe:	2180      	movs	r1, #128	@ 0x80
 8000800:	4812      	ldr	r0, [pc, #72]	@ (800084c <LcdDirRead+0x74>)
 8000802:	f002 fc5b 	bl	80030bc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_SCK_GPIO_Port, LCD_SCK_Pin, LCD_SPI_DEFSTATE);
 8000806:	2200      	movs	r2, #0
 8000808:	2180      	movs	r1, #128	@ 0x80
 800080a:	4810      	ldr	r0, [pc, #64]	@ (800084c <LcdDirRead+0x74>)
 800080c:	f002 fc56 	bl	80030bc <HAL_GPIO_WritePin>
  while(DummySize--)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	1e5a      	subs	r2, r3, #1
 8000814:	607a      	str	r2, [r7, #4]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d1f0      	bne.n	80007fc <LcdDirRead+0x24>
  }
  LL_GPIO_SetPinMode(LCD_SCK_GPIO_Port, LCD_SCK_Pin, LL_GPIO_MODE_ALTERNATE); /* GPIO mode = alternative */
 800081a:	2202      	movs	r2, #2
 800081c:	2180      	movs	r1, #128	@ 0x80
 800081e:	480b      	ldr	r0, [pc, #44]	@ (800084c <LcdDirRead+0x74>)
 8000820:	f7ff ffba 	bl	8000798 <LL_GPIO_SetPinMode>
  #if defined(LCD_SPI_SPD_WRITE) && defined(LCD_SPI_SPD_READ) && (LCD_SPI_SPD_WRITE != LCD_SPI_SPD_READ)
  LCD_SPI_SETBAUDRATE(LCD_SPI_HANDLE, LCD_SPI_SPD_READ);        /* speed change */
  #endif
  LCD_SPI_RXFIFOCLEAR(LCD_SPI_HANDLE, RxDummy);                 /* RX fifo clear */
 8000824:	e003      	b.n	800082e <LcdDirRead+0x56>
 8000826:	4b08      	ldr	r3, [pc, #32]	@ (8000848 <LcdDirRead+0x70>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082c:	60fb      	str	r3, [r7, #12]
 800082e:	4b06      	ldr	r3, [pc, #24]	@ (8000848 <LcdDirRead+0x70>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	695b      	ldr	r3, [r3, #20]
 8000834:	f003 0301 	and.w	r3, r3, #1
 8000838:	2b00      	cmp	r3, #0
 800083a:	d1f4      	bne.n	8000826 <LcdDirRead+0x4e>
}
 800083c:	bf00      	nop
 800083e:	bf00      	nop
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	240001d0 	.word	0x240001d0
 800084c:	58021400 	.word	0x58021400

08000850 <LcdDirWrite>:

//-----------------------------------------------------------------------------
/* Switch from SPI read mode to SPI write mode, modify the SPI speed */
void LcdDirWrite(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  __HAL_SPI_DISABLE(&LCD_SPI_HANDLE);                           /* stop SPI */
 8000854:	4b06      	ldr	r3, [pc, #24]	@ (8000870 <LcdDirWrite+0x20>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	4b05      	ldr	r3, [pc, #20]	@ (8000870 <LcdDirWrite+0x20>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	f022 0201 	bic.w	r2, r2, #1
 8000862:	601a      	str	r2, [r3, #0]
  #if defined(LCD_SPI_SPD_WRITE) && defined(LCD_SPI_SPD_READ) && (LCD_SPI_SPD_WRITE != LCD_SPI_SPD_READ)
  LCD_SPI_SETBAUDRATE(LCD_SPI_HANDLE, LCD_SPI_SPD_WRITE);       /* speed change */
  #endif
}
 8000864:	bf00      	nop
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	240001d0 	.word	0x240001d0

08000874 <LcdSpiMode8>:
#endif /* LCD_SPI_MODE */

//-----------------------------------------------------------------------------
/* Set SPI 8bit mode without HAL_SPI_Init */
static inline void LcdSpiMode8(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  LCD_SPI_SETDATASIZE_8BIT(LCD_SPI_HANDLE);
 8000878:	4b08      	ldr	r3, [pc, #32]	@ (800089c <LcdSpiMode8+0x28>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	689b      	ldr	r3, [r3, #8]
 800087e:	f023 021f 	bic.w	r2, r3, #31
 8000882:	4b06      	ldr	r3, [pc, #24]	@ (800089c <LcdSpiMode8+0x28>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	f042 0207 	orr.w	r2, r2, #7
 800088a:	609a      	str	r2, [r3, #8]
  LCD_SPI_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
 800088c:	4b03      	ldr	r3, [pc, #12]	@ (800089c <LcdSpiMode8+0x28>)
 800088e:	2207      	movs	r2, #7
 8000890:	60da      	str	r2, [r3, #12]
}
 8000892:	bf00      	nop
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr
 800089c:	240001d0 	.word	0x240001d0

080008a0 <LcdSpiMode16>:

/* Set SPI 16bit mode without HAL_SPI_Init */
static inline void LcdSpiMode16(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  LCD_SPI_SETDATASIZE_16BIT(LCD_SPI_HANDLE);
 80008a4:	4b08      	ldr	r3, [pc, #32]	@ (80008c8 <LcdSpiMode16+0x28>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	689b      	ldr	r3, [r3, #8]
 80008aa:	f023 021f 	bic.w	r2, r3, #31
 80008ae:	4b06      	ldr	r3, [pc, #24]	@ (80008c8 <LcdSpiMode16+0x28>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f042 020f 	orr.w	r2, r2, #15
 80008b6:	609a      	str	r2, [r3, #8]
  LCD_SPI_HANDLE.Init.DataSize = SPI_DATASIZE_16BIT;
 80008b8:	4b03      	ldr	r3, [pc, #12]	@ (80008c8 <LcdSpiMode16+0x28>)
 80008ba:	220f      	movs	r2, #15
 80008bc:	60da      	str	r2, [r3, #12]
}
 80008be:	bf00      	nop
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr
 80008c8:	240001d0 	.word	0x240001d0

080008cc <LCDWriteFillMultiData8and16>:
/* Wrtite fill and multi data to Lcd (8 and 16 bit mode)
   - pData: 8 or 16 bits data pointer
   - Size: data number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDWriteFillMultiData8and16(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b086      	sub	sp, #24
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	60f8      	str	r0, [r7, #12]
 80008d4:	60b9      	str	r1, [r7, #8]
 80008d6:	607a      	str	r2, [r7, #4]
  if(Mode & LCD_IO_DATA8)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	f003 0310 	and.w	r3, r3, #16
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d002      	beq.n	80008e8 <LCDWriteFillMultiData8and16+0x1c>
    LcdSpiMode8();
 80008e2:	f7ff ffc7 	bl	8000874 <LcdSpiMode8>
 80008e6:	e001      	b.n	80008ec <LCDWriteFillMultiData8and16+0x20>
  else
    LcdSpiMode16();
 80008e8:	f7ff ffda 	bl	80008a0 <LcdSpiMode16>
    LcdDmaWaitEnd(Mode & LCD_IO_MULTIDATA);
  }
  else
  #endif
  { /* not DMA mode */
    if(Mode & LCD_IO_FILL)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d035      	beq.n	8000962 <LCDWriteFillMultiData8and16+0x96>
    { /* fill */
      while(Size--) /* fill 8 and 16bit */
 80008f6:	e006      	b.n	8000906 <LCDWriteFillMultiData8and16+0x3a>
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)pData, 1, LCD_SPI_TIMEOUT);
 80008f8:	f04f 33ff 	mov.w	r3, #4294967295
 80008fc:	2201      	movs	r2, #1
 80008fe:	68f9      	ldr	r1, [r7, #12]
 8000900:	481e      	ldr	r0, [pc, #120]	@ (800097c <LCDWriteFillMultiData8and16+0xb0>)
 8000902:	f005 fa7b 	bl	8005dfc <HAL_SPI_Transmit>
      while(Size--) /* fill 8 and 16bit */
 8000906:	68bb      	ldr	r3, [r7, #8]
 8000908:	1e5a      	subs	r2, r3, #1
 800090a:	60ba      	str	r2, [r7, #8]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d1f3      	bne.n	80008f8 <LCDWriteFillMultiData8and16+0x2c>
 8000910:	e02a      	b.n	8000968 <LCDWriteFillMultiData8and16+0x9c>
    else
    { /* multidata */
      uint32_t trsize;
      while(Size)
      {
        if(Size > DMA_MAXSIZE)
 8000912:	68bb      	ldr	r3, [r7, #8]
 8000914:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000918:	4293      	cmp	r3, r2
 800091a:	d907      	bls.n	800092c <LCDWriteFillMultiData8and16+0x60>
        {
          trsize = DMA_MAXSIZE;
 800091c:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8000920:	617b      	str	r3, [r7, #20]
          Size -= DMA_MAXSIZE;
 8000922:	68ba      	ldr	r2, [r7, #8]
 8000924:	4b16      	ldr	r3, [pc, #88]	@ (8000980 <LCDWriteFillMultiData8and16+0xb4>)
 8000926:	4413      	add	r3, r2
 8000928:	60bb      	str	r3, [r7, #8]
 800092a:	e003      	b.n	8000934 <LCDWriteFillMultiData8and16+0x68>
        }
        else
        {
          trsize = Size;
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	617b      	str	r3, [r7, #20]
          Size = 0;
 8000930:	2300      	movs	r3, #0
 8000932:	60bb      	str	r3, [r7, #8]
        }
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, pData, trsize, LCD_SPI_TIMEOUT);
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	b29a      	uxth	r2, r3
 8000938:	f04f 33ff 	mov.w	r3, #4294967295
 800093c:	68f9      	ldr	r1, [r7, #12]
 800093e:	480f      	ldr	r0, [pc, #60]	@ (800097c <LCDWriteFillMultiData8and16+0xb0>)
 8000940:	f005 fa5c 	bl	8005dfc <HAL_SPI_Transmit>
        if(Mode & LCD_IO_DATA8)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	f003 0310 	and.w	r3, r3, #16
 800094a:	2b00      	cmp	r3, #0
 800094c:	d004      	beq.n	8000958 <LCDWriteFillMultiData8and16+0x8c>
          pData += trsize;
 800094e:	68fa      	ldr	r2, [r7, #12]
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	4413      	add	r3, r2
 8000954:	60fb      	str	r3, [r7, #12]
 8000956:	e004      	b.n	8000962 <LCDWriteFillMultiData8and16+0x96>
        else
          pData += (trsize << 1);
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	005b      	lsls	r3, r3, #1
 800095c:	68fa      	ldr	r2, [r7, #12]
 800095e:	4413      	add	r3, r2
 8000960:	60fb      	str	r3, [r7, #12]
      while(Size)
 8000962:	68bb      	ldr	r3, [r7, #8]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d1d4      	bne.n	8000912 <LCDWriteFillMultiData8and16+0x46>
      }
    }
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000968:	2201      	movs	r2, #1
 800096a:	2108      	movs	r1, #8
 800096c:	4805      	ldr	r0, [pc, #20]	@ (8000984 <LCDWriteFillMultiData8and16+0xb8>)
 800096e:	f002 fba5 	bl	80030bc <HAL_GPIO_WritePin>
    LcdTransEnd();
  }
}
 8000972:	bf00      	nop
 8000974:	3718      	adds	r7, #24
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	240001d0 	.word	0x240001d0
 8000980:	ffff0002 	.word	0xffff0002
 8000984:	58021000 	.word	0x58021000

08000988 <LCDWriteFillMultiData16to24>:
/* Wrtite fill and multi data to Lcd (convert RGB16 bit (5-6-5) to RGB24 bit (8-8-8) mode, no dma capability)
   - pData: RGB 16 bits data pointer
   - Size: data number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDWriteFillMultiData16to24(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b086      	sub	sp, #24
 800098c:	af00      	add	r7, sp, #0
 800098e:	60f8      	str	r0, [r7, #12]
 8000990:	60b9      	str	r1, [r7, #8]
 8000992:	607a      	str	r2, [r7, #4]
  LcdSpiMode8();
 8000994:	f7ff ff6e 	bl	8000874 <LcdSpiMode8>
  else
  #endif
  { /* not DMA mode */
    #if LCD_RGB24_BUFFSIZE == 0
    uint32_t rgb888;
    if(Mode & LCD_IO_FILL)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d03b      	beq.n	8000a1a <LCDWriteFillMultiData16to24+0x92>
    { /* fill 16bit to 24bit */
      rgb888 = RGB565TO888(*(uint16_t *)pData);
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	881b      	ldrh	r3, [r3, #0]
 80009a6:	021b      	lsls	r3, r3, #8
 80009a8:	f403 0278 	and.w	r2, r3, #16252928	@ 0xf80000
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	881b      	ldrh	r3, [r3, #0]
 80009b0:	015b      	lsls	r3, r3, #5
 80009b2:	f403 437c 	and.w	r3, r3, #64512	@ 0xfc00
 80009b6:	431a      	orrs	r2, r3
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	881b      	ldrh	r3, [r3, #0]
 80009bc:	00db      	lsls	r3, r3, #3
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	4313      	orrs	r3, r2
 80009c2:	617b      	str	r3, [r7, #20]
      while(Size--)
 80009c4:	e007      	b.n	80009d6 <LCDWriteFillMultiData16to24+0x4e>
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)&rgb888, 3, LCD_SPI_TIMEOUT);
 80009c6:	f107 0114 	add.w	r1, r7, #20
 80009ca:	f04f 33ff 	mov.w	r3, #4294967295
 80009ce:	2203      	movs	r2, #3
 80009d0:	4819      	ldr	r0, [pc, #100]	@ (8000a38 <LCDWriteFillMultiData16to24+0xb0>)
 80009d2:	f005 fa13 	bl	8005dfc <HAL_SPI_Transmit>
      while(Size--)
 80009d6:	68bb      	ldr	r3, [r7, #8]
 80009d8:	1e5a      	subs	r2, r3, #1
 80009da:	60ba      	str	r2, [r7, #8]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d1f2      	bne.n	80009c6 <LCDWriteFillMultiData16to24+0x3e>
 80009e0:	e020      	b.n	8000a24 <LCDWriteFillMultiData16to24+0x9c>
    }
    else
    { /* multidata 16bit to 24bit */
      while(Size--)
      {
        rgb888 = RGB565TO888(*(uint16_t *)pData);
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	881b      	ldrh	r3, [r3, #0]
 80009e6:	021b      	lsls	r3, r3, #8
 80009e8:	f403 0278 	and.w	r2, r3, #16252928	@ 0xf80000
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	881b      	ldrh	r3, [r3, #0]
 80009f0:	015b      	lsls	r3, r3, #5
 80009f2:	f403 437c 	and.w	r3, r3, #64512	@ 0xfc00
 80009f6:	431a      	orrs	r2, r3
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	881b      	ldrh	r3, [r3, #0]
 80009fc:	00db      	lsls	r3, r3, #3
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	4313      	orrs	r3, r2
 8000a02:	617b      	str	r3, [r7, #20]
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)&rgb888, 3, LCD_SPI_TIMEOUT);
 8000a04:	f107 0114 	add.w	r1, r7, #20
 8000a08:	f04f 33ff 	mov.w	r3, #4294967295
 8000a0c:	2203      	movs	r2, #3
 8000a0e:	480a      	ldr	r0, [pc, #40]	@ (8000a38 <LCDWriteFillMultiData16to24+0xb0>)
 8000a10:	f005 f9f4 	bl	8005dfc <HAL_SPI_Transmit>
        pData+=2;
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	3302      	adds	r3, #2
 8000a18:	60fb      	str	r3, [r7, #12]
      while(Size--)
 8000a1a:	68bb      	ldr	r3, [r7, #8]
 8000a1c:	1e5a      	subs	r2, r3, #1
 8000a1e:	60ba      	str	r2, [r7, #8]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d1de      	bne.n	80009e2 <LCDWriteFillMultiData16to24+0x5a>
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, lcd_rgb24_buffer, trsize * 3, LCD_SPI_TIMEOUT);
        pData += trsize << 1;
      }
    }
    #endif /* #elif LCD_RGB24_BUFFSIZE > 0 */
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000a24:	2201      	movs	r2, #1
 8000a26:	2108      	movs	r1, #8
 8000a28:	4804      	ldr	r0, [pc, #16]	@ (8000a3c <LCDWriteFillMultiData16to24+0xb4>)
 8000a2a:	f002 fb47 	bl	80030bc <HAL_GPIO_WritePin>
    LcdTransEnd();
  }
}
 8000a2e:	bf00      	nop
 8000a30:	3718      	adds	r7, #24
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	240001d0 	.word	0x240001d0
 8000a3c:	58021000 	.word	0x58021000

08000a40 <LCDReadMultiData8and16>:
/* Read data from Lcd
   - pData: 8 or 16 bits data pointer
   - Size: data number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDReadMultiData8and16(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60f8      	str	r0, [r7, #12]
 8000a48:	60b9      	str	r1, [r7, #8]
 8000a4a:	607a      	str	r2, [r7, #4]
  if(Mode & LCD_IO_DATA8)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	f003 0310 	and.w	r3, r3, #16
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d002      	beq.n	8000a5c <LCDReadMultiData8and16+0x1c>
    LcdSpiMode8();
 8000a56:	f7ff ff0d 	bl	8000874 <LcdSpiMode8>
 8000a5a:	e02a      	b.n	8000ab2 <LCDReadMultiData8and16+0x72>
  else
    LcdSpiMode16();
 8000a5c:	f7ff ff20 	bl	80008a0 <LcdSpiMode16>
  }
  else
  #endif
  { /* not DMA mode */
    uint32_t trsize;
    while(Size)
 8000a60:	e027      	b.n	8000ab2 <LCDReadMultiData8and16+0x72>
    {
      if(Size > DMA_MAXSIZE)
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d907      	bls.n	8000a7c <LCDReadMultiData8and16+0x3c>
      {
        trsize = DMA_MAXSIZE;
 8000a6c:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8000a70:	617b      	str	r3, [r7, #20]
        Size -= DMA_MAXSIZE;
 8000a72:	68ba      	ldr	r2, [r7, #8]
 8000a74:	4b16      	ldr	r3, [pc, #88]	@ (8000ad0 <LCDReadMultiData8and16+0x90>)
 8000a76:	4413      	add	r3, r2
 8000a78:	60bb      	str	r3, [r7, #8]
 8000a7a:	e003      	b.n	8000a84 <LCDReadMultiData8and16+0x44>
      }
      else
      {
        trsize = Size;
 8000a7c:	68bb      	ldr	r3, [r7, #8]
 8000a7e:	617b      	str	r3, [r7, #20]
        Size = 0;
 8000a80:	2300      	movs	r3, #0
 8000a82:	60bb      	str	r3, [r7, #8]
      }
      HAL_SPI_Receive(&LCD_SPI_HANDLE, pData, trsize, LCD_SPI_TIMEOUT);
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	b29a      	uxth	r2, r3
 8000a88:	f04f 33ff 	mov.w	r3, #4294967295
 8000a8c:	68f9      	ldr	r1, [r7, #12]
 8000a8e:	4811      	ldr	r0, [pc, #68]	@ (8000ad4 <LCDReadMultiData8and16+0x94>)
 8000a90:	f005 fba2 	bl	80061d8 <HAL_SPI_Receive>
      if(Mode & LCD_IO_DATA8)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	f003 0310 	and.w	r3, r3, #16
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d004      	beq.n	8000aa8 <LCDReadMultiData8and16+0x68>
        pData += trsize;
 8000a9e:	68fa      	ldr	r2, [r7, #12]
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	4413      	add	r3, r2
 8000aa4:	60fb      	str	r3, [r7, #12]
 8000aa6:	e004      	b.n	8000ab2 <LCDReadMultiData8and16+0x72>
      else
        pData += (trsize << 1);
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	005b      	lsls	r3, r3, #1
 8000aac:	68fa      	ldr	r2, [r7, #12]
 8000aae:	4413      	add	r3, r2
 8000ab0:	60fb      	str	r3, [r7, #12]
    while(Size)
 8000ab2:	68bb      	ldr	r3, [r7, #8]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d1d4      	bne.n	8000a62 <LCDReadMultiData8and16+0x22>
    }
    LcdDirWrite();
 8000ab8:	f7ff feca 	bl	8000850 <LcdDirWrite>
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000abc:	2201      	movs	r2, #1
 8000abe:	2108      	movs	r1, #8
 8000ac0:	4805      	ldr	r0, [pc, #20]	@ (8000ad8 <LCDReadMultiData8and16+0x98>)
 8000ac2:	f002 fafb 	bl	80030bc <HAL_GPIO_WritePin>
    LcdTransEnd();
  }
}
 8000ac6:	bf00      	nop
 8000ac8:	3718      	adds	r7, #24
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	ffff0002 	.word	0xffff0002
 8000ad4:	240001d0 	.word	0x240001d0
 8000ad8:	58021000 	.word	0x58021000

08000adc <LCDReadMultiData24to16>:
/* Read 24bit (8-8-8) RGB data from LCD, and convert to 16bit (5-6-5) RGB data
   - pData: 16 bits RGB data pointer
   - Size: pixel number
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCDReadMultiData24to16(uint8_t * pData, uint32_t Size, uint32_t Mode)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b086      	sub	sp, #24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	60f8      	str	r0, [r7, #12]
 8000ae4:	60b9      	str	r1, [r7, #8]
 8000ae6:	607a      	str	r2, [r7, #4]
  LcdSpiMode8();
 8000ae8:	f7ff fec4 	bl	8000874 <LcdSpiMode8>
  else
  #endif
  { /* not DMA mode */
    #if LCD_RGB24_BUFFSIZE == 0
    uint32_t rgb888;
    while(Size--)
 8000aec:	e022      	b.n	8000b34 <LCDReadMultiData24to16+0x58>
    {
      HAL_SPI_Receive(&LCD_SPI_HANDLE, (uint8_t *)&rgb888, 3, LCD_SPI_TIMEOUT);
 8000aee:	f107 0114 	add.w	r1, r7, #20
 8000af2:	f04f 33ff 	mov.w	r3, #4294967295
 8000af6:	2203      	movs	r2, #3
 8000af8:	4816      	ldr	r0, [pc, #88]	@ (8000b54 <LCDReadMultiData24to16+0x78>)
 8000afa:	f005 fb6d 	bl	80061d8 <HAL_SPI_Receive>
      *(uint16_t *)pData = RGB888TO565(rgb888);
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	0a1b      	lsrs	r3, r3, #8
 8000b02:	b29a      	uxth	r2, r3
 8000b04:	4b14      	ldr	r3, [pc, #80]	@ (8000b58 <LCDReadMultiData24to16+0x7c>)
 8000b06:	4013      	ands	r3, r2
 8000b08:	b29a      	uxth	r2, r3
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	095b      	lsrs	r3, r3, #5
 8000b0e:	b29b      	uxth	r3, r3
 8000b10:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8000b14:	b29b      	uxth	r3, r3
 8000b16:	4313      	orrs	r3, r2
 8000b18:	b29a      	uxth	r2, r3
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	08db      	lsrs	r3, r3, #3
 8000b1e:	b29b      	uxth	r3, r3
 8000b20:	f003 031f 	and.w	r3, r3, #31
 8000b24:	b29b      	uxth	r3, r3
 8000b26:	4313      	orrs	r3, r2
 8000b28:	b29a      	uxth	r2, r3
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	801a      	strh	r2, [r3, #0]
      pData += 2;
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	3302      	adds	r3, #2
 8000b32:	60fb      	str	r3, [r7, #12]
    while(Size--)
 8000b34:	68bb      	ldr	r3, [r7, #8]
 8000b36:	1e5a      	subs	r2, r3, #1
 8000b38:	60ba      	str	r2, [r7, #8]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d1d7      	bne.n	8000aee <LCDReadMultiData24to16+0x12>
      HAL_SPI_Receive(&LCD_SPI_HANDLE, lcd_rgb24_buffer, trsize * 3, LCD_SPI_TIMEOUT);
      BitmapConvert24to16(lcd_rgb24_buffer, (uint16_t *)pData, trsize);
      pData += (trsize << 1);
    }
    #endif
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000b3e:	2201      	movs	r2, #1
 8000b40:	2108      	movs	r1, #8
 8000b42:	4806      	ldr	r0, [pc, #24]	@ (8000b5c <LCDReadMultiData24to16+0x80>)
 8000b44:	f002 faba 	bl	80030bc <HAL_GPIO_WritePin>
    LcdDirWrite();
 8000b48:	f7ff fe82 	bl	8000850 <LcdDirWrite>
    LcdTransEnd();
  }
}
 8000b4c:	bf00      	nop
 8000b4e:	3718      	adds	r7, #24
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	240001d0 	.word	0x240001d0
 8000b58:	fffff800 	.word	0xfffff800
 8000b5c:	58021000 	.word	0x58021000

08000b60 <LCD_Delay>:
//=============================================================================
/* Public functions */

/* n millisec delay */
void LCD_Delay(uint32_t Delay)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  #ifndef  osCMSIS
  HAL_Delay(Delay);
 8000b68:	6878      	ldr	r0, [r7, #4]
 8000b6a:	f001 ff1f 	bl	80029ac <HAL_Delay>
  #else
  osDelay(Delay);
  #endif
}
 8000b6e:	bf00      	nop
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <LCD_IO_Bl_OnOff>:

/* Backlight on-off (Bl=0 -> off, Bl=1 -> on) */
//-----------------------------------------------------------------------------
void LCD_IO_Bl_OnOff(uint8_t Bl)
{
 8000b76:	b480      	push	{r7}
 8000b78:	b083      	sub	sp, #12
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_SET);
    #elif LCD_BLON == 1
    HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
    #endif
  #endif
}
 8000b80:	bf00      	nop
 8000b82:	370c      	adds	r7, #12
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr

08000b8c <LCD_IO_Init>:

//-----------------------------------------------------------------------------
/* Lcd IO init, reset, spi speed init, get the freertos task id */
void LCD_IO_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  #if defined(LCD_RST_GPIO_Port) && defined (LCD_RST_Pin)
  LCD_Delay(50);
 8000b90:	2032      	movs	r0, #50	@ 0x32
 8000b92:	f7ff ffe5 	bl	8000b60 <LCD_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2110      	movs	r1, #16
 8000b9a:	480c      	ldr	r0, [pc, #48]	@ (8000bcc <LCD_IO_Init+0x40>)
 8000b9c:	f002 fa8e 	bl	80030bc <HAL_GPIO_WritePin>
  LCD_Delay(50);
 8000ba0:	2032      	movs	r0, #50	@ 0x32
 8000ba2:	f7ff ffdd 	bl	8000b60 <LCD_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	2110      	movs	r1, #16
 8000baa:	4808      	ldr	r0, [pc, #32]	@ (8000bcc <LCD_IO_Init+0x40>)
 8000bac:	f002 fa86 	bl	80030bc <HAL_GPIO_WritePin>
  #endif
  LCD_Delay(10);
 8000bb0:	200a      	movs	r0, #10
 8000bb2:	f7ff ffd5 	bl	8000b60 <LCD_Delay>
  #if defined(LCD_SPI_SPD_WRITE)
  LCD_SPI_SETBAUDRATE(LCD_SPI_HANDLE, LCD_SPI_SPD_WRITE);
 8000bb6:	4b06      	ldr	r3, [pc, #24]	@ (8000bd0 <LCD_IO_Init+0x44>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	689a      	ldr	r2, [r3, #8]
 8000bbc:	4b04      	ldr	r3, [pc, #16]	@ (8000bd0 <LCD_IO_Init+0x44>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f022 42e0 	bic.w	r2, r2, #1879048192	@ 0x70000000
 8000bc4:	609a      	str	r2, [r3, #8]
  #endif
  LcdTransInit();
}
 8000bc6:	bf00      	nop
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	58021000 	.word	0x58021000
 8000bd0:	240001d0 	.word	0x240001d0

08000bd4 <LCD_IO_Transaction>:
   - pData: 8 or 16 bits data pointer
   - Size: data number
   - DummySize: dummy byte number at read
   - Mode: 8 or 16 or 24 bit mode, write or read, fill or multidata (see the LCD_IO_... defines in lcd_io.h file) */
void LCD_IO_Transaction(uint16_t Cmd, uint8_t *pData, uint32_t Size, uint32_t DummySize, uint32_t Mode)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	60b9      	str	r1, [r7, #8]
 8000bdc:	607a      	str	r2, [r7, #4]
 8000bde:	603b      	str	r3, [r7, #0]
 8000be0:	4603      	mov	r3, r0
 8000be2:	81fb      	strh	r3, [r7, #14]
  #if LCD_SPI_MODE == 0  /* only TX mode */
  if(Mode & LCD_IO_READ)
    return;
  #endif

  LcdTransStart();
 8000be4:	4b33      	ldr	r3, [pc, #204]	@ (8000cb4 <LCD_IO_Transaction+0xe0>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d1fb      	bne.n	8000be4 <LCD_IO_Transaction+0x10>
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000bec:	2200      	movs	r2, #0
 8000bee:	2108      	movs	r1, #8
 8000bf0:	4831      	ldr	r0, [pc, #196]	@ (8000cb8 <LCD_IO_Transaction+0xe4>)
 8000bf2:	f002 fa63 	bl	80030bc <HAL_GPIO_WritePin>

  /* Command write */
  if(Mode & LCD_IO_CMD8)
 8000bf6:	69bb      	ldr	r3, [r7, #24]
 8000bf8:	f003 0301 	and.w	r3, r3, #1
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d002      	beq.n	8000c06 <LCD_IO_Transaction+0x32>
    LcdSpiMode8();
 8000c00:	f7ff fe38 	bl	8000874 <LcdSpiMode8>
 8000c04:	e006      	b.n	8000c14 <LCD_IO_Transaction+0x40>
  else if(Mode & LCD_IO_CMD16)
 8000c06:	69bb      	ldr	r3, [r7, #24]
 8000c08:	f003 0302 	and.w	r3, r3, #2
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <LCD_IO_Transaction+0x40>
    LcdSpiMode16();
 8000c10:	f7ff fe46 	bl	80008a0 <LcdSpiMode16>
  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 8000c14:	2200      	movs	r2, #0
 8000c16:	2120      	movs	r1, #32
 8000c18:	4827      	ldr	r0, [pc, #156]	@ (8000cb8 <LCD_IO_Transaction+0xe4>)
 8000c1a:	f002 fa4f 	bl	80030bc <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&LCD_SPI_HANDLE, (uint8_t *)&Cmd, 1, LCD_SPI_TIMEOUT); /* CMD write */
 8000c1e:	f107 010e 	add.w	r1, r7, #14
 8000c22:	f04f 33ff 	mov.w	r3, #4294967295
 8000c26:	2201      	movs	r2, #1
 8000c28:	4824      	ldr	r0, [pc, #144]	@ (8000cbc <LCD_IO_Transaction+0xe8>)
 8000c2a:	f005 f8e7 	bl	8005dfc <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_SET);
 8000c2e:	2201      	movs	r2, #1
 8000c30:	2120      	movs	r1, #32
 8000c32:	4821      	ldr	r0, [pc, #132]	@ (8000cb8 <LCD_IO_Transaction+0xe4>)
 8000c34:	f002 fa42 	bl	80030bc <HAL_GPIO_WritePin>

  if(Size == 0)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d105      	bne.n	8000c4a <LCD_IO_Transaction+0x76>
  { /* only command byte or word */
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000c3e:	2201      	movs	r2, #1
 8000c40:	2108      	movs	r1, #8
 8000c42:	481d      	ldr	r0, [pc, #116]	@ (8000cb8 <LCD_IO_Transaction+0xe4>)
 8000c44:	f002 fa3a 	bl	80030bc <HAL_GPIO_WritePin>
    LcdTransEnd();
    return;
 8000c48:	e030      	b.n	8000cac <LCD_IO_Transaction+0xd8>
  }

  /* Datas write or read */
  if(Mode & LCD_IO_WRITE)
 8000c4a:	69bb      	ldr	r3, [r7, #24]
 8000c4c:	f003 0304 	and.w	r3, r3, #4
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d010      	beq.n	8000c76 <LCD_IO_Transaction+0xa2>
  { /* Write Lcd */
    if(Mode & LCD_IO_DATA16TO24)
 8000c54:	69bb      	ldr	r3, [r7, #24]
 8000c56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d005      	beq.n	8000c6a <LCD_IO_Transaction+0x96>
      LCDWriteFillMultiData16to24(pData, Size, Mode);
 8000c5e:	69ba      	ldr	r2, [r7, #24]
 8000c60:	6879      	ldr	r1, [r7, #4]
 8000c62:	68b8      	ldr	r0, [r7, #8]
 8000c64:	f7ff fe90 	bl	8000988 <LCDWriteFillMultiData16to24>
 8000c68:	e020      	b.n	8000cac <LCD_IO_Transaction+0xd8>
    else
      LCDWriteFillMultiData8and16(pData, Size, Mode);
 8000c6a:	69ba      	ldr	r2, [r7, #24]
 8000c6c:	6879      	ldr	r1, [r7, #4]
 8000c6e:	68b8      	ldr	r0, [r7, #8]
 8000c70:	f7ff fe2c 	bl	80008cc <LCDWriteFillMultiData8and16>
 8000c74:	e01a      	b.n	8000cac <LCD_IO_Transaction+0xd8>
  }
  #if LCD_SPI_MODE != 0
  else if(Mode & LCD_IO_READ)
 8000c76:	69bb      	ldr	r3, [r7, #24]
 8000c78:	f003 0308 	and.w	r3, r3, #8
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d015      	beq.n	8000cac <LCD_IO_Transaction+0xd8>
  { /* Read LCD */
    LcdDirRead((DummySize << 3) + LCD_SCK_EXTRACLK);
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	00db      	lsls	r3, r3, #3
 8000c84:	3301      	adds	r3, #1
 8000c86:	4618      	mov	r0, r3
 8000c88:	f7ff fda6 	bl	80007d8 <LcdDirRead>
    if(Mode & LCD_IO_DATA24TO16)
 8000c8c:	69bb      	ldr	r3, [r7, #24]
 8000c8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d005      	beq.n	8000ca2 <LCD_IO_Transaction+0xce>
      LCDReadMultiData24to16(pData, Size, Mode);
 8000c96:	69ba      	ldr	r2, [r7, #24]
 8000c98:	6879      	ldr	r1, [r7, #4]
 8000c9a:	68b8      	ldr	r0, [r7, #8]
 8000c9c:	f7ff ff1e 	bl	8000adc <LCDReadMultiData24to16>
 8000ca0:	e004      	b.n	8000cac <LCD_IO_Transaction+0xd8>
    else
      LCDReadMultiData8and16(pData, Size, Mode);
 8000ca2:	69ba      	ldr	r2, [r7, #24]
 8000ca4:	6879      	ldr	r1, [r7, #4]
 8000ca6:	68b8      	ldr	r0, [r7, #8]
 8000ca8:	f7ff feca 	bl	8000a40 <LCDReadMultiData8and16>
  }
  #endif /* #if LCD_SPI_MODE != 0 */
}
 8000cac:	3710      	adds	r7, #16
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	240000fc 	.word	0x240000fc
 8000cb8:	58021000 	.word	0x58021000
 8000cbc:	240001d0 	.word	0x240001d0

08000cc0 <st7789_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void st7789_DisplayOn(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af02      	add	r7, sp, #8
  LCD_IO_Bl_OnOff(1);
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	f7ff ff55 	bl	8000b76 <LCD_IO_Bl_OnOff>
  LCD_IO_WriteCmd8MultipleData8(ST7789_SLPOUT, NULL, 0);    /* Exit Sleep */
 8000ccc:	2395      	movs	r3, #149	@ 0x95
 8000cce:	9300      	str	r3, [sp, #0]
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	2011      	movs	r0, #17
 8000cd8:	f7ff ff7c 	bl	8000bd4 <LCD_IO_Transaction>
}
 8000cdc:	bf00      	nop
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <st7789_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void st7789_DisplayOff(void)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b082      	sub	sp, #8
 8000ce6:	af02      	add	r7, sp, #8
  LCD_IO_WriteCmd8MultipleData8(ST7789_SLPIN, NULL, 0);     /* Sleep */
 8000ce8:	2395      	movs	r3, #149	@ 0x95
 8000cea:	9300      	str	r3, [sp, #0]
 8000cec:	2300      	movs	r3, #0
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	2010      	movs	r0, #16
 8000cf4:	f7ff ff6e 	bl	8000bd4 <LCD_IO_Transaction>
  LCD_IO_Bl_OnOff(0);
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	f7ff ff3c 	bl	8000b76 <LCD_IO_Bl_OnOff>
}
 8000cfe:	bf00      	nop
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}

08000d04 <st7789_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t st7789_GetLcdPixelWidth(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  return ST7789_SIZE_X;
 8000d08:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr

08000d16 <st7789_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t st7789_GetLcdPixelHeight(void)
{
 8000d16:	b480      	push	{r7}
 8000d18:	af00      	add	r7, sp, #0
  return ST7789_SIZE_Y;
 8000d1a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr

08000d28 <st7789_ReadID>:
  * @brief  Get the ST7789 ID.
  * @param  None
  * @retval The ST7789 ID
  */
uint32_t st7789_ReadID(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b084      	sub	sp, #16
 8000d2c:	af02      	add	r7, sp, #8
  uint32_t dt = 0;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	607b      	str	r3, [r7, #4]
  LCD_IO_ReadCmd8MultipleData8(0xD3, (uint8_t *)&dt, 3, 1);
 8000d32:	1d39      	adds	r1, r7, #4
 8000d34:	2399      	movs	r3, #153	@ 0x99
 8000d36:	9300      	str	r3, [sp, #0]
 8000d38:	2301      	movs	r3, #1
 8000d3a:	2203      	movs	r2, #3
 8000d3c:	20d3      	movs	r0, #211	@ 0xd3
 8000d3e:	f7ff ff49 	bl	8000bd4 <LCD_IO_Transaction>
  return dt;
 8000d42:	687b      	ldr	r3, [r7, #4]
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <st7789_Init>:

//-----------------------------------------------------------------------------
void st7789_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af02      	add	r7, sp, #8
  if((Is_st7789_Initialized & ST7789_LCD_INITIALIZED) == 0)
 8000d52:	4b75      	ldr	r3, [pc, #468]	@ (8000f28 <st7789_Init+0x1dc>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	f003 0301 	and.w	r3, r3, #1
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d115      	bne.n	8000d8a <st7789_Init+0x3e>
  {
    Is_st7789_Initialized |= ST7789_LCD_INITIALIZED;
 8000d5e:	4b72      	ldr	r3, [pc, #456]	@ (8000f28 <st7789_Init+0x1dc>)
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	f043 0301 	orr.w	r3, r3, #1
 8000d66:	b2da      	uxtb	r2, r3
 8000d68:	4b6f      	ldr	r3, [pc, #444]	@ (8000f28 <st7789_Init+0x1dc>)
 8000d6a:	701a      	strb	r2, [r3, #0]
    if((Is_st7789_Initialized & ST7789_IO_INITIALIZED) == 0)
 8000d6c:	4b6e      	ldr	r3, [pc, #440]	@ (8000f28 <st7789_Init+0x1dc>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	f003 0302 	and.w	r3, r3, #2
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d101      	bne.n	8000d7c <st7789_Init+0x30>
      LCD_IO_Init();
 8000d78:	f7ff ff08 	bl	8000b8c <LCD_IO_Init>
    Is_st7789_Initialized |= ST7789_IO_INITIALIZED;
 8000d7c:	4b6a      	ldr	r3, [pc, #424]	@ (8000f28 <st7789_Init+0x1dc>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	f043 0302 	orr.w	r3, r3, #2
 8000d84:	b2da      	uxtb	r2, r3
 8000d86:	4b68      	ldr	r3, [pc, #416]	@ (8000f28 <st7789_Init+0x1dc>)
 8000d88:	701a      	strb	r2, [r3, #0]
  }

  LCD_Delay(50);
 8000d8a:	2032      	movs	r0, #50	@ 0x32
 8000d8c:	f7ff fee8 	bl	8000b60 <LCD_Delay>
  LCD_IO_WriteCmd8MultipleData8(ST7789_SWRESET, NULL, 0);
 8000d90:	2395      	movs	r3, #149	@ 0x95
 8000d92:	9300      	str	r3, [sp, #0]
 8000d94:	2300      	movs	r3, #0
 8000d96:	2200      	movs	r2, #0
 8000d98:	2100      	movs	r1, #0
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	f7ff ff1a 	bl	8000bd4 <LCD_IO_Transaction>
  LCD_Delay(150);
 8000da0:	2096      	movs	r0, #150	@ 0x96
 8000da2:	f7ff fedd 	bl	8000b60 <LCD_Delay>

  /* color mode (16 or 24 bit) */
  #if ST7789_WRITEBITDEPTH == 16
  // RGB 16 bit depth
  LCD_IO_WriteCmd8MultipleData8(ST7789_PIXFMT, (uint8_t *)"\x55", 1);
 8000da6:	2395      	movs	r3, #149	@ 0x95
 8000da8:	9300      	str	r3, [sp, #0]
 8000daa:	2300      	movs	r3, #0
 8000dac:	2201      	movs	r2, #1
 8000dae:	495f      	ldr	r1, [pc, #380]	@ (8000f2c <st7789_Init+0x1e0>)
 8000db0:	203a      	movs	r0, #58	@ 0x3a
 8000db2:	f7ff ff0f 	bl	8000bd4 <LCD_IO_Transaction>
  #elif ST7789_WRITEBITDEPTH == 24
  LCD_IO_WriteCmd8MultipleData8(ST7789_PIXFMT, (uint8_t *)"\x66", 1);
  #endif
  LCD_Delay(50);
 8000db6:	2032      	movs	r0, #50	@ 0x32
 8000db8:	f7ff fed2 	bl	8000b60 <LCD_Delay>

  // begin my code

  // write to cscon
  LCD_IO_WriteCmd8MultipleData8(ST7796_CSCON, (uint8_t *)"\xC3\x96", 1);
 8000dbc:	2395      	movs	r3, #149	@ 0x95
 8000dbe:	9300      	str	r3, [sp, #0]
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	495a      	ldr	r1, [pc, #360]	@ (8000f30 <st7789_Init+0x1e4>)
 8000dc6:	20f0      	movs	r0, #240	@ 0xf0
 8000dc8:	f7ff ff04 	bl	8000bd4 <LCD_IO_Transaction>

  // write to madctl
  LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, (uint8_t *)"\x68",1);
 8000dcc:	2395      	movs	r3, #149	@ 0x95
 8000dce:	9300      	str	r3, [sp, #0]
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	4957      	ldr	r1, [pc, #348]	@ (8000f34 <st7789_Init+0x1e8>)
 8000dd6:	2036      	movs	r0, #54	@ 0x36
 8000dd8:	f7ff fefc 	bl	8000bd4 <LCD_IO_Transaction>

  // write interface mode (IFMODE)
  // 0x80 => spi enable
  LCD_IO_WriteCmd8MultipleData8(ST7796_IFMODE, (uint8_t *)"\x80",1);
 8000ddc:	2395      	movs	r3, #149	@ 0x95
 8000dde:	9300      	str	r3, [sp, #0]
 8000de0:	2300      	movs	r3, #0
 8000de2:	2201      	movs	r2, #1
 8000de4:	4954      	ldr	r1, [pc, #336]	@ (8000f38 <st7789_Init+0x1ec>)
 8000de6:	20b0      	movs	r0, #176	@ 0xb0
 8000de8:	f7ff fef4 	bl	8000bd4 <LCD_IO_Transaction>
  // V63
  // second parameter:
  // GS gate output scan direction:
  // SS S1 -> S960
  // SM ISC[3:0]
  LCD_IO_WriteCmd8MultipleData8(ST7789_DFUNCTR, (uint8_t *)"\x00\x02", 2);
 8000dec:	2395      	movs	r3, #149	@ 0x95
 8000dee:	9300      	str	r3, [sp, #0]
 8000df0:	2300      	movs	r3, #0
 8000df2:	2202      	movs	r2, #2
 8000df4:	4951      	ldr	r1, [pc, #324]	@ (8000f3c <st7789_Init+0x1f0>)
 8000df6:	20b6      	movs	r0, #182	@ 0xb6
 8000df8:	f7ff feec 	bl	8000bd4 <LCD_IO_Transaction>


  // blanking porch control
  LCD_IO_WriteCmd8MultipleData8(ST7796_BPC, (uint8_t *)"\x02\x03\x00\x04", 1);
 8000dfc:	2395      	movs	r3, #149	@ 0x95
 8000dfe:	9300      	str	r3, [sp, #0]
 8000e00:	2300      	movs	r3, #0
 8000e02:	2201      	movs	r2, #1
 8000e04:	494e      	ldr	r1, [pc, #312]	@ (8000f40 <st7789_Init+0x1f4>)
 8000e06:	20b5      	movs	r0, #181	@ 0xb5
 8000e08:	f7ff fee4 	bl	8000bd4 <LCD_IO_Transaction>
  // first parameter
  // FRS = 0b100 => frame frequency in full color
  // Diva = 0 => inversion mode is Fosc
  // second parameter
  // RTNA = 0x10 = 16
  LCD_IO_WriteCmd8MultipleData8(ST7789_FRMCTR1, (uint8_t *)"\x80\x10", 2);
 8000e0c:	2395      	movs	r3, #149	@ 0x95
 8000e0e:	9300      	str	r3, [sp, #0]
 8000e10:	2300      	movs	r3, #0
 8000e12:	2202      	movs	r2, #2
 8000e14:	494b      	ldr	r1, [pc, #300]	@ (8000f44 <st7789_Init+0x1f8>)
 8000e16:	20b1      	movs	r0, #177	@ 0xb1
 8000e18:	f7ff fedc 	bl	8000bd4 <LCD_IO_Transaction>

  // Display Inversion Control
  // DINV = 00 => Column inversion
  LCD_IO_WriteCmd8MultipleData8(ST7789_INVCTR, (uint8_t *)"\x00", 1);
 8000e1c:	2395      	movs	r3, #149	@ 0x95
 8000e1e:	9300      	str	r3, [sp, #0]
 8000e20:	2300      	movs	r3, #0
 8000e22:	2201      	movs	r2, #1
 8000e24:	4948      	ldr	r1, [pc, #288]	@ (8000f48 <st7789_Init+0x1fc>)
 8000e26:	20b4      	movs	r0, #180	@ 0xb4
 8000e28:	f7ff fed4 	bl	8000bd4 <LCD_IO_Transaction>

  // Entry mode set EM
  // epf = 0b11 => set data format r(0) = b(0) = G(0)
  // GON/DTE = 0b11 => normal display
  // DTSB = 0b0 => deep standby off
  LCD_IO_WriteCmd8MultipleData8(ST7796_EM, (uint8_t *)"\xC6", 1);
 8000e2c:	2395      	movs	r3, #149	@ 0x95
 8000e2e:	9300      	str	r3, [sp, #0]
 8000e30:	2300      	movs	r3, #0
 8000e32:	2201      	movs	r2, #1
 8000e34:	4945      	ldr	r1, [pc, #276]	@ (8000f4c <st7789_Init+0x200>)
 8000e36:	20b7      	movs	r0, #183	@ 0xb7
 8000e38:	f7ff fecc 	bl	8000bd4 <LCD_IO_Transaction>

  // vcom control
  // VCMP = 36 => VCOM 1.2
  LCD_IO_WriteCmd8MultipleData8(ST7789_VMCTR1, (uint8_t *)"\x24",1);
 8000e3c:	2395      	movs	r3, #149	@ 0x95
 8000e3e:	9300      	str	r3, [sp, #0]
 8000e40:	2300      	movs	r3, #0
 8000e42:	2201      	movs	r2, #1
 8000e44:	4942      	ldr	r1, [pc, #264]	@ (8000f50 <st7789_Init+0x204>)
 8000e46:	20c5      	movs	r0, #197	@ 0xc5
 8000e48:	f7ff fec4 	bl	8000bd4 <LCD_IO_Transaction>


  // might be mistake
  LCD_IO_WriteCmd8MultipleData8(0xE4, (uint8_t *)"\x31",1);
 8000e4c:	2395      	movs	r3, #149	@ 0x95
 8000e4e:	9300      	str	r3, [sp, #0]
 8000e50:	2300      	movs	r3, #0
 8000e52:	2201      	movs	r2, #1
 8000e54:	493f      	ldr	r1, [pc, #252]	@ (8000f54 <st7789_Init+0x208>)
 8000e56:	20e4      	movs	r0, #228	@ 0xe4
 8000e58:	f7ff febc 	bl	8000bd4 <LCD_IO_Transaction>
  // Source timing control: 0x09 22.5us
  // gate start = 0x19 => 25Tclk
  // gate end = 0x25 => 37Tclk
  // G_eq = on
  // tclk = 4/osc
  LCD_IO_WriteCmd8MultipleData8(ST7789_DTCA, (uint8_t *)"\x40\x8A\x00\x00\x29\x19\xA5\x33", 8);
 8000e5c:	2395      	movs	r3, #149	@ 0x95
 8000e5e:	9300      	str	r3, [sp, #0]
 8000e60:	2300      	movs	r3, #0
 8000e62:	2208      	movs	r2, #8
 8000e64:	493c      	ldr	r1, [pc, #240]	@ (8000f58 <st7789_Init+0x20c>)
 8000e66:	20e8      	movs	r0, #232	@ 0xe8
 8000e68:	f7ff feb4 	bl	8000bd4 <LCD_IO_Transaction>


  // set current level
  LCD_IO_WriteCmd8MultipleData8(ST7789_PWCTR3, (uint8_t *)"\xA7", 1);
 8000e6c:	2395      	movs	r3, #149	@ 0x95
 8000e6e:	9300      	str	r3, [sp, #0]
 8000e70:	2300      	movs	r3, #0
 8000e72:	2201      	movs	r2, #1
 8000e74:	4939      	ldr	r1, [pc, #228]	@ (8000f5c <st7789_Init+0x210>)
 8000e76:	20c2      	movs	r0, #194	@ 0xc2
 8000e78:	f7ff feac 	bl	8000bd4 <LCD_IO_Transaction>

  // positive gamma
  LCD_IO_WriteCmd8MultipleData8(ST7789_GMCTRP1, (uint8_t *)"\xF0\x09\x13\x12\x12\x2B\x3C\x44\x4B\x1B\x18\x17\x1D\x21", 14);
 8000e7c:	2395      	movs	r3, #149	@ 0x95
 8000e7e:	9300      	str	r3, [sp, #0]
 8000e80:	2300      	movs	r3, #0
 8000e82:	220e      	movs	r2, #14
 8000e84:	4936      	ldr	r1, [pc, #216]	@ (8000f60 <st7789_Init+0x214>)
 8000e86:	20e0      	movs	r0, #224	@ 0xe0
 8000e88:	f7ff fea4 	bl	8000bd4 <LCD_IO_Transaction>

  // negative gamma
  LCD_IO_WriteCmd8MultipleData8(ST7789_GMCTRN1, (uint8_t *)"\xF0\x09\x13\x0C\x0D\x27\x3B\x44\x4D\x0B\x17\x17\x1D\x21", 14);
 8000e8c:	2395      	movs	r3, #149	@ 0x95
 8000e8e:	9300      	str	r3, [sp, #0]
 8000e90:	2300      	movs	r3, #0
 8000e92:	220e      	movs	r2, #14
 8000e94:	4933      	ldr	r1, [pc, #204]	@ (8000f64 <st7789_Init+0x218>)
 8000e96:	20e1      	movs	r0, #225	@ 0xe1
 8000e98:	f7ff fe9c 	bl	8000bd4 <LCD_IO_Transaction>

  LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 8000e9c:	2395      	movs	r3, #149	@ 0x95
 8000e9e:	9300      	str	r3, [sp, #0]
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	4930      	ldr	r1, [pc, #192]	@ (8000f68 <st7789_Init+0x21c>)
 8000ea6:	2036      	movs	r0, #54	@ 0x36
 8000ea8:	f7ff fe94 	bl	8000bd4 <LCD_IO_Transaction>
  LCD_Delay(10);
 8000eac:	200a      	movs	r0, #10
 8000eae:	f7ff fe57 	bl	8000b60 <LCD_Delay>

  LCD_IO_WriteCmd8MultipleData8(ST7796_CSCON, (uint8_t *)"\xC3",1);
 8000eb2:	2395      	movs	r3, #149	@ 0x95
 8000eb4:	9300      	str	r3, [sp, #0]
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	2201      	movs	r2, #1
 8000eba:	492c      	ldr	r1, [pc, #176]	@ (8000f6c <st7789_Init+0x220>)
 8000ebc:	20f0      	movs	r0, #240	@ 0xf0
 8000ebe:	f7ff fe89 	bl	8000bd4 <LCD_IO_Transaction>
  LCD_IO_WriteCmd8MultipleData8(ST7796_CSCON, (uint8_t *)"\x69",1);
 8000ec2:	2395      	movs	r3, #149	@ 0x95
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	2201      	movs	r2, #1
 8000eca:	4929      	ldr	r1, [pc, #164]	@ (8000f70 <st7789_Init+0x224>)
 8000ecc:	20f0      	movs	r0, #240	@ 0xf0
 8000ece:	f7ff fe81 	bl	8000bd4 <LCD_IO_Transaction>
  LCD_IO_WriteCmd8MultipleData8(ST7789_NORON, NULL, 0);
 8000ed2:	2395      	movs	r3, #149	@ 0x95
 8000ed4:	9300      	str	r3, [sp, #0]
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	2200      	movs	r2, #0
 8000eda:	2100      	movs	r1, #0
 8000edc:	2013      	movs	r0, #19
 8000ede:	f7ff fe79 	bl	8000bd4 <LCD_IO_Transaction>
  LCD_IO_WriteCmd8MultipleData8(ST7789_SLPOUT, NULL, 0);
 8000ee2:	2395      	movs	r3, #149	@ 0x95
 8000ee4:	9300      	str	r3, [sp, #0]
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2100      	movs	r1, #0
 8000eec:	2011      	movs	r0, #17
 8000eee:	f7ff fe71 	bl	8000bd4 <LCD_IO_Transaction>
  LCD_IO_WriteCmd8MultipleData8(ST7789_DISPON, NULL, 0);
 8000ef2:	2395      	movs	r3, #149	@ 0x95
 8000ef4:	9300      	str	r3, [sp, #0]
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	2200      	movs	r2, #0
 8000efa:	2100      	movs	r1, #0
 8000efc:	2029      	movs	r0, #41	@ 0x29
 8000efe:	f7ff fe69 	bl	8000bd4 <LCD_IO_Transaction>


  #if ST7789_INITCLEAR == 1
  st7789_FillRect(0, 0, ST7789_SIZE_X, ST7789_SIZE_Y, 0x0000);
 8000f02:	2300      	movs	r3, #0
 8000f04:	9300      	str	r3, [sp, #0]
 8000f06:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000f0a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000f0e:	2100      	movs	r1, #0
 8000f10:	2000      	movs	r0, #0
 8000f12:	f000 facb 	bl	80014ac <st7789_FillRect>
  LCD_Delay(10);
 8000f16:	200a      	movs	r0, #10
 8000f18:	f7ff fe22 	bl	8000b60 <LCD_Delay>
  #endif
  
  LCD_Delay(10);
 8000f1c:	200a      	movs	r0, #10
 8000f1e:	f7ff fe1f 	bl	8000b60 <LCD_Delay>
}
 8000f22:	bf00      	nop
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	2400011c 	.word	0x2400011c
 8000f2c:	08008c80 	.word	0x08008c80
 8000f30:	08008c84 	.word	0x08008c84
 8000f34:	08008c88 	.word	0x08008c88
 8000f38:	08008c8c 	.word	0x08008c8c
 8000f3c:	08008c90 	.word	0x08008c90
 8000f40:	08008c94 	.word	0x08008c94
 8000f44:	08008c9c 	.word	0x08008c9c
 8000f48:	08008ca0 	.word	0x08008ca0
 8000f4c:	08008ca4 	.word	0x08008ca4
 8000f50:	08008ca8 	.word	0x08008ca8
 8000f54:	08008cac 	.word	0x08008cac
 8000f58:	08008cb0 	.word	0x08008cb0
 8000f5c:	08008cbc 	.word	0x08008cbc
 8000f60:	08008cc0 	.word	0x08008cc0
 8000f64:	08008cd0 	.word	0x08008cd0
 8000f68:	08054907 	.word	0x08054907
 8000f6c:	08008ce0 	.word	0x08008ce0
 8000f70:	08008ce4 	.word	0x08008ce4

08000f74 <st7789_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void st7789_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af02      	add	r7, sp, #8
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	460a      	mov	r2, r1
 8000f7e:	80fb      	strh	r3, [r7, #6]
 8000f80:	4613      	mov	r3, r2
 8000f82:	80bb      	strh	r3, [r7, #4]
  ST7789_SETCURSOR(Xpos, Ypos);
 8000f84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f88:	813b      	strh	r3, [r7, #8]
  \return               Reversed value
 */
__STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
  return (int16_t)__builtin_bswap16(value);
 8000f8a:	893b      	ldrh	r3, [r7, #8]
 8000f8c:	ba5b      	rev16	r3, r3
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	b21b      	sxth	r3, r3
 8000f92:	b29a      	uxth	r2, r3
 8000f94:	4b19      	ldr	r3, [pc, #100]	@ (8000ffc <st7789_SetCursor+0x88>)
 8000f96:	801a      	strh	r2, [r3, #0]
 8000f98:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f9c:	817b      	strh	r3, [r7, #10]
 8000f9e:	897b      	ldrh	r3, [r7, #10]
 8000fa0:	ba5b      	rev16	r3, r3
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	b21b      	sxth	r3, r3
 8000fa6:	b29a      	uxth	r2, r3
 8000fa8:	4b14      	ldr	r3, [pc, #80]	@ (8000ffc <st7789_SetCursor+0x88>)
 8000faa:	805a      	strh	r2, [r3, #2]
 8000fac:	2395      	movs	r3, #149	@ 0x95
 8000fae:	9300      	str	r3, [sp, #0]
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	2204      	movs	r2, #4
 8000fb4:	4911      	ldr	r1, [pc, #68]	@ (8000ffc <st7789_SetCursor+0x88>)
 8000fb6:	202a      	movs	r0, #42	@ 0x2a
 8000fb8:	f7ff fe0c 	bl	8000bd4 <LCD_IO_Transaction>
 8000fbc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000fc0:	81bb      	strh	r3, [r7, #12]
 8000fc2:	89bb      	ldrh	r3, [r7, #12]
 8000fc4:	ba5b      	rev16	r3, r3
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	b21b      	sxth	r3, r3
 8000fca:	b29a      	uxth	r2, r3
 8000fcc:	4b0b      	ldr	r3, [pc, #44]	@ (8000ffc <st7789_SetCursor+0x88>)
 8000fce:	801a      	strh	r2, [r3, #0]
 8000fd0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000fd4:	81fb      	strh	r3, [r7, #14]
 8000fd6:	89fb      	ldrh	r3, [r7, #14]
 8000fd8:	ba5b      	rev16	r3, r3
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	b21b      	sxth	r3, r3
 8000fde:	b29a      	uxth	r2, r3
 8000fe0:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <st7789_SetCursor+0x88>)
 8000fe2:	805a      	strh	r2, [r3, #2]
 8000fe4:	2395      	movs	r3, #149	@ 0x95
 8000fe6:	9300      	str	r3, [sp, #0]
 8000fe8:	2300      	movs	r3, #0
 8000fea:	2204      	movs	r2, #4
 8000fec:	4903      	ldr	r1, [pc, #12]	@ (8000ffc <st7789_SetCursor+0x88>)
 8000fee:	202b      	movs	r0, #43	@ 0x2b
 8000ff0:	f7ff fdf0 	bl	8000bd4 <LCD_IO_Transaction>
}
 8000ff4:	bf00      	nop
 8000ff6:	3710      	adds	r7, #16
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	24000114 	.word	0x24000114

08001000 <st7789_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color
  * @retval None
  */
void st7789_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af02      	add	r7, sp, #8
 8001006:	4603      	mov	r3, r0
 8001008:	80fb      	strh	r3, [r7, #6]
 800100a:	460b      	mov	r3, r1
 800100c:	80bb      	strh	r3, [r7, #4]
 800100e:	4613      	mov	r3, r2
 8001010:	807b      	strh	r3, [r7, #2]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 8001012:	4b31      	ldr	r3, [pc, #196]	@ (80010d8 <st7789_WritePixel+0xd8>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2ba0      	cmp	r3, #160	@ 0xa0
 8001018:	d00a      	beq.n	8001030 <st7789_WritePixel+0x30>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 800101a:	4b2f      	ldr	r3, [pc, #188]	@ (80010d8 <st7789_WritePixel+0xd8>)
 800101c:	22a0      	movs	r2, #160	@ 0xa0
 800101e:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 8001020:	2395      	movs	r3, #149	@ 0x95
 8001022:	9300      	str	r3, [sp, #0]
 8001024:	2300      	movs	r3, #0
 8001026:	2201      	movs	r2, #1
 8001028:	492c      	ldr	r1, [pc, #176]	@ (80010dc <st7789_WritePixel+0xdc>)
 800102a:	2036      	movs	r0, #54	@ 0x36
 800102c:	f7ff fdd2 	bl	8000bd4 <LCD_IO_Transaction>
  }
  ST7789_SETCURSOR(Xpos, Ypos);
 8001030:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001034:	813b      	strh	r3, [r7, #8]
 8001036:	893b      	ldrh	r3, [r7, #8]
 8001038:	ba5b      	rev16	r3, r3
 800103a:	b29b      	uxth	r3, r3
 800103c:	b21b      	sxth	r3, r3
 800103e:	b29a      	uxth	r2, r3
 8001040:	4b27      	ldr	r3, [pc, #156]	@ (80010e0 <st7789_WritePixel+0xe0>)
 8001042:	801a      	strh	r2, [r3, #0]
 8001044:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001048:	817b      	strh	r3, [r7, #10]
 800104a:	897b      	ldrh	r3, [r7, #10]
 800104c:	ba5b      	rev16	r3, r3
 800104e:	b29b      	uxth	r3, r3
 8001050:	b21b      	sxth	r3, r3
 8001052:	b29a      	uxth	r2, r3
 8001054:	4b22      	ldr	r3, [pc, #136]	@ (80010e0 <st7789_WritePixel+0xe0>)
 8001056:	805a      	strh	r2, [r3, #2]
 8001058:	2395      	movs	r3, #149	@ 0x95
 800105a:	9300      	str	r3, [sp, #0]
 800105c:	2300      	movs	r3, #0
 800105e:	2204      	movs	r2, #4
 8001060:	491f      	ldr	r1, [pc, #124]	@ (80010e0 <st7789_WritePixel+0xe0>)
 8001062:	202a      	movs	r0, #42	@ 0x2a
 8001064:	f7ff fdb6 	bl	8000bd4 <LCD_IO_Transaction>
 8001068:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800106c:	81bb      	strh	r3, [r7, #12]
 800106e:	89bb      	ldrh	r3, [r7, #12]
 8001070:	ba5b      	rev16	r3, r3
 8001072:	b29b      	uxth	r3, r3
 8001074:	b21b      	sxth	r3, r3
 8001076:	b29a      	uxth	r2, r3
 8001078:	4b19      	ldr	r3, [pc, #100]	@ (80010e0 <st7789_WritePixel+0xe0>)
 800107a:	801a      	strh	r2, [r3, #0]
 800107c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001080:	81fb      	strh	r3, [r7, #14]
 8001082:	89fb      	ldrh	r3, [r7, #14]
 8001084:	ba5b      	rev16	r3, r3
 8001086:	b29b      	uxth	r3, r3
 8001088:	b21b      	sxth	r3, r3
 800108a:	b29a      	uxth	r2, r3
 800108c:	4b14      	ldr	r3, [pc, #80]	@ (80010e0 <st7789_WritePixel+0xe0>)
 800108e:	805a      	strh	r2, [r3, #2]
 8001090:	2395      	movs	r3, #149	@ 0x95
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	2300      	movs	r3, #0
 8001096:	2204      	movs	r2, #4
 8001098:	4911      	ldr	r1, [pc, #68]	@ (80010e0 <st7789_WritePixel+0xe0>)
 800109a:	202b      	movs	r0, #43	@ 0x2b
 800109c:	f7ff fd9a 	bl	8000bd4 <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, 1);
 80010a0:	4b10      	ldr	r3, [pc, #64]	@ (80010e4 <st7789_WritePixel+0xe4>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d00a      	beq.n	80010be <st7789_WritePixel+0xbe>
 80010a8:	2395      	movs	r3, #149	@ 0x95
 80010aa:	9300      	str	r3, [sp, #0]
 80010ac:	2300      	movs	r3, #0
 80010ae:	2201      	movs	r2, #1
 80010b0:	490d      	ldr	r1, [pc, #52]	@ (80010e8 <st7789_WritePixel+0xe8>)
 80010b2:	203a      	movs	r0, #58	@ 0x3a
 80010b4:	f7ff fd8e 	bl	8000bd4 <LCD_IO_Transaction>
 80010b8:	4b0a      	ldr	r3, [pc, #40]	@ (80010e4 <st7789_WritePixel+0xe4>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	701a      	strb	r2, [r3, #0]
 80010be:	1cb9      	adds	r1, r7, #2
 80010c0:	f240 1325 	movw	r3, #293	@ 0x125
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	2300      	movs	r3, #0
 80010c8:	2201      	movs	r2, #1
 80010ca:	202c      	movs	r0, #44	@ 0x2c
 80010cc:	f7ff fd82 	bl	8000bd4 <LCD_IO_Transaction>
}
 80010d0:	bf00      	nop
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	24000054 	.word	0x24000054
 80010dc:	08054907 	.word	0x08054907
 80010e0:	24000114 	.word	0x24000114
 80010e4:	24000122 	.word	0x24000122
 80010e8:	08008ce8 	.word	0x08008ce8

080010ec <st7789_ReadPixel>:
  * @brief  Read pixel.
  * @param  None
  * @retval the RGB pixel color
  */
uint16_t st7789_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b088      	sub	sp, #32
 80010f0:	af02      	add	r7, sp, #8
 80010f2:	4603      	mov	r3, r0
 80010f4:	460a      	mov	r2, r1
 80010f6:	80fb      	strh	r3, [r7, #6]
 80010f8:	4613      	mov	r3, r2
 80010fa:	80bb      	strh	r3, [r7, #4]
  uint16_t ret;
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 80010fc:	4b31      	ldr	r3, [pc, #196]	@ (80011c4 <st7789_ReadPixel+0xd8>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	2ba0      	cmp	r3, #160	@ 0xa0
 8001102:	d00a      	beq.n	800111a <st7789_ReadPixel+0x2e>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 8001104:	4b2f      	ldr	r3, [pc, #188]	@ (80011c4 <st7789_ReadPixel+0xd8>)
 8001106:	22a0      	movs	r2, #160	@ 0xa0
 8001108:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 800110a:	2395      	movs	r3, #149	@ 0x95
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2300      	movs	r3, #0
 8001110:	2201      	movs	r2, #1
 8001112:	492d      	ldr	r1, [pc, #180]	@ (80011c8 <st7789_ReadPixel+0xdc>)
 8001114:	2036      	movs	r0, #54	@ 0x36
 8001116:	f7ff fd5d 	bl	8000bd4 <LCD_IO_Transaction>
  }
  ST7789_SETCURSOR(Xpos, Ypos);
 800111a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800111e:	823b      	strh	r3, [r7, #16]
 8001120:	8a3b      	ldrh	r3, [r7, #16]
 8001122:	ba5b      	rev16	r3, r3
 8001124:	b29b      	uxth	r3, r3
 8001126:	b21b      	sxth	r3, r3
 8001128:	b29a      	uxth	r2, r3
 800112a:	4b28      	ldr	r3, [pc, #160]	@ (80011cc <st7789_ReadPixel+0xe0>)
 800112c:	801a      	strh	r2, [r3, #0]
 800112e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001132:	827b      	strh	r3, [r7, #18]
 8001134:	8a7b      	ldrh	r3, [r7, #18]
 8001136:	ba5b      	rev16	r3, r3
 8001138:	b29b      	uxth	r3, r3
 800113a:	b21b      	sxth	r3, r3
 800113c:	b29a      	uxth	r2, r3
 800113e:	4b23      	ldr	r3, [pc, #140]	@ (80011cc <st7789_ReadPixel+0xe0>)
 8001140:	805a      	strh	r2, [r3, #2]
 8001142:	2395      	movs	r3, #149	@ 0x95
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	2300      	movs	r3, #0
 8001148:	2204      	movs	r2, #4
 800114a:	4920      	ldr	r1, [pc, #128]	@ (80011cc <st7789_ReadPixel+0xe0>)
 800114c:	202a      	movs	r0, #42	@ 0x2a
 800114e:	f7ff fd41 	bl	8000bd4 <LCD_IO_Transaction>
 8001152:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001156:	82bb      	strh	r3, [r7, #20]
 8001158:	8abb      	ldrh	r3, [r7, #20]
 800115a:	ba5b      	rev16	r3, r3
 800115c:	b29b      	uxth	r3, r3
 800115e:	b21b      	sxth	r3, r3
 8001160:	b29a      	uxth	r2, r3
 8001162:	4b1a      	ldr	r3, [pc, #104]	@ (80011cc <st7789_ReadPixel+0xe0>)
 8001164:	801a      	strh	r2, [r3, #0]
 8001166:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800116a:	82fb      	strh	r3, [r7, #22]
 800116c:	8afb      	ldrh	r3, [r7, #22]
 800116e:	ba5b      	rev16	r3, r3
 8001170:	b29b      	uxth	r3, r3
 8001172:	b21b      	sxth	r3, r3
 8001174:	b29a      	uxth	r2, r3
 8001176:	4b15      	ldr	r3, [pc, #84]	@ (80011cc <st7789_ReadPixel+0xe0>)
 8001178:	805a      	strh	r2, [r3, #2]
 800117a:	2395      	movs	r3, #149	@ 0x95
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	2300      	movs	r3, #0
 8001180:	2204      	movs	r2, #4
 8001182:	4912      	ldr	r1, [pc, #72]	@ (80011cc <st7789_ReadPixel+0xe0>)
 8001184:	202b      	movs	r0, #43	@ 0x2b
 8001186:	f7ff fd25 	bl	8000bd4 <LCD_IO_Transaction>
  LCD_IO_ReadBitmap(&ret, 1);
 800118a:	4b11      	ldr	r3, [pc, #68]	@ (80011d0 <st7789_ReadPixel+0xe4>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d10a      	bne.n	80011a8 <st7789_ReadPixel+0xbc>
 8001192:	2395      	movs	r3, #149	@ 0x95
 8001194:	9300      	str	r3, [sp, #0]
 8001196:	2300      	movs	r3, #0
 8001198:	2201      	movs	r2, #1
 800119a:	490e      	ldr	r1, [pc, #56]	@ (80011d4 <st7789_ReadPixel+0xe8>)
 800119c:	203a      	movs	r0, #58	@ 0x3a
 800119e:	f7ff fd19 	bl	8000bd4 <LCD_IO_Transaction>
 80011a2:	4b0b      	ldr	r3, [pc, #44]	@ (80011d0 <st7789_ReadPixel+0xe4>)
 80011a4:	2201      	movs	r2, #1
 80011a6:	701a      	strb	r2, [r3, #0]
 80011a8:	f107 010e 	add.w	r1, r7, #14
 80011ac:	23c9      	movs	r3, #201	@ 0xc9
 80011ae:	9300      	str	r3, [sp, #0]
 80011b0:	2301      	movs	r3, #1
 80011b2:	2201      	movs	r2, #1
 80011b4:	202e      	movs	r0, #46	@ 0x2e
 80011b6:	f7ff fd0d 	bl	8000bd4 <LCD_IO_Transaction>
  return(ret);
 80011ba:	89fb      	ldrh	r3, [r7, #14]
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3718      	adds	r7, #24
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	24000054 	.word	0x24000054
 80011c8:	08054907 	.word	0x08054907
 80011cc:	24000114 	.word	0x24000114
 80011d0:	24000122 	.word	0x24000122
 80011d4:	08008cec 	.word	0x08008cec

080011d8 <st7789_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void st7789_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80011d8:	b590      	push	{r4, r7, lr}
 80011da:	b087      	sub	sp, #28
 80011dc:	af02      	add	r7, sp, #8
 80011de:	4604      	mov	r4, r0
 80011e0:	4608      	mov	r0, r1
 80011e2:	4611      	mov	r1, r2
 80011e4:	461a      	mov	r2, r3
 80011e6:	4623      	mov	r3, r4
 80011e8:	80fb      	strh	r3, [r7, #6]
 80011ea:	4603      	mov	r3, r0
 80011ec:	80bb      	strh	r3, [r7, #4]
 80011ee:	460b      	mov	r3, r1
 80011f0:	807b      	strh	r3, [r7, #2]
 80011f2:	4613      	mov	r3, r2
 80011f4:	803b      	strh	r3, [r7, #0]
  yStart = Ypos; yEnd = Ypos + Height - 1;
 80011f6:	4a28      	ldr	r2, [pc, #160]	@ (8001298 <st7789_SetDisplayWindow+0xc0>)
 80011f8:	88bb      	ldrh	r3, [r7, #4]
 80011fa:	8013      	strh	r3, [r2, #0]
 80011fc:	88ba      	ldrh	r2, [r7, #4]
 80011fe:	883b      	ldrh	r3, [r7, #0]
 8001200:	4413      	add	r3, r2
 8001202:	b29b      	uxth	r3, r3
 8001204:	3b01      	subs	r3, #1
 8001206:	b29a      	uxth	r2, r3
 8001208:	4b24      	ldr	r3, [pc, #144]	@ (800129c <st7789_SetDisplayWindow+0xc4>)
 800120a:	801a      	strh	r2, [r3, #0]
  ST7789_SETWINDOW(Xpos, Xpos + Width - 1, Ypos, Ypos + Height - 1);
 800120c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001210:	813b      	strh	r3, [r7, #8]
 8001212:	893b      	ldrh	r3, [r7, #8]
 8001214:	ba5b      	rev16	r3, r3
 8001216:	b29b      	uxth	r3, r3
 8001218:	b21b      	sxth	r3, r3
 800121a:	b29a      	uxth	r2, r3
 800121c:	4b20      	ldr	r3, [pc, #128]	@ (80012a0 <st7789_SetDisplayWindow+0xc8>)
 800121e:	801a      	strh	r2, [r3, #0]
 8001220:	88fa      	ldrh	r2, [r7, #6]
 8001222:	887b      	ldrh	r3, [r7, #2]
 8001224:	4413      	add	r3, r2
 8001226:	b29b      	uxth	r3, r3
 8001228:	3b01      	subs	r3, #1
 800122a:	b29b      	uxth	r3, r3
 800122c:	b21b      	sxth	r3, r3
 800122e:	817b      	strh	r3, [r7, #10]
 8001230:	897b      	ldrh	r3, [r7, #10]
 8001232:	ba5b      	rev16	r3, r3
 8001234:	b29b      	uxth	r3, r3
 8001236:	b21b      	sxth	r3, r3
 8001238:	b29a      	uxth	r2, r3
 800123a:	4b19      	ldr	r3, [pc, #100]	@ (80012a0 <st7789_SetDisplayWindow+0xc8>)
 800123c:	805a      	strh	r2, [r3, #2]
 800123e:	2395      	movs	r3, #149	@ 0x95
 8001240:	9300      	str	r3, [sp, #0]
 8001242:	2300      	movs	r3, #0
 8001244:	2204      	movs	r2, #4
 8001246:	4916      	ldr	r1, [pc, #88]	@ (80012a0 <st7789_SetDisplayWindow+0xc8>)
 8001248:	202a      	movs	r0, #42	@ 0x2a
 800124a:	f7ff fcc3 	bl	8000bd4 <LCD_IO_Transaction>
 800124e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001252:	81bb      	strh	r3, [r7, #12]
 8001254:	89bb      	ldrh	r3, [r7, #12]
 8001256:	ba5b      	rev16	r3, r3
 8001258:	b29b      	uxth	r3, r3
 800125a:	b21b      	sxth	r3, r3
 800125c:	b29a      	uxth	r2, r3
 800125e:	4b10      	ldr	r3, [pc, #64]	@ (80012a0 <st7789_SetDisplayWindow+0xc8>)
 8001260:	801a      	strh	r2, [r3, #0]
 8001262:	88ba      	ldrh	r2, [r7, #4]
 8001264:	883b      	ldrh	r3, [r7, #0]
 8001266:	4413      	add	r3, r2
 8001268:	b29b      	uxth	r3, r3
 800126a:	3b01      	subs	r3, #1
 800126c:	b29b      	uxth	r3, r3
 800126e:	b21b      	sxth	r3, r3
 8001270:	81fb      	strh	r3, [r7, #14]
 8001272:	89fb      	ldrh	r3, [r7, #14]
 8001274:	ba5b      	rev16	r3, r3
 8001276:	b29b      	uxth	r3, r3
 8001278:	b21b      	sxth	r3, r3
 800127a:	b29a      	uxth	r2, r3
 800127c:	4b08      	ldr	r3, [pc, #32]	@ (80012a0 <st7789_SetDisplayWindow+0xc8>)
 800127e:	805a      	strh	r2, [r3, #2]
 8001280:	2395      	movs	r3, #149	@ 0x95
 8001282:	9300      	str	r3, [sp, #0]
 8001284:	2300      	movs	r3, #0
 8001286:	2204      	movs	r2, #4
 8001288:	4905      	ldr	r1, [pc, #20]	@ (80012a0 <st7789_SetDisplayWindow+0xc8>)
 800128a:	202b      	movs	r0, #43	@ 0x2b
 800128c:	f7ff fca2 	bl	8000bd4 <LCD_IO_Transaction>
}
 8001290:	bf00      	nop
 8001292:	3714      	adds	r7, #20
 8001294:	46bd      	mov	sp, r7
 8001296:	bd90      	pop	{r4, r7, pc}
 8001298:	2400011e 	.word	0x2400011e
 800129c:	24000120 	.word	0x24000120
 80012a0:	24000114 	.word	0x24000114

080012a4 <st7789_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void st7789_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80012a4:	b590      	push	{r4, r7, lr}
 80012a6:	b087      	sub	sp, #28
 80012a8:	af02      	add	r7, sp, #8
 80012aa:	4604      	mov	r4, r0
 80012ac:	4608      	mov	r0, r1
 80012ae:	4611      	mov	r1, r2
 80012b0:	461a      	mov	r2, r3
 80012b2:	4623      	mov	r3, r4
 80012b4:	80fb      	strh	r3, [r7, #6]
 80012b6:	4603      	mov	r3, r0
 80012b8:	80bb      	strh	r3, [r7, #4]
 80012ba:	460b      	mov	r3, r1
 80012bc:	807b      	strh	r3, [r7, #2]
 80012be:	4613      	mov	r3, r2
 80012c0:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 80012c2:	4b34      	ldr	r3, [pc, #208]	@ (8001394 <st7789_DrawHLine+0xf0>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2ba0      	cmp	r3, #160	@ 0xa0
 80012c8:	d00a      	beq.n	80012e0 <st7789_DrawHLine+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 80012ca:	4b32      	ldr	r3, [pc, #200]	@ (8001394 <st7789_DrawHLine+0xf0>)
 80012cc:	22a0      	movs	r2, #160	@ 0xa0
 80012ce:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 80012d0:	2395      	movs	r3, #149	@ 0x95
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	2300      	movs	r3, #0
 80012d6:	2201      	movs	r2, #1
 80012d8:	492f      	ldr	r1, [pc, #188]	@ (8001398 <st7789_DrawHLine+0xf4>)
 80012da:	2036      	movs	r0, #54	@ 0x36
 80012dc:	f7ff fc7a 	bl	8000bd4 <LCD_IO_Transaction>
  }
  ST7789_SETWINDOW(Xpos, Xpos + Length - 1, Ypos, Ypos);
 80012e0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80012e4:	813b      	strh	r3, [r7, #8]
 80012e6:	893b      	ldrh	r3, [r7, #8]
 80012e8:	ba5b      	rev16	r3, r3
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	b21b      	sxth	r3, r3
 80012ee:	b29a      	uxth	r2, r3
 80012f0:	4b2a      	ldr	r3, [pc, #168]	@ (800139c <st7789_DrawHLine+0xf8>)
 80012f2:	801a      	strh	r2, [r3, #0]
 80012f4:	88ba      	ldrh	r2, [r7, #4]
 80012f6:	883b      	ldrh	r3, [r7, #0]
 80012f8:	4413      	add	r3, r2
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	3b01      	subs	r3, #1
 80012fe:	b29b      	uxth	r3, r3
 8001300:	b21b      	sxth	r3, r3
 8001302:	817b      	strh	r3, [r7, #10]
 8001304:	897b      	ldrh	r3, [r7, #10]
 8001306:	ba5b      	rev16	r3, r3
 8001308:	b29b      	uxth	r3, r3
 800130a:	b21b      	sxth	r3, r3
 800130c:	b29a      	uxth	r2, r3
 800130e:	4b23      	ldr	r3, [pc, #140]	@ (800139c <st7789_DrawHLine+0xf8>)
 8001310:	805a      	strh	r2, [r3, #2]
 8001312:	2395      	movs	r3, #149	@ 0x95
 8001314:	9300      	str	r3, [sp, #0]
 8001316:	2300      	movs	r3, #0
 8001318:	2204      	movs	r2, #4
 800131a:	4920      	ldr	r1, [pc, #128]	@ (800139c <st7789_DrawHLine+0xf8>)
 800131c:	202a      	movs	r0, #42	@ 0x2a
 800131e:	f7ff fc59 	bl	8000bd4 <LCD_IO_Transaction>
 8001322:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001326:	81bb      	strh	r3, [r7, #12]
 8001328:	89bb      	ldrh	r3, [r7, #12]
 800132a:	ba5b      	rev16	r3, r3
 800132c:	b29b      	uxth	r3, r3
 800132e:	b21b      	sxth	r3, r3
 8001330:	b29a      	uxth	r2, r3
 8001332:	4b1a      	ldr	r3, [pc, #104]	@ (800139c <st7789_DrawHLine+0xf8>)
 8001334:	801a      	strh	r2, [r3, #0]
 8001336:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800133a:	81fb      	strh	r3, [r7, #14]
 800133c:	89fb      	ldrh	r3, [r7, #14]
 800133e:	ba5b      	rev16	r3, r3
 8001340:	b29b      	uxth	r3, r3
 8001342:	b21b      	sxth	r3, r3
 8001344:	b29a      	uxth	r2, r3
 8001346:	4b15      	ldr	r3, [pc, #84]	@ (800139c <st7789_DrawHLine+0xf8>)
 8001348:	805a      	strh	r2, [r3, #2]
 800134a:	2395      	movs	r3, #149	@ 0x95
 800134c:	9300      	str	r3, [sp, #0]
 800134e:	2300      	movs	r3, #0
 8001350:	2204      	movs	r2, #4
 8001352:	4912      	ldr	r1, [pc, #72]	@ (800139c <st7789_DrawHLine+0xf8>)
 8001354:	202b      	movs	r0, #43	@ 0x2b
 8001356:	f7ff fc3d 	bl	8000bd4 <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, Length);
 800135a:	4b11      	ldr	r3, [pc, #68]	@ (80013a0 <st7789_DrawHLine+0xfc>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d00a      	beq.n	8001378 <st7789_DrawHLine+0xd4>
 8001362:	2395      	movs	r3, #149	@ 0x95
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	2300      	movs	r3, #0
 8001368:	2201      	movs	r2, #1
 800136a:	490e      	ldr	r1, [pc, #56]	@ (80013a4 <st7789_DrawHLine+0x100>)
 800136c:	203a      	movs	r0, #58	@ 0x3a
 800136e:	f7ff fc31 	bl	8000bd4 <LCD_IO_Transaction>
 8001372:	4b0b      	ldr	r3, [pc, #44]	@ (80013a0 <st7789_DrawHLine+0xfc>)
 8001374:	2200      	movs	r2, #0
 8001376:	701a      	strb	r2, [r3, #0]
 8001378:	883a      	ldrh	r2, [r7, #0]
 800137a:	1db9      	adds	r1, r7, #6
 800137c:	f240 1325 	movw	r3, #293	@ 0x125
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	2300      	movs	r3, #0
 8001384:	202c      	movs	r0, #44	@ 0x2c
 8001386:	f7ff fc25 	bl	8000bd4 <LCD_IO_Transaction>
}
 800138a:	bf00      	nop
 800138c:	3714      	adds	r7, #20
 800138e:	46bd      	mov	sp, r7
 8001390:	bd90      	pop	{r4, r7, pc}
 8001392:	bf00      	nop
 8001394:	24000054 	.word	0x24000054
 8001398:	08054907 	.word	0x08054907
 800139c:	24000114 	.word	0x24000114
 80013a0:	24000122 	.word	0x24000122
 80013a4:	08008ce8 	.word	0x08008ce8

080013a8 <st7789_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void st7789_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80013a8:	b590      	push	{r4, r7, lr}
 80013aa:	b087      	sub	sp, #28
 80013ac:	af02      	add	r7, sp, #8
 80013ae:	4604      	mov	r4, r0
 80013b0:	4608      	mov	r0, r1
 80013b2:	4611      	mov	r1, r2
 80013b4:	461a      	mov	r2, r3
 80013b6:	4623      	mov	r3, r4
 80013b8:	80fb      	strh	r3, [r7, #6]
 80013ba:	4603      	mov	r3, r0
 80013bc:	80bb      	strh	r3, [r7, #4]
 80013be:	460b      	mov	r3, r1
 80013c0:	807b      	strh	r3, [r7, #2]
 80013c2:	4613      	mov	r3, r2
 80013c4:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 80013c6:	4b34      	ldr	r3, [pc, #208]	@ (8001498 <st7789_DrawVLine+0xf0>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2ba0      	cmp	r3, #160	@ 0xa0
 80013cc:	d00a      	beq.n	80013e4 <st7789_DrawVLine+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 80013ce:	4b32      	ldr	r3, [pc, #200]	@ (8001498 <st7789_DrawVLine+0xf0>)
 80013d0:	22a0      	movs	r2, #160	@ 0xa0
 80013d2:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 80013d4:	2395      	movs	r3, #149	@ 0x95
 80013d6:	9300      	str	r3, [sp, #0]
 80013d8:	2300      	movs	r3, #0
 80013da:	2201      	movs	r2, #1
 80013dc:	492f      	ldr	r1, [pc, #188]	@ (800149c <st7789_DrawVLine+0xf4>)
 80013de:	2036      	movs	r0, #54	@ 0x36
 80013e0:	f7ff fbf8 	bl	8000bd4 <LCD_IO_Transaction>
  }
  ST7789_SETWINDOW(Xpos, Xpos, Ypos, Ypos + Length - 1);
 80013e4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013e8:	813b      	strh	r3, [r7, #8]
 80013ea:	893b      	ldrh	r3, [r7, #8]
 80013ec:	ba5b      	rev16	r3, r3
 80013ee:	b29b      	uxth	r3, r3
 80013f0:	b21b      	sxth	r3, r3
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	4b2a      	ldr	r3, [pc, #168]	@ (80014a0 <st7789_DrawVLine+0xf8>)
 80013f6:	801a      	strh	r2, [r3, #0]
 80013f8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013fc:	817b      	strh	r3, [r7, #10]
 80013fe:	897b      	ldrh	r3, [r7, #10]
 8001400:	ba5b      	rev16	r3, r3
 8001402:	b29b      	uxth	r3, r3
 8001404:	b21b      	sxth	r3, r3
 8001406:	b29a      	uxth	r2, r3
 8001408:	4b25      	ldr	r3, [pc, #148]	@ (80014a0 <st7789_DrawVLine+0xf8>)
 800140a:	805a      	strh	r2, [r3, #2]
 800140c:	2395      	movs	r3, #149	@ 0x95
 800140e:	9300      	str	r3, [sp, #0]
 8001410:	2300      	movs	r3, #0
 8001412:	2204      	movs	r2, #4
 8001414:	4922      	ldr	r1, [pc, #136]	@ (80014a0 <st7789_DrawVLine+0xf8>)
 8001416:	202a      	movs	r0, #42	@ 0x2a
 8001418:	f7ff fbdc 	bl	8000bd4 <LCD_IO_Transaction>
 800141c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001420:	81bb      	strh	r3, [r7, #12]
 8001422:	89bb      	ldrh	r3, [r7, #12]
 8001424:	ba5b      	rev16	r3, r3
 8001426:	b29b      	uxth	r3, r3
 8001428:	b21b      	sxth	r3, r3
 800142a:	b29a      	uxth	r2, r3
 800142c:	4b1c      	ldr	r3, [pc, #112]	@ (80014a0 <st7789_DrawVLine+0xf8>)
 800142e:	801a      	strh	r2, [r3, #0]
 8001430:	887a      	ldrh	r2, [r7, #2]
 8001432:	883b      	ldrh	r3, [r7, #0]
 8001434:	4413      	add	r3, r2
 8001436:	b29b      	uxth	r3, r3
 8001438:	3b01      	subs	r3, #1
 800143a:	b29b      	uxth	r3, r3
 800143c:	b21b      	sxth	r3, r3
 800143e:	81fb      	strh	r3, [r7, #14]
 8001440:	89fb      	ldrh	r3, [r7, #14]
 8001442:	ba5b      	rev16	r3, r3
 8001444:	b29b      	uxth	r3, r3
 8001446:	b21b      	sxth	r3, r3
 8001448:	b29a      	uxth	r2, r3
 800144a:	4b15      	ldr	r3, [pc, #84]	@ (80014a0 <st7789_DrawVLine+0xf8>)
 800144c:	805a      	strh	r2, [r3, #2]
 800144e:	2395      	movs	r3, #149	@ 0x95
 8001450:	9300      	str	r3, [sp, #0]
 8001452:	2300      	movs	r3, #0
 8001454:	2204      	movs	r2, #4
 8001456:	4912      	ldr	r1, [pc, #72]	@ (80014a0 <st7789_DrawVLine+0xf8>)
 8001458:	202b      	movs	r0, #43	@ 0x2b
 800145a:	f7ff fbbb 	bl	8000bd4 <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, Length);
 800145e:	4b11      	ldr	r3, [pc, #68]	@ (80014a4 <st7789_DrawVLine+0xfc>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d00a      	beq.n	800147c <st7789_DrawVLine+0xd4>
 8001466:	2395      	movs	r3, #149	@ 0x95
 8001468:	9300      	str	r3, [sp, #0]
 800146a:	2300      	movs	r3, #0
 800146c:	2201      	movs	r2, #1
 800146e:	490e      	ldr	r1, [pc, #56]	@ (80014a8 <st7789_DrawVLine+0x100>)
 8001470:	203a      	movs	r0, #58	@ 0x3a
 8001472:	f7ff fbaf 	bl	8000bd4 <LCD_IO_Transaction>
 8001476:	4b0b      	ldr	r3, [pc, #44]	@ (80014a4 <st7789_DrawVLine+0xfc>)
 8001478:	2200      	movs	r2, #0
 800147a:	701a      	strb	r2, [r3, #0]
 800147c:	883a      	ldrh	r2, [r7, #0]
 800147e:	1db9      	adds	r1, r7, #6
 8001480:	f240 1325 	movw	r3, #293	@ 0x125
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	2300      	movs	r3, #0
 8001488:	202c      	movs	r0, #44	@ 0x2c
 800148a:	f7ff fba3 	bl	8000bd4 <LCD_IO_Transaction>
}
 800148e:	bf00      	nop
 8001490:	3714      	adds	r7, #20
 8001492:	46bd      	mov	sp, r7
 8001494:	bd90      	pop	{r4, r7, pc}
 8001496:	bf00      	nop
 8001498:	24000054 	.word	0x24000054
 800149c:	08054907 	.word	0x08054907
 80014a0:	24000114 	.word	0x24000114
 80014a4:	24000122 	.word	0x24000122
 80014a8:	08008ce8 	.word	0x08008ce8

080014ac <st7789_FillRect>:
  * @param  Ysize:    specifies the Y size
  * @param  RGBCode:  specifies the RGB color
  * @retval None
  */
void st7789_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t RGBCode)
{
 80014ac:	b590      	push	{r4, r7, lr}
 80014ae:	b087      	sub	sp, #28
 80014b0:	af02      	add	r7, sp, #8
 80014b2:	4604      	mov	r4, r0
 80014b4:	4608      	mov	r0, r1
 80014b6:	4611      	mov	r1, r2
 80014b8:	461a      	mov	r2, r3
 80014ba:	4623      	mov	r3, r4
 80014bc:	80fb      	strh	r3, [r7, #6]
 80014be:	4603      	mov	r3, r0
 80014c0:	80bb      	strh	r3, [r7, #4]
 80014c2:	460b      	mov	r3, r1
 80014c4:	807b      	strh	r3, [r7, #2]
 80014c6:	4613      	mov	r3, r2
 80014c8:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 80014ca:	4b39      	ldr	r3, [pc, #228]	@ (80015b0 <st7789_FillRect+0x104>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	2ba0      	cmp	r3, #160	@ 0xa0
 80014d0:	d00a      	beq.n	80014e8 <st7789_FillRect+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 80014d2:	4b37      	ldr	r3, [pc, #220]	@ (80015b0 <st7789_FillRect+0x104>)
 80014d4:	22a0      	movs	r2, #160	@ 0xa0
 80014d6:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 80014d8:	2395      	movs	r3, #149	@ 0x95
 80014da:	9300      	str	r3, [sp, #0]
 80014dc:	2300      	movs	r3, #0
 80014de:	2201      	movs	r2, #1
 80014e0:	4934      	ldr	r1, [pc, #208]	@ (80015b4 <st7789_FillRect+0x108>)
 80014e2:	2036      	movs	r0, #54	@ 0x36
 80014e4:	f7ff fb76 	bl	8000bd4 <LCD_IO_Transaction>
  }
  ST7789_SETWINDOW(Xpos, Xpos + Xsize - 1, Ypos, Ypos + Ysize - 1);
 80014e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014ec:	813b      	strh	r3, [r7, #8]
 80014ee:	893b      	ldrh	r3, [r7, #8]
 80014f0:	ba5b      	rev16	r3, r3
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	b21b      	sxth	r3, r3
 80014f6:	b29a      	uxth	r2, r3
 80014f8:	4b2f      	ldr	r3, [pc, #188]	@ (80015b8 <st7789_FillRect+0x10c>)
 80014fa:	801a      	strh	r2, [r3, #0]
 80014fc:	88fa      	ldrh	r2, [r7, #6]
 80014fe:	887b      	ldrh	r3, [r7, #2]
 8001500:	4413      	add	r3, r2
 8001502:	b29b      	uxth	r3, r3
 8001504:	3b01      	subs	r3, #1
 8001506:	b29b      	uxth	r3, r3
 8001508:	b21b      	sxth	r3, r3
 800150a:	817b      	strh	r3, [r7, #10]
 800150c:	897b      	ldrh	r3, [r7, #10]
 800150e:	ba5b      	rev16	r3, r3
 8001510:	b29b      	uxth	r3, r3
 8001512:	b21b      	sxth	r3, r3
 8001514:	b29a      	uxth	r2, r3
 8001516:	4b28      	ldr	r3, [pc, #160]	@ (80015b8 <st7789_FillRect+0x10c>)
 8001518:	805a      	strh	r2, [r3, #2]
 800151a:	2395      	movs	r3, #149	@ 0x95
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	2300      	movs	r3, #0
 8001520:	2204      	movs	r2, #4
 8001522:	4925      	ldr	r1, [pc, #148]	@ (80015b8 <st7789_FillRect+0x10c>)
 8001524:	202a      	movs	r0, #42	@ 0x2a
 8001526:	f7ff fb55 	bl	8000bd4 <LCD_IO_Transaction>
 800152a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800152e:	81bb      	strh	r3, [r7, #12]
 8001530:	89bb      	ldrh	r3, [r7, #12]
 8001532:	ba5b      	rev16	r3, r3
 8001534:	b29b      	uxth	r3, r3
 8001536:	b21b      	sxth	r3, r3
 8001538:	b29a      	uxth	r2, r3
 800153a:	4b1f      	ldr	r3, [pc, #124]	@ (80015b8 <st7789_FillRect+0x10c>)
 800153c:	801a      	strh	r2, [r3, #0]
 800153e:	88ba      	ldrh	r2, [r7, #4]
 8001540:	883b      	ldrh	r3, [r7, #0]
 8001542:	4413      	add	r3, r2
 8001544:	b29b      	uxth	r3, r3
 8001546:	3b01      	subs	r3, #1
 8001548:	b29b      	uxth	r3, r3
 800154a:	b21b      	sxth	r3, r3
 800154c:	81fb      	strh	r3, [r7, #14]
 800154e:	89fb      	ldrh	r3, [r7, #14]
 8001550:	ba5b      	rev16	r3, r3
 8001552:	b29b      	uxth	r3, r3
 8001554:	b21b      	sxth	r3, r3
 8001556:	b29a      	uxth	r2, r3
 8001558:	4b17      	ldr	r3, [pc, #92]	@ (80015b8 <st7789_FillRect+0x10c>)
 800155a:	805a      	strh	r2, [r3, #2]
 800155c:	2395      	movs	r3, #149	@ 0x95
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	2300      	movs	r3, #0
 8001562:	2204      	movs	r2, #4
 8001564:	4914      	ldr	r1, [pc, #80]	@ (80015b8 <st7789_FillRect+0x10c>)
 8001566:	202b      	movs	r0, #43	@ 0x2b
 8001568:	f7ff fb34 	bl	8000bd4 <LCD_IO_Transaction>
  LCD_IO_DrawFill(RGBCode, Xsize * Ysize);
 800156c:	4b13      	ldr	r3, [pc, #76]	@ (80015bc <st7789_FillRect+0x110>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d00a      	beq.n	800158a <st7789_FillRect+0xde>
 8001574:	2395      	movs	r3, #149	@ 0x95
 8001576:	9300      	str	r3, [sp, #0]
 8001578:	2300      	movs	r3, #0
 800157a:	2201      	movs	r2, #1
 800157c:	4910      	ldr	r1, [pc, #64]	@ (80015c0 <st7789_FillRect+0x114>)
 800157e:	203a      	movs	r0, #58	@ 0x3a
 8001580:	f7ff fb28 	bl	8000bd4 <LCD_IO_Transaction>
 8001584:	4b0d      	ldr	r3, [pc, #52]	@ (80015bc <st7789_FillRect+0x110>)
 8001586:	2200      	movs	r2, #0
 8001588:	701a      	strb	r2, [r3, #0]
 800158a:	887b      	ldrh	r3, [r7, #2]
 800158c:	883a      	ldrh	r2, [r7, #0]
 800158e:	fb02 f303 	mul.w	r3, r2, r3
 8001592:	461a      	mov	r2, r3
 8001594:	f240 1325 	movw	r3, #293	@ 0x125
 8001598:	9300      	str	r3, [sp, #0]
 800159a:	2300      	movs	r3, #0
 800159c:	f107 0120 	add.w	r1, r7, #32
 80015a0:	202c      	movs	r0, #44	@ 0x2c
 80015a2:	f7ff fb17 	bl	8000bd4 <LCD_IO_Transaction>
}
 80015a6:	bf00      	nop
 80015a8:	3714      	adds	r7, #20
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd90      	pop	{r4, r7, pc}
 80015ae:	bf00      	nop
 80015b0:	24000054 	.word	0x24000054
 80015b4:	08054907 	.word	0x08054907
 80015b8:	24000114 	.word	0x24000114
 80015bc:	24000122 	.word	0x24000122
 80015c0:	08008ce8 	.word	0x08008ce8

080015c4 <st7789_DrawBitmap>:
  * @param  Ypos:  Bmp Y position in the LCD
  * @retval None
  * @brief  Draw direction: right then up
  */
void st7789_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b088      	sub	sp, #32
 80015c8:	af02      	add	r7, sp, #8
 80015ca:	4603      	mov	r3, r0
 80015cc:	603a      	str	r2, [r7, #0]
 80015ce:	80fb      	strh	r3, [r7, #6]
 80015d0:	460b      	mov	r3, r1
 80015d2:	80bb      	strh	r3, [r7, #4]
  uint32_t index, size;
  /* Read bitmap size */
  size = ((BITMAPSTRUCT *)pbmp)->fileHeader.bfSize;
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80015da:	617b      	str	r3, [r7, #20]
  /* Get bitmap data address offset */
  index = ((BITMAPSTRUCT *)pbmp)->fileHeader.bfOffBits;
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	f8d3 300a 	ldr.w	r3, [r3, #10]
 80015e2:	613b      	str	r3, [r7, #16]
  size = (size - index) / 2;
 80015e4:	697a      	ldr	r2, [r7, #20]
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	085b      	lsrs	r3, r3, #1
 80015ec:	617b      	str	r3, [r7, #20]
  pbmp += index;
 80015ee:	683a      	ldr	r2, [r7, #0]
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	4413      	add	r3, r2
 80015f4:	603b      	str	r3, [r7, #0]

  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_UP)
 80015f6:	4b28      	ldr	r3, [pc, #160]	@ (8001698 <st7789_DrawBitmap+0xd4>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	2be0      	cmp	r3, #224	@ 0xe0
 80015fc:	d00a      	beq.n	8001614 <st7789_DrawBitmap+0x50>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_UP;
 80015fe:	4b26      	ldr	r3, [pc, #152]	@ (8001698 <st7789_DrawBitmap+0xd4>)
 8001600:	22e0      	movs	r2, #224	@ 0xe0
 8001602:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenUp, 1);
 8001604:	2395      	movs	r3, #149	@ 0x95
 8001606:	9300      	str	r3, [sp, #0]
 8001608:	2300      	movs	r3, #0
 800160a:	2201      	movs	r2, #1
 800160c:	4923      	ldr	r1, [pc, #140]	@ (800169c <st7789_DrawBitmap+0xd8>)
 800160e:	2036      	movs	r0, #54	@ 0x36
 8001610:	f7ff fae0 	bl	8000bd4 <LCD_IO_Transaction>
  }
  transdata.d16[0] = __REVSH(ST7789_SIZE_Y - 1 - yEnd);
 8001614:	4b22      	ldr	r3, [pc, #136]	@ (80016a0 <st7789_DrawBitmap+0xdc>)
 8001616:	881a      	ldrh	r2, [r3, #0]
 8001618:	f240 133f 	movw	r3, #319	@ 0x13f
 800161c:	1a9b      	subs	r3, r3, r2
 800161e:	b29b      	uxth	r3, r3
 8001620:	b21b      	sxth	r3, r3
 8001622:	81bb      	strh	r3, [r7, #12]
 8001624:	89bb      	ldrh	r3, [r7, #12]
 8001626:	ba5b      	rev16	r3, r3
 8001628:	b29b      	uxth	r3, r3
 800162a:	b21b      	sxth	r3, r3
 800162c:	b29a      	uxth	r2, r3
 800162e:	4b1d      	ldr	r3, [pc, #116]	@ (80016a4 <st7789_DrawBitmap+0xe0>)
 8001630:	801a      	strh	r2, [r3, #0]
  transdata.d16[1] = __REVSH(ST7789_SIZE_Y - 1 - yStart);
 8001632:	4b1d      	ldr	r3, [pc, #116]	@ (80016a8 <st7789_DrawBitmap+0xe4>)
 8001634:	881a      	ldrh	r2, [r3, #0]
 8001636:	f240 133f 	movw	r3, #319	@ 0x13f
 800163a:	1a9b      	subs	r3, r3, r2
 800163c:	b29b      	uxth	r3, r3
 800163e:	b21b      	sxth	r3, r3
 8001640:	81fb      	strh	r3, [r7, #14]
 8001642:	89fb      	ldrh	r3, [r7, #14]
 8001644:	ba5b      	rev16	r3, r3
 8001646:	b29b      	uxth	r3, r3
 8001648:	b21b      	sxth	r3, r3
 800164a:	b29a      	uxth	r2, r3
 800164c:	4b15      	ldr	r3, [pc, #84]	@ (80016a4 <st7789_DrawBitmap+0xe0>)
 800164e:	805a      	strh	r2, [r3, #2]
  LCD_IO_WriteCmd8MultipleData8(ST7789_PASET, &transdata, 4);
 8001650:	2395      	movs	r3, #149	@ 0x95
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	2300      	movs	r3, #0
 8001656:	2204      	movs	r2, #4
 8001658:	4912      	ldr	r1, [pc, #72]	@ (80016a4 <st7789_DrawBitmap+0xe0>)
 800165a:	202b      	movs	r0, #43	@ 0x2b
 800165c:	f7ff faba 	bl	8000bd4 <LCD_IO_Transaction>
  LCD_IO_DrawBitmap(pbmp, size);
 8001660:	4b12      	ldr	r3, [pc, #72]	@ (80016ac <st7789_DrawBitmap+0xe8>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d00a      	beq.n	800167e <st7789_DrawBitmap+0xba>
 8001668:	2395      	movs	r3, #149	@ 0x95
 800166a:	9300      	str	r3, [sp, #0]
 800166c:	2300      	movs	r3, #0
 800166e:	2201      	movs	r2, #1
 8001670:	490f      	ldr	r1, [pc, #60]	@ (80016b0 <st7789_DrawBitmap+0xec>)
 8001672:	203a      	movs	r0, #58	@ 0x3a
 8001674:	f7ff faae 	bl	8000bd4 <LCD_IO_Transaction>
 8001678:	4b0c      	ldr	r3, [pc, #48]	@ (80016ac <st7789_DrawBitmap+0xe8>)
 800167a:	2200      	movs	r2, #0
 800167c:	701a      	strb	r2, [r3, #0]
 800167e:	23a5      	movs	r3, #165	@ 0xa5
 8001680:	9300      	str	r3, [sp, #0]
 8001682:	2300      	movs	r3, #0
 8001684:	697a      	ldr	r2, [r7, #20]
 8001686:	6839      	ldr	r1, [r7, #0]
 8001688:	202c      	movs	r0, #44	@ 0x2c
 800168a:	f7ff faa3 	bl	8000bd4 <LCD_IO_Transaction>
}
 800168e:	bf00      	nop
 8001690:	3718      	adds	r7, #24
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	24000054 	.word	0x24000054
 800169c:	08054906 	.word	0x08054906
 80016a0:	24000120 	.word	0x24000120
 80016a4:	24000114 	.word	0x24000114
 80016a8:	2400011e 	.word	0x2400011e
 80016ac:	24000122 	.word	0x24000122
 80016b0:	08008ce8 	.word	0x08008ce8

080016b4 <st7789_DrawRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void st7789_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pData)
{
 80016b4:	b590      	push	{r4, r7, lr}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af02      	add	r7, sp, #8
 80016ba:	4604      	mov	r4, r0
 80016bc:	4608      	mov	r0, r1
 80016be:	4611      	mov	r1, r2
 80016c0:	461a      	mov	r2, r3
 80016c2:	4623      	mov	r3, r4
 80016c4:	80fb      	strh	r3, [r7, #6]
 80016c6:	4603      	mov	r3, r0
 80016c8:	80bb      	strh	r3, [r7, #4]
 80016ca:	460b      	mov	r3, r1
 80016cc:	807b      	strh	r3, [r7, #2]
 80016ce:	4613      	mov	r3, r2
 80016d0:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 80016d2:	4b1a      	ldr	r3, [pc, #104]	@ (800173c <st7789_DrawRGBImage+0x88>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	2ba0      	cmp	r3, #160	@ 0xa0
 80016d8:	d00a      	beq.n	80016f0 <st7789_DrawRGBImage+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 80016da:	4b18      	ldr	r3, [pc, #96]	@ (800173c <st7789_DrawRGBImage+0x88>)
 80016dc:	22a0      	movs	r2, #160	@ 0xa0
 80016de:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 80016e0:	2395      	movs	r3, #149	@ 0x95
 80016e2:	9300      	str	r3, [sp, #0]
 80016e4:	2300      	movs	r3, #0
 80016e6:	2201      	movs	r2, #1
 80016e8:	4915      	ldr	r1, [pc, #84]	@ (8001740 <st7789_DrawRGBImage+0x8c>)
 80016ea:	2036      	movs	r0, #54	@ 0x36
 80016ec:	f7ff fa72 	bl	8000bd4 <LCD_IO_Transaction>
  }
  st7789_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 80016f0:	883b      	ldrh	r3, [r7, #0]
 80016f2:	887a      	ldrh	r2, [r7, #2]
 80016f4:	88b9      	ldrh	r1, [r7, #4]
 80016f6:	88f8      	ldrh	r0, [r7, #6]
 80016f8:	f7ff fd6e 	bl	80011d8 <st7789_SetDisplayWindow>
  LCD_IO_DrawBitmap(pData, Xsize * Ysize);
 80016fc:	4b11      	ldr	r3, [pc, #68]	@ (8001744 <st7789_DrawRGBImage+0x90>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d00a      	beq.n	800171a <st7789_DrawRGBImage+0x66>
 8001704:	2395      	movs	r3, #149	@ 0x95
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	2300      	movs	r3, #0
 800170a:	2201      	movs	r2, #1
 800170c:	490e      	ldr	r1, [pc, #56]	@ (8001748 <st7789_DrawRGBImage+0x94>)
 800170e:	203a      	movs	r0, #58	@ 0x3a
 8001710:	f7ff fa60 	bl	8000bd4 <LCD_IO_Transaction>
 8001714:	4b0b      	ldr	r3, [pc, #44]	@ (8001744 <st7789_DrawRGBImage+0x90>)
 8001716:	2200      	movs	r2, #0
 8001718:	701a      	strb	r2, [r3, #0]
 800171a:	887b      	ldrh	r3, [r7, #2]
 800171c:	883a      	ldrh	r2, [r7, #0]
 800171e:	fb02 f303 	mul.w	r3, r2, r3
 8001722:	461a      	mov	r2, r3
 8001724:	23a5      	movs	r3, #165	@ 0xa5
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	2300      	movs	r3, #0
 800172a:	69b9      	ldr	r1, [r7, #24]
 800172c:	202c      	movs	r0, #44	@ 0x2c
 800172e:	f7ff fa51 	bl	8000bd4 <LCD_IO_Transaction>
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	bd90      	pop	{r4, r7, pc}
 800173a:	bf00      	nop
 800173c:	24000054 	.word	0x24000054
 8001740:	08054907 	.word	0x08054907
 8001744:	24000122 	.word	0x24000122
 8001748:	08008ce8 	.word	0x08008ce8

0800174c <st7789_ReadRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void st7789_ReadRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pData)
{
 800174c:	b590      	push	{r4, r7, lr}
 800174e:	b085      	sub	sp, #20
 8001750:	af02      	add	r7, sp, #8
 8001752:	4604      	mov	r4, r0
 8001754:	4608      	mov	r0, r1
 8001756:	4611      	mov	r1, r2
 8001758:	461a      	mov	r2, r3
 800175a:	4623      	mov	r3, r4
 800175c:	80fb      	strh	r3, [r7, #6]
 800175e:	4603      	mov	r3, r0
 8001760:	80bb      	strh	r3, [r7, #4]
 8001762:	460b      	mov	r3, r1
 8001764:	807b      	strh	r3, [r7, #2]
 8001766:	4613      	mov	r3, r2
 8001768:	803b      	strh	r3, [r7, #0]
  if(LastEntry != ST7789_MAD_DATA_RIGHT_THEN_DOWN)
 800176a:	4b1a      	ldr	r3, [pc, #104]	@ (80017d4 <st7789_ReadRGBImage+0x88>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2ba0      	cmp	r3, #160	@ 0xa0
 8001770:	d00a      	beq.n	8001788 <st7789_ReadRGBImage+0x3c>
  {
    LastEntry = ST7789_MAD_DATA_RIGHT_THEN_DOWN;
 8001772:	4b18      	ldr	r3, [pc, #96]	@ (80017d4 <st7789_ReadRGBImage+0x88>)
 8001774:	22a0      	movs	r2, #160	@ 0xa0
 8001776:	701a      	strb	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_MADCTL, &EntryRightThenDown, 1);
 8001778:	2395      	movs	r3, #149	@ 0x95
 800177a:	9300      	str	r3, [sp, #0]
 800177c:	2300      	movs	r3, #0
 800177e:	2201      	movs	r2, #1
 8001780:	4915      	ldr	r1, [pc, #84]	@ (80017d8 <st7789_ReadRGBImage+0x8c>)
 8001782:	2036      	movs	r0, #54	@ 0x36
 8001784:	f7ff fa26 	bl	8000bd4 <LCD_IO_Transaction>
  }
  st7789_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 8001788:	883b      	ldrh	r3, [r7, #0]
 800178a:	887a      	ldrh	r2, [r7, #2]
 800178c:	88b9      	ldrh	r1, [r7, #4]
 800178e:	88f8      	ldrh	r0, [r7, #6]
 8001790:	f7ff fd22 	bl	80011d8 <st7789_SetDisplayWindow>
  LCD_IO_ReadBitmap(pData, Xsize * Ysize);
 8001794:	4b11      	ldr	r3, [pc, #68]	@ (80017dc <st7789_ReadRGBImage+0x90>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d10a      	bne.n	80017b2 <st7789_ReadRGBImage+0x66>
 800179c:	2395      	movs	r3, #149	@ 0x95
 800179e:	9300      	str	r3, [sp, #0]
 80017a0:	2300      	movs	r3, #0
 80017a2:	2201      	movs	r2, #1
 80017a4:	490e      	ldr	r1, [pc, #56]	@ (80017e0 <st7789_ReadRGBImage+0x94>)
 80017a6:	203a      	movs	r0, #58	@ 0x3a
 80017a8:	f7ff fa14 	bl	8000bd4 <LCD_IO_Transaction>
 80017ac:	4b0b      	ldr	r3, [pc, #44]	@ (80017dc <st7789_ReadRGBImage+0x90>)
 80017ae:	2201      	movs	r2, #1
 80017b0:	701a      	strb	r2, [r3, #0]
 80017b2:	887b      	ldrh	r3, [r7, #2]
 80017b4:	883a      	ldrh	r2, [r7, #0]
 80017b6:	fb02 f303 	mul.w	r3, r2, r3
 80017ba:	461a      	mov	r2, r3
 80017bc:	23c9      	movs	r3, #201	@ 0xc9
 80017be:	9300      	str	r3, [sp, #0]
 80017c0:	2301      	movs	r3, #1
 80017c2:	69b9      	ldr	r1, [r7, #24]
 80017c4:	202e      	movs	r0, #46	@ 0x2e
 80017c6:	f7ff fa05 	bl	8000bd4 <LCD_IO_Transaction>
}
 80017ca:	bf00      	nop
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd90      	pop	{r4, r7, pc}
 80017d2:	bf00      	nop
 80017d4:	24000054 	.word	0x24000054
 80017d8:	08054907 	.word	0x08054907
 80017dc:	24000122 	.word	0x24000122
 80017e0:	08008cec 	.word	0x08008cec

080017e4 <st7789_Scroll>:
  * @param  TopFix    : Top fix size [pixel]
  * @param  BottonFix : Botton fix size [pixel]
  * @retval None
  */
void st7789_Scroll(int16_t Scroll, uint16_t TopFix, uint16_t BottonFix)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b08a      	sub	sp, #40	@ 0x28
 80017e8:	af02      	add	r7, sp, #8
 80017ea:	4603      	mov	r3, r0
 80017ec:	80fb      	strh	r3, [r7, #6]
 80017ee:	460b      	mov	r3, r1
 80017f0:	80bb      	strh	r3, [r7, #4]
 80017f2:	4613      	mov	r3, r2
 80017f4:	807b      	strh	r3, [r7, #2]
  if(Scroll < 0)
    Scroll = __REVSH(scrparam[2]) + Scroll + __REVSH(scrparam[1]);
  else
    Scroll = Scroll + __REVSH(scrparam[1]);
  #elif (ST7789_ORIENTATION == 1)
  if((TopFix != __REVSH(scrparam[3])) || (BottonFix != __REVSH(scrparam[1])))
 80017f6:	88bb      	ldrh	r3, [r7, #4]
 80017f8:	4a4d      	ldr	r2, [pc, #308]	@ (8001930 <st7789_Scroll+0x14c>)
 80017fa:	88d2      	ldrh	r2, [r2, #6]
 80017fc:	b212      	sxth	r2, r2
 80017fe:	83fa      	strh	r2, [r7, #30]
 8001800:	8bfa      	ldrh	r2, [r7, #30]
 8001802:	ba52      	rev16	r2, r2
 8001804:	b292      	uxth	r2, r2
 8001806:	b212      	sxth	r2, r2
 8001808:	4293      	cmp	r3, r2
 800180a:	d10a      	bne.n	8001822 <st7789_Scroll+0x3e>
 800180c:	887b      	ldrh	r3, [r7, #2]
 800180e:	4a48      	ldr	r2, [pc, #288]	@ (8001930 <st7789_Scroll+0x14c>)
 8001810:	8852      	ldrh	r2, [r2, #2]
 8001812:	b212      	sxth	r2, r2
 8001814:	83ba      	strh	r2, [r7, #28]
 8001816:	8bba      	ldrh	r2, [r7, #28]
 8001818:	ba52      	rev16	r2, r2
 800181a:	b292      	uxth	r2, r2
 800181c:	b212      	sxth	r2, r2
 800181e:	4293      	cmp	r3, r2
 8001820:	d02b      	beq.n	800187a <st7789_Scroll+0x96>
  {
    scrparam[3] = __REVSH(TopFix);
 8001822:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001826:	82fb      	strh	r3, [r7, #22]
 8001828:	8afb      	ldrh	r3, [r7, #22]
 800182a:	ba5b      	rev16	r3, r3
 800182c:	b29b      	uxth	r3, r3
 800182e:	b21b      	sxth	r3, r3
 8001830:	b29a      	uxth	r2, r3
 8001832:	4b3f      	ldr	r3, [pc, #252]	@ (8001930 <st7789_Scroll+0x14c>)
 8001834:	80da      	strh	r2, [r3, #6]
    scrparam[1] = __REVSH(BottonFix);
 8001836:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800183a:	833b      	strh	r3, [r7, #24]
 800183c:	8b3b      	ldrh	r3, [r7, #24]
 800183e:	ba5b      	rev16	r3, r3
 8001840:	b29b      	uxth	r3, r3
 8001842:	b21b      	sxth	r3, r3
 8001844:	b29a      	uxth	r2, r3
 8001846:	4b3a      	ldr	r3, [pc, #232]	@ (8001930 <st7789_Scroll+0x14c>)
 8001848:	805a      	strh	r2, [r3, #2]
    scrparam[2] = __REVSH(ST7789_LCD_PIXEL_HEIGHT - TopFix - BottonFix);
 800184a:	88ba      	ldrh	r2, [r7, #4]
 800184c:	887b      	ldrh	r3, [r7, #2]
 800184e:	4413      	add	r3, r2
 8001850:	b29b      	uxth	r3, r3
 8001852:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 8001856:	b29b      	uxth	r3, r3
 8001858:	b21b      	sxth	r3, r3
 800185a:	837b      	strh	r3, [r7, #26]
 800185c:	8b7b      	ldrh	r3, [r7, #26]
 800185e:	ba5b      	rev16	r3, r3
 8001860:	b29b      	uxth	r3, r3
 8001862:	b21b      	sxth	r3, r3
 8001864:	b29a      	uxth	r2, r3
 8001866:	4b32      	ldr	r3, [pc, #200]	@ (8001930 <st7789_Scroll+0x14c>)
 8001868:	809a      	strh	r2, [r3, #4]
    LCD_IO_WriteCmd8MultipleData8(ST7789_VSCRDEF, &scrparam[1], 6);
 800186a:	2395      	movs	r3, #149	@ 0x95
 800186c:	9300      	str	r3, [sp, #0]
 800186e:	2300      	movs	r3, #0
 8001870:	2206      	movs	r2, #6
 8001872:	4930      	ldr	r1, [pc, #192]	@ (8001934 <st7789_Scroll+0x150>)
 8001874:	2033      	movs	r0, #51	@ 0x33
 8001876:	f7ff f9ad 	bl	8000bd4 <LCD_IO_Transaction>
  }
  Scroll %= __REVSH(scrparam[2]);
 800187a:	4b2d      	ldr	r3, [pc, #180]	@ (8001930 <st7789_Scroll+0x14c>)
 800187c:	889b      	ldrh	r3, [r3, #4]
 800187e:	b21b      	sxth	r3, r3
 8001880:	82bb      	strh	r3, [r7, #20]
 8001882:	8abb      	ldrh	r3, [r7, #20]
 8001884:	ba5b      	rev16	r3, r3
 8001886:	b29b      	uxth	r3, r3
 8001888:	b21a      	sxth	r2, r3
 800188a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800188e:	fb93 f1f2 	sdiv	r1, r3, r2
 8001892:	fb01 f202 	mul.w	r2, r1, r2
 8001896:	1a9b      	subs	r3, r3, r2
 8001898:	80fb      	strh	r3, [r7, #6]
  if(Scroll < 0)
 800189a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	da18      	bge.n	80018d4 <st7789_Scroll+0xf0>
    Scroll = __REVSH(scrparam[2]) + Scroll + __REVSH(scrparam[1]);
 80018a2:	4b23      	ldr	r3, [pc, #140]	@ (8001930 <st7789_Scroll+0x14c>)
 80018a4:	889b      	ldrh	r3, [r3, #4]
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	823b      	strh	r3, [r7, #16]
 80018aa:	8a3b      	ldrh	r3, [r7, #16]
 80018ac:	ba5b      	rev16	r3, r3
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	b21b      	sxth	r3, r3
 80018b2:	b29a      	uxth	r2, r3
 80018b4:	88fb      	ldrh	r3, [r7, #6]
 80018b6:	4413      	add	r3, r2
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001930 <st7789_Scroll+0x14c>)
 80018bc:	885b      	ldrh	r3, [r3, #2]
 80018be:	b21b      	sxth	r3, r3
 80018c0:	827b      	strh	r3, [r7, #18]
 80018c2:	8a7b      	ldrh	r3, [r7, #18]
 80018c4:	ba5b      	rev16	r3, r3
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	b21b      	sxth	r3, r3
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	4413      	add	r3, r2
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	80fb      	strh	r3, [r7, #6]
 80018d2:	e00c      	b.n	80018ee <st7789_Scroll+0x10a>
  else
    Scroll = Scroll + __REVSH(scrparam[1]);
 80018d4:	4b16      	ldr	r3, [pc, #88]	@ (8001930 <st7789_Scroll+0x14c>)
 80018d6:	885b      	ldrh	r3, [r3, #2]
 80018d8:	b21b      	sxth	r3, r3
 80018da:	81fb      	strh	r3, [r7, #14]
 80018dc:	89fb      	ldrh	r3, [r7, #14]
 80018de:	ba5b      	rev16	r3, r3
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	b21b      	sxth	r3, r3
 80018e4:	b29a      	uxth	r2, r3
 80018e6:	88fb      	ldrh	r3, [r7, #6]
 80018e8:	4413      	add	r3, r2
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	80fb      	strh	r3, [r7, #6]
  if(Scroll < 0)
    Scroll = __REVSH(scrparam[2]) + Scroll + __REVSH(scrparam[1]);
  else
    Scroll = Scroll + __REVSH(scrparam[1]);
  #endif
  if(Scroll != __REVSH(scrparam[0]))
 80018ee:	4b10      	ldr	r3, [pc, #64]	@ (8001930 <st7789_Scroll+0x14c>)
 80018f0:	881b      	ldrh	r3, [r3, #0]
 80018f2:	b21b      	sxth	r3, r3
 80018f4:	81bb      	strh	r3, [r7, #12]
 80018f6:	89bb      	ldrh	r3, [r7, #12]
 80018f8:	ba5b      	rev16	r3, r3
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	b21b      	sxth	r3, r3
 80018fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001902:	429a      	cmp	r2, r3
 8001904:	d010      	beq.n	8001928 <st7789_Scroll+0x144>
 8001906:	88fb      	ldrh	r3, [r7, #6]
 8001908:	817b      	strh	r3, [r7, #10]
 800190a:	897b      	ldrh	r3, [r7, #10]
 800190c:	ba5b      	rev16	r3, r3
 800190e:	b29b      	uxth	r3, r3
 8001910:	b21b      	sxth	r3, r3
  {
    scrparam[0] = __REVSH(Scroll);
 8001912:	b29a      	uxth	r2, r3
 8001914:	4b06      	ldr	r3, [pc, #24]	@ (8001930 <st7789_Scroll+0x14c>)
 8001916:	801a      	strh	r2, [r3, #0]
    LCD_IO_WriteCmd8MultipleData8(ST7789_VSCRSADD, &scrparam[0], 2);
 8001918:	2395      	movs	r3, #149	@ 0x95
 800191a:	9300      	str	r3, [sp, #0]
 800191c:	2300      	movs	r3, #0
 800191e:	2202      	movs	r2, #2
 8001920:	4903      	ldr	r1, [pc, #12]	@ (8001930 <st7789_Scroll+0x14c>)
 8001922:	2037      	movs	r0, #55	@ 0x37
 8001924:	f7ff f956 	bl	8000bd4 <LCD_IO_Transaction>
  }
}
 8001928:	bf00      	nop
 800192a:	3720      	adds	r7, #32
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	24000124 	.word	0x24000124
 8001934:	24000126 	.word	0x24000126

08001938 <st7789_UserCommand>:
  * @param  Size      : data number
  * @param  Mode      : 0=write 8bits datas, 1=0=write 16bits datas, 2=read 8bits datas, 3=read 16bits datas
  * @retval None
  */
void st7789_UserCommand(uint16_t Command, uint8_t* pData, uint32_t Size, uint8_t Mode)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b086      	sub	sp, #24
 800193c:	af02      	add	r7, sp, #8
 800193e:	60b9      	str	r1, [r7, #8]
 8001940:	607a      	str	r2, [r7, #4]
 8001942:	461a      	mov	r2, r3
 8001944:	4603      	mov	r3, r0
 8001946:	81fb      	strh	r3, [r7, #14]
 8001948:	4613      	mov	r3, r2
 800194a:	737b      	strb	r3, [r7, #13]
  if(Mode == 0)
 800194c:	7b7b      	ldrb	r3, [r7, #13]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d10a      	bne.n	8001968 <st7789_UserCommand+0x30>
    LCD_IO_WriteCmd8MultipleData8((uint8_t)Command, pData, Size);
 8001952:	89fb      	ldrh	r3, [r7, #14]
 8001954:	b2db      	uxtb	r3, r3
 8001956:	4618      	mov	r0, r3
 8001958:	2395      	movs	r3, #149	@ 0x95
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	2300      	movs	r3, #0
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	68b9      	ldr	r1, [r7, #8]
 8001962:	f7ff f937 	bl	8000bd4 <LCD_IO_Transaction>
    LCD_IO_WriteCmd8MultipleData16((uint8_t)Command, pData, Size);
  else if(Mode == 2)
    LCD_IO_ReadCmd8MultipleData8((uint8_t)Command, pData, Size, 1);
  else if(Mode == 3)
    LCD_IO_ReadCmd8MultipleData16((uint8_t)Command, pData, Size, 1);
}
 8001966:	e028      	b.n	80019ba <st7789_UserCommand+0x82>
  else if(Mode == 1)
 8001968:	7b7b      	ldrb	r3, [r7, #13]
 800196a:	2b01      	cmp	r3, #1
 800196c:	d10a      	bne.n	8001984 <st7789_UserCommand+0x4c>
    LCD_IO_WriteCmd8MultipleData16((uint8_t)Command, pData, Size);
 800196e:	89fb      	ldrh	r3, [r7, #14]
 8001970:	b2db      	uxtb	r3, r3
 8001972:	4618      	mov	r0, r3
 8001974:	23a5      	movs	r3, #165	@ 0xa5
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	2300      	movs	r3, #0
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	68b9      	ldr	r1, [r7, #8]
 800197e:	f7ff f929 	bl	8000bd4 <LCD_IO_Transaction>
}
 8001982:	e01a      	b.n	80019ba <st7789_UserCommand+0x82>
  else if(Mode == 2)
 8001984:	7b7b      	ldrb	r3, [r7, #13]
 8001986:	2b02      	cmp	r3, #2
 8001988:	d10a      	bne.n	80019a0 <st7789_UserCommand+0x68>
    LCD_IO_ReadCmd8MultipleData8((uint8_t)Command, pData, Size, 1);
 800198a:	89fb      	ldrh	r3, [r7, #14]
 800198c:	b2db      	uxtb	r3, r3
 800198e:	4618      	mov	r0, r3
 8001990:	2399      	movs	r3, #153	@ 0x99
 8001992:	9300      	str	r3, [sp, #0]
 8001994:	2301      	movs	r3, #1
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	68b9      	ldr	r1, [r7, #8]
 800199a:	f7ff f91b 	bl	8000bd4 <LCD_IO_Transaction>
}
 800199e:	e00c      	b.n	80019ba <st7789_UserCommand+0x82>
  else if(Mode == 3)
 80019a0:	7b7b      	ldrb	r3, [r7, #13]
 80019a2:	2b03      	cmp	r3, #3
 80019a4:	d109      	bne.n	80019ba <st7789_UserCommand+0x82>
    LCD_IO_ReadCmd8MultipleData16((uint8_t)Command, pData, Size, 1);
 80019a6:	89fb      	ldrh	r3, [r7, #14]
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	4618      	mov	r0, r3
 80019ac:	23a9      	movs	r3, #169	@ 0xa9
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	2301      	movs	r3, #1
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	68b9      	ldr	r1, [r7, #8]
 80019b6:	f7ff f90d 	bl	8000bd4 <LCD_IO_Transaction>
}
 80019ba:	bf00      	nop
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
	...

080019c4 <BSP_LCD_Init>:
  * @brief  Initializes the LCD.
  * @param  None
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
  uint8_t ret = LCD_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	71fb      	strb	r3, [r7, #7]

  /* LCD Init */   
  lcd_drv->Init();
 80019ce:	4b0a      	ldr	r3, [pc, #40]	@ (80019f8 <BSP_LCD_Init+0x34>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4798      	blx	r3
  
  /* Default value for draw propriety */
  DrawProp.BackColor = LCD_DEFAULT_BACKCOLOR;
 80019d6:	4b09      	ldr	r3, [pc, #36]	@ (80019fc <BSP_LCD_Init+0x38>)
 80019d8:	2200      	movs	r2, #0
 80019da:	605a      	str	r2, [r3, #4]
  DrawProp.TextColor = LCD_DEFAULT_TEXTCOLOR;
 80019dc:	4b07      	ldr	r3, [pc, #28]	@ (80019fc <BSP_LCD_Init+0x38>)
 80019de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019e2:	601a      	str	r2, [r3, #0]
  DrawProp.pFont     = &LCD_DEFAULT_FONT;
 80019e4:	4b05      	ldr	r3, [pc, #20]	@ (80019fc <BSP_LCD_Init+0x38>)
 80019e6:	4a06      	ldr	r2, [pc, #24]	@ (8001a00 <BSP_LCD_Init+0x3c>)
 80019e8:	609a      	str	r2, [r3, #8]
  /* Clear the LCD screen */
  #if LCD_INIT_CLEAR == 1
  BSP_LCD_Clear(LCD_DEFAULT_BACKCOLOR);
  #endif
  
  ret = LCD_OK;
 80019ea:	2300      	movs	r3, #0
 80019ec:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 80019ee:	79fb      	ldrb	r3, [r7, #7]
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	24000050 	.word	0x24000050
 80019fc:	2400012c 	.word	0x2400012c
 8001a00:	24000000 	.word	0x24000000

08001a04 <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pBmp: Pointer to Bmp picture address
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pBmp)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	603a      	str	r2, [r7, #0]
 8001a0e:	80fb      	strh	r3, [r7, #6]
 8001a10:	460b      	mov	r3, r1
 8001a12:	80bb      	strh	r3, [r7, #4]
  uint32_t height = 0;
 8001a14:	2300      	movs	r3, #0
 8001a16:	60fb      	str	r3, [r7, #12]
  uint32_t width  = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	60bb      	str	r3, [r7, #8]
  
  /* Read bitmap width */
  width = pBmp[18] + (pBmp[19] << 8) + (pBmp[20] << 16)  + (pBmp[21] << 24);
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	3312      	adds	r3, #18
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	461a      	mov	r2, r3
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	3313      	adds	r3, #19
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	021b      	lsls	r3, r3, #8
 8001a2c:	441a      	add	r2, r3
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	3314      	adds	r3, #20
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	041b      	lsls	r3, r3, #16
 8001a36:	441a      	add	r2, r3
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	3315      	adds	r3, #21
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	061b      	lsls	r3, r3, #24
 8001a40:	4413      	add	r3, r2
 8001a42:	60bb      	str	r3, [r7, #8]

  /* Read bitmap height */
  height = pBmp[22] + (pBmp[23] << 8) + (pBmp[24] << 16)  + (pBmp[25] << 24);
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	3316      	adds	r3, #22
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	3317      	adds	r3, #23
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	021b      	lsls	r3, r3, #8
 8001a54:	441a      	add	r2, r3
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	3318      	adds	r3, #24
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	041b      	lsls	r3, r3, #16
 8001a5e:	441a      	add	r2, r3
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	3319      	adds	r3, #25
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	061b      	lsls	r3, r3, #24
 8001a68:	4413      	add	r3, r2
 8001a6a:	60fb      	str	r3, [r7, #12]
  
  SetDisplayWindow(Xpos, Ypos, width, height);
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	b29a      	uxth	r2, r3
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	88b9      	ldrh	r1, [r7, #4]
 8001a76:	88f8      	ldrh	r0, [r7, #6]
 8001a78:	f000 f80e 	bl	8001a98 <SetDisplayWindow>
  
  lcd_drv->DrawBitmap(Xpos, Ypos, pBmp);
 8001a7c:	4b05      	ldr	r3, [pc, #20]	@ (8001a94 <BSP_LCD_DrawBitmap+0x90>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a82:	88b9      	ldrh	r1, [r7, #4]
 8001a84:	88f8      	ldrh	r0, [r7, #6]
 8001a86:	683a      	ldr	r2, [r7, #0]
 8001a88:	4798      	blx	r3
}
 8001a8a:	bf00      	nop
 8001a8c:	3710      	adds	r7, #16
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	24000050 	.word	0x24000050

08001a98 <SetDisplayWindow>:
  * @param  Width: LCD window width
  * @param  Height: LCD window height  
  * @retval None
  */
static void SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001a98:	b590      	push	{r4, r7, lr}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4604      	mov	r4, r0
 8001aa0:	4608      	mov	r0, r1
 8001aa2:	4611      	mov	r1, r2
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	4623      	mov	r3, r4
 8001aa8:	80fb      	strh	r3, [r7, #6]
 8001aaa:	4603      	mov	r3, r0
 8001aac:	80bb      	strh	r3, [r7, #4]
 8001aae:	460b      	mov	r3, r1
 8001ab0:	807b      	strh	r3, [r7, #2]
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	803b      	strh	r3, [r7, #0]
  lcd_drv->SetDisplayWindow(Xpos, Ypos, Width, Height);
 8001ab6:	4b06      	ldr	r3, [pc, #24]	@ (8001ad0 <SetDisplayWindow+0x38>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	69dc      	ldr	r4, [r3, #28]
 8001abc:	883b      	ldrh	r3, [r7, #0]
 8001abe:	887a      	ldrh	r2, [r7, #2]
 8001ac0:	88b9      	ldrh	r1, [r7, #4]
 8001ac2:	88f8      	ldrh	r0, [r7, #6]
 8001ac4:	47a0      	blx	r4
}
 8001ac6:	bf00      	nop
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd90      	pop	{r4, r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	24000050 	.word	0x24000050

08001ad4 <BSP_LCD_ReadID>:
  * @brief  Get display ID
  * @param  none
  * @retval ID number
  */
uint32_t BSP_LCD_ReadID(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  return lcd_drv->ReadID();
 8001ad8:	4b03      	ldr	r3, [pc, #12]	@ (8001ae8 <BSP_LCD_ReadID+0x14>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	4798      	blx	r3
 8001ae0:	4603      	mov	r3, r0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	24000050 	.word	0x24000050

08001aec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001af0:	f000 fa18 	bl	8001f24 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001af4:	f000 fec8 	bl	8002888 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001af8:	f000 f834 	bl	8001b64 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001afc:	f000 f8a2 	bl	8001c44 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b00:	f000 f968 	bl	8001dd4 <MX_GPIO_Init>
  MX_SPI5_Init();
 8001b04:	f000 f912 	bl	8001d2c <MX_SPI5_Init>
  MX_SPI1_Init();
 8001b08:	f000 f8ba 	bl	8001c80 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8001b0c:	2000      	movs	r0, #0
 8001b0e:	f000 fce9 	bl	80024e4 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8001b12:	2001      	movs	r0, #1
 8001b14:	f000 fce6 	bl	80024e4 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8001b18:	2002      	movs	r0, #2
 8001b1a:	f000 fce3 	bl	80024e4 <BSP_LED_Init>

  /* Initialize User push-button without interrupt mode. */
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8001b1e:	2100      	movs	r1, #0
 8001b20:	2000      	movs	r0, #0
 8001b22:	f000 fd55 	bl	80025d0 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8001b26:	4b0e      	ldr	r3, [pc, #56]	@ (8001b60 <main+0x74>)
 8001b28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b2c:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8001b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b60 <main+0x74>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8001b34:	4b0a      	ldr	r3, [pc, #40]	@ (8001b60 <main+0x74>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8001b3a:	4b09      	ldr	r3, [pc, #36]	@ (8001b60 <main+0x74>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8001b40:	4b07      	ldr	r3, [pc, #28]	@ (8001b60 <main+0x74>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8001b46:	4906      	ldr	r1, [pc, #24]	@ (8001b60 <main+0x74>)
 8001b48:	2000      	movs	r0, #0
 8001b4a:	f000 fdbf 	bl	80026cc <BSP_COM_Init>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <main+0x6c>
  {
    Error_Handler();
 8001b54:	f000 fa12 	bl	8001f7c <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  mainApp();
 8001b58:	f7fe fddc 	bl	8000714 <mainApp>
  while (1)
 8001b5c:	bf00      	nop
 8001b5e:	e7fd      	b.n	8001b5c <main+0x70>
 8001b60:	24000138 	.word	0x24000138

08001b64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b09c      	sub	sp, #112	@ 0x70
 8001b68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b6e:	224c      	movs	r2, #76	@ 0x4c
 8001b70:	2100      	movs	r1, #0
 8001b72:	4618      	mov	r0, r3
 8001b74:	f006 fa48 	bl	8008008 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b78:	1d3b      	adds	r3, r7, #4
 8001b7a:	2220      	movs	r2, #32
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f006 fa42 	bl	8008008 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001b84:	2002      	movs	r0, #2
 8001b86:	f001 fab3 	bl	80030f0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	603b      	str	r3, [r7, #0]
 8001b8e:	4b2c      	ldr	r3, [pc, #176]	@ (8001c40 <SystemClock_Config+0xdc>)
 8001b90:	699b      	ldr	r3, [r3, #24]
 8001b92:	4a2b      	ldr	r2, [pc, #172]	@ (8001c40 <SystemClock_Config+0xdc>)
 8001b94:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001b98:	6193      	str	r3, [r2, #24]
 8001b9a:	4b29      	ldr	r3, [pc, #164]	@ (8001c40 <SystemClock_Config+0xdc>)
 8001b9c:	699b      	ldr	r3, [r3, #24]
 8001b9e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ba2:	603b      	str	r3, [r7, #0]
 8001ba4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001ba6:	bf00      	nop
 8001ba8:	4b25      	ldr	r3, [pc, #148]	@ (8001c40 <SystemClock_Config+0xdc>)
 8001baa:	699b      	ldr	r3, [r3, #24]
 8001bac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001bb4:	d1f8      	bne.n	8001ba8 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001bbe:	2340      	movs	r3, #64	@ 0x40
 8001bc0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001bca:	2304      	movs	r3, #4
 8001bcc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 31;
 8001bce:	231f      	movs	r3, #31
 8001bd0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001bda:	2302      	movs	r3, #2
 8001bdc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001bde:	230c      	movs	r3, #12
 8001be0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001be2:	2300      	movs	r3, #0
 8001be4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 2048;
 8001be6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001bea:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f001 fab7 	bl	8003164 <HAL_RCC_OscConfig>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001bfc:	f000 f9be 	bl	8001f7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c00:	233f      	movs	r3, #63	@ 0x3f
 8001c02:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c04:	2303      	movs	r3, #3
 8001c06:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001c0c:	2308      	movs	r3, #8
 8001c0e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001c10:	2340      	movs	r3, #64	@ 0x40
 8001c12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001c14:	2340      	movs	r3, #64	@ 0x40
 8001c16:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001c18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c1c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001c1e:	2340      	movs	r3, #64	@ 0x40
 8001c20:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001c22:	1d3b      	adds	r3, r7, #4
 8001c24:	2103      	movs	r1, #3
 8001c26:	4618      	mov	r0, r3
 8001c28:	f001 fe76 	bl	8003918 <HAL_RCC_ClockConfig>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001c32:	f000 f9a3 	bl	8001f7c <Error_Handler>
  }
}
 8001c36:	bf00      	nop
 8001c38:	3770      	adds	r7, #112	@ 0x70
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	58024800 	.word	0x58024800

08001c44 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b0ae      	sub	sp, #184	@ 0xb8
 8001c48:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c4a:	463b      	mov	r3, r7
 8001c4c:	22b8      	movs	r2, #184	@ 0xb8
 8001c4e:	2100      	movs	r1, #0
 8001c50:	4618      	mov	r0, r3
 8001c52:	f006 f9d9 	bl	8008008 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8001c56:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001c5a:	f04f 0300 	mov.w	r3, #0
 8001c5e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8001c62:	2300      	movs	r3, #0
 8001c64:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c66:	463b      	mov	r3, r7
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f002 f9e1 	bl	8004030 <HAL_RCCEx_PeriphCLKConfig>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <PeriphCommonClock_Config+0x34>
  {
    Error_Handler();
 8001c74:	f000 f982 	bl	8001f7c <Error_Handler>
  }
}
 8001c78:	bf00      	nop
 8001c7a:	37b8      	adds	r7, #184	@ 0xb8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001c84:	4b27      	ldr	r3, [pc, #156]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001c86:	4a28      	ldr	r2, [pc, #160]	@ (8001d28 <MX_SPI1_Init+0xa8>)
 8001c88:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c8a:	4b26      	ldr	r3, [pc, #152]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001c8c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001c90:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c92:	4b24      	ldr	r3, [pc, #144]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c98:	4b22      	ldr	r3, [pc, #136]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001c9a:	2207      	movs	r2, #7
 8001c9c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c9e:	4b21      	ldr	r3, [pc, #132]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ca4:	4b1f      	ldr	r3, [pc, #124]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001caa:	4b1e      	ldr	r3, [pc, #120]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001cac:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001cb0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001cb2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001cb4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001cb8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cba:	4b1a      	ldr	r3, [pc, #104]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cc0:	4b18      	ldr	r3, [pc, #96]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cc6:	4b17      	ldr	r3, [pc, #92]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001ccc:	4b15      	ldr	r3, [pc, #84]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001cd2:	4b14      	ldr	r3, [pc, #80]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001cd4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001cd8:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001cda:	4b12      	ldr	r3, [pc, #72]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001ce0:	4b10      	ldr	r3, [pc, #64]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001cec:	4b0d      	ldr	r3, [pc, #52]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001cf8:	4b0a      	ldr	r3, [pc, #40]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001cfe:	4b09      	ldr	r3, [pc, #36]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001d04:	4b07      	ldr	r3, [pc, #28]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001d0a:	4b06      	ldr	r3, [pc, #24]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d10:	4804      	ldr	r0, [pc, #16]	@ (8001d24 <MX_SPI1_Init+0xa4>)
 8001d12:	f003 ff4f 	bl	8005bb4 <HAL_SPI_Init>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8001d1c:	f000 f92e 	bl	8001f7c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d20:	bf00      	nop
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	24000148 	.word	0x24000148
 8001d28:	40013000 	.word	0x40013000

08001d2c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001d30:	4b26      	ldr	r3, [pc, #152]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d32:	4a27      	ldr	r2, [pc, #156]	@ (8001dd0 <MX_SPI5_Init+0xa4>)
 8001d34:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001d36:	4b25      	ldr	r3, [pc, #148]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d38:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001d3c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001d3e:	4b23      	ldr	r3, [pc, #140]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_16BIT;
 8001d44:	4b21      	ldr	r3, [pc, #132]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d46:	220f      	movs	r2, #15
 8001d48:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d4a:	4b20      	ldr	r3, [pc, #128]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d50:	4b1e      	ldr	r3, [pc, #120]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001d56:	4b1d      	ldr	r3, [pc, #116]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d58:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001d5c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d64:	4b19      	ldr	r3, [pc, #100]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d6a:	4b18      	ldr	r3, [pc, #96]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d70:	4b16      	ldr	r3, [pc, #88]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8001d76:	4b15      	ldr	r3, [pc, #84]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001d7c:	4b13      	ldr	r3, [pc, #76]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001d82:	4b12      	ldr	r3, [pc, #72]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001d88:	4b10      	ldr	r3, [pc, #64]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001d8e:	4b0f      	ldr	r3, [pc, #60]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001d94:	4b0d      	ldr	r3, [pc, #52]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001da0:	4b0a      	ldr	r3, [pc, #40]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001da6:	4b09      	ldr	r3, [pc, #36]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001dac:	4b07      	ldr	r3, [pc, #28]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001db2:	4b06      	ldr	r3, [pc, #24]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001db8:	4804      	ldr	r0, [pc, #16]	@ (8001dcc <MX_SPI5_Init+0xa0>)
 8001dba:	f003 fefb 	bl	8005bb4 <HAL_SPI_Init>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_SPI5_Init+0x9c>
  {
    Error_Handler();
 8001dc4:	f000 f8da 	bl	8001f7c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	240001d0 	.word	0x240001d0
 8001dd0:	40015000 	.word	0x40015000

08001dd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08a      	sub	sp, #40	@ 0x28
 8001dd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dda:	f107 0314 	add.w	r3, r7, #20
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	605a      	str	r2, [r3, #4]
 8001de4:	609a      	str	r2, [r3, #8]
 8001de6:	60da      	str	r2, [r3, #12]
 8001de8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dea:	4b4a      	ldr	r3, [pc, #296]	@ (8001f14 <MX_GPIO_Init+0x140>)
 8001dec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001df0:	4a48      	ldr	r2, [pc, #288]	@ (8001f14 <MX_GPIO_Init+0x140>)
 8001df2:	f043 0310 	orr.w	r3, r3, #16
 8001df6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001dfa:	4b46      	ldr	r3, [pc, #280]	@ (8001f14 <MX_GPIO_Init+0x140>)
 8001dfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e00:	f003 0310 	and.w	r3, r3, #16
 8001e04:	613b      	str	r3, [r7, #16]
 8001e06:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e08:	4b42      	ldr	r3, [pc, #264]	@ (8001f14 <MX_GPIO_Init+0x140>)
 8001e0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e0e:	4a41      	ldr	r2, [pc, #260]	@ (8001f14 <MX_GPIO_Init+0x140>)
 8001e10:	f043 0304 	orr.w	r3, r3, #4
 8001e14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e18:	4b3e      	ldr	r3, [pc, #248]	@ (8001f14 <MX_GPIO_Init+0x140>)
 8001e1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e1e:	f003 0304 	and.w	r3, r3, #4
 8001e22:	60fb      	str	r3, [r7, #12]
 8001e24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e26:	4b3b      	ldr	r3, [pc, #236]	@ (8001f14 <MX_GPIO_Init+0x140>)
 8001e28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e2c:	4a39      	ldr	r2, [pc, #228]	@ (8001f14 <MX_GPIO_Init+0x140>)
 8001e2e:	f043 0320 	orr.w	r3, r3, #32
 8001e32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e36:	4b37      	ldr	r3, [pc, #220]	@ (8001f14 <MX_GPIO_Init+0x140>)
 8001e38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e3c:	f003 0320 	and.w	r3, r3, #32
 8001e40:	60bb      	str	r3, [r7, #8]
 8001e42:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e44:	4b33      	ldr	r3, [pc, #204]	@ (8001f14 <MX_GPIO_Init+0x140>)
 8001e46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e4a:	4a32      	ldr	r2, [pc, #200]	@ (8001f14 <MX_GPIO_Init+0x140>)
 8001e4c:	f043 0301 	orr.w	r3, r3, #1
 8001e50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e54:	4b2f      	ldr	r3, [pc, #188]	@ (8001f14 <MX_GPIO_Init+0x140>)
 8001e56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	607b      	str	r3, [r7, #4]
 8001e60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e62:	4b2c      	ldr	r3, [pc, #176]	@ (8001f14 <MX_GPIO_Init+0x140>)
 8001e64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e68:	4a2a      	ldr	r2, [pc, #168]	@ (8001f14 <MX_GPIO_Init+0x140>)
 8001e6a:	f043 0302 	orr.w	r3, r3, #2
 8001e6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e72:	4b28      	ldr	r3, [pc, #160]	@ (8001f14 <MX_GPIO_Init+0x140>)
 8001e74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e78:	f003 0302 	and.w	r3, r3, #2
 8001e7c:	603b      	str	r3, [r7, #0]
 8001e7e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_RST_Pin, GPIO_PIN_SET);
 8001e80:	2201      	movs	r2, #1
 8001e82:	2118      	movs	r1, #24
 8001e84:	4824      	ldr	r0, [pc, #144]	@ (8001f18 <MX_GPIO_Init+0x144>)
 8001e86:	f001 f919 	bl	80030bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	2120      	movs	r1, #32
 8001e8e:	4822      	ldr	r0, [pc, #136]	@ (8001f18 <MX_GPIO_Init+0x144>)
 8001e90:	f001 f914 	bl	80030bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TS_CS_GPIO_Port, TS_CS_Pin, GPIO_PIN_SET);
 8001e94:	2201      	movs	r2, #1
 8001e96:	2110      	movs	r1, #16
 8001e98:	4820      	ldr	r0, [pc, #128]	@ (8001f1c <MX_GPIO_Init+0x148>)
 8001e9a:	f001 f90f 	bl	80030bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_CS_Pin LCD_RS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_RS_Pin;
 8001e9e:	2328      	movs	r3, #40	@ 0x28
 8001ea0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001eae:	f107 0314 	add.w	r3, r7, #20
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4818      	ldr	r0, [pc, #96]	@ (8001f18 <MX_GPIO_Init+0x144>)
 8001eb6:	f000 ff59 	bl	8002d6c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8001eba:	2310      	movs	r3, #16
 8001ebc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8001eca:	f107 0314 	add.w	r3, r7, #20
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4811      	ldr	r0, [pc, #68]	@ (8001f18 <MX_GPIO_Init+0x144>)
 8001ed2:	f000 ff4b 	bl	8002d6c <HAL_GPIO_Init>

  /*Configure GPIO pin : TS_CS_Pin */
  GPIO_InitStruct.Pin = TS_CS_Pin;
 8001ed6:	2310      	movs	r3, #16
 8001ed8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eda:	2301      	movs	r3, #1
 8001edc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TS_CS_GPIO_Port, &GPIO_InitStruct);
 8001ee6:	f107 0314 	add.w	r3, r7, #20
 8001eea:	4619      	mov	r1, r3
 8001eec:	480b      	ldr	r0, [pc, #44]	@ (8001f1c <MX_GPIO_Init+0x148>)
 8001eee:	f000 ff3d 	bl	8002d6c <HAL_GPIO_Init>

  /*Configure GPIO pin : TS_IRQ_Pin */
  GPIO_InitStruct.Pin = TS_IRQ_Pin;
 8001ef2:	2380      	movs	r3, #128	@ 0x80
 8001ef4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efa:	2300      	movs	r3, #0
 8001efc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TS_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001efe:	f107 0314 	add.w	r3, r7, #20
 8001f02:	4619      	mov	r1, r3
 8001f04:	4806      	ldr	r0, [pc, #24]	@ (8001f20 <MX_GPIO_Init+0x14c>)
 8001f06:	f000 ff31 	bl	8002d6c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f0a:	bf00      	nop
 8001f0c:	3728      	adds	r7, #40	@ 0x28
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	58024400 	.word	0x58024400
 8001f18:	58021000 	.word	0x58021000
 8001f1c:	58020000 	.word	0x58020000
 8001f20:	58020800 	.word	0x58020800

08001f24 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001f2a:	463b      	mov	r3, r7
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	605a      	str	r2, [r3, #4]
 8001f32:	609a      	str	r2, [r3, #8]
 8001f34:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001f36:	f000 fe6d 	bl	8002c14 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001f42:	2300      	movs	r3, #0
 8001f44:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001f46:	231f      	movs	r3, #31
 8001f48:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001f4a:	2387      	movs	r3, #135	@ 0x87
 8001f4c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001f52:	2300      	movs	r3, #0
 8001f54:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001f56:	2301      	movs	r3, #1
 8001f58:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001f62:	2300      	movs	r3, #0
 8001f64:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001f66:	463b      	mov	r3, r7
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f000 fe8b 	bl	8002c84 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001f6e:	2004      	movs	r0, #4
 8001f70:	f000 fe68 	bl	8002c44 <HAL_MPU_Enable>

}
 8001f74:	bf00      	nop
 8001f76:	3710      	adds	r7, #16
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001f80:	b672      	cpsid	i
}
 8001f82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f84:	bf00      	nop
 8001f86:	e7fd      	b.n	8001f84 <Error_Handler+0x8>

08001f88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb8 <HAL_MspInit+0x30>)
 8001f90:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f94:	4a08      	ldr	r2, [pc, #32]	@ (8001fb8 <HAL_MspInit+0x30>)
 8001f96:	f043 0302 	orr.w	r3, r3, #2
 8001f9a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001f9e:	4b06      	ldr	r3, [pc, #24]	@ (8001fb8 <HAL_MspInit+0x30>)
 8001fa0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001fa4:	f003 0302 	and.w	r3, r3, #2
 8001fa8:	607b      	str	r3, [r7, #4]
 8001faa:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fac:	bf00      	nop
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	58024400 	.word	0x58024400

08001fbc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b0ba      	sub	sp, #232	@ 0xe8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
 8001fcc:	605a      	str	r2, [r3, #4]
 8001fce:	609a      	str	r2, [r3, #8]
 8001fd0:	60da      	str	r2, [r3, #12]
 8001fd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fd4:	f107 0318 	add.w	r3, r7, #24
 8001fd8:	22b8      	movs	r2, #184	@ 0xb8
 8001fda:	2100      	movs	r1, #0
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f006 f813 	bl	8008008 <memset>
  if(hspi->Instance==SPI1)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a55      	ldr	r2, [pc, #340]	@ (800213c <HAL_SPI_MspInit+0x180>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d146      	bne.n	800207a <HAL_SPI_MspInit+0xbe>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001fec:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001ff0:	f04f 0300 	mov.w	r3, #0
 8001ff4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 8001ff8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ffc:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ffe:	f107 0318 	add.w	r3, r7, #24
 8002002:	4618      	mov	r0, r3
 8002004:	f002 f814 	bl	8004030 <HAL_RCCEx_PeriphCLKConfig>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 800200e:	f7ff ffb5 	bl	8001f7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002012:	4b4b      	ldr	r3, [pc, #300]	@ (8002140 <HAL_SPI_MspInit+0x184>)
 8002014:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002018:	4a49      	ldr	r2, [pc, #292]	@ (8002140 <HAL_SPI_MspInit+0x184>)
 800201a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800201e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002022:	4b47      	ldr	r3, [pc, #284]	@ (8002140 <HAL_SPI_MspInit+0x184>)
 8002024:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002028:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800202c:	617b      	str	r3, [r7, #20]
 800202e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002030:	4b43      	ldr	r3, [pc, #268]	@ (8002140 <HAL_SPI_MspInit+0x184>)
 8002032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002036:	4a42      	ldr	r2, [pc, #264]	@ (8002140 <HAL_SPI_MspInit+0x184>)
 8002038:	f043 0302 	orr.w	r3, r3, #2
 800203c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002040:	4b3f      	ldr	r3, [pc, #252]	@ (8002140 <HAL_SPI_MspInit+0x184>)
 8002042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	613b      	str	r3, [r7, #16]
 800204c:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    PB4(NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = TS_SCK_Pin|TS_MISO_Pin|TS_MOSI_Pin;
 800204e:	2338      	movs	r3, #56	@ 0x38
 8002050:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002054:	2302      	movs	r3, #2
 8002056:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205a:	2300      	movs	r3, #0
 800205c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002060:	2300      	movs	r3, #0
 8002062:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002066:	2305      	movs	r3, #5
 8002068:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800206c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002070:	4619      	mov	r1, r3
 8002072:	4834      	ldr	r0, [pc, #208]	@ (8002144 <HAL_SPI_MspInit+0x188>)
 8002074:	f000 fe7a 	bl	8002d6c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002078:	e05b      	b.n	8002132 <HAL_SPI_MspInit+0x176>
  else if(hspi->Instance==SPI5)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a32      	ldr	r2, [pc, #200]	@ (8002148 <HAL_SPI_MspInit+0x18c>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d156      	bne.n	8002132 <HAL_SPI_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 8002084:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002088:	f04f 0300 	mov.w	r3, #0
 800208c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 8002090:	2304      	movs	r3, #4
 8002092:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 8002094:	230c      	movs	r3, #12
 8002096:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 1;
 8002098:	2301      	movs	r3, #1
 800209a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 1;
 800209c:	2301      	movs	r3, #1
 800209e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80020a0:	2302      	movs	r3, #2
 80020a2:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80020a4:	23c0      	movs	r3, #192	@ 0xc0
 80020a6:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80020a8:	2300      	movs	r3, #0
 80020aa:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80020ac:	2300      	movs	r3, #0
 80020ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL2;
 80020b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020b4:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020b6:	f107 0318 	add.w	r3, r7, #24
 80020ba:	4618      	mov	r0, r3
 80020bc:	f001 ffb8 	bl	8004030 <HAL_RCCEx_PeriphCLKConfig>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <HAL_SPI_MspInit+0x10e>
      Error_Handler();
 80020c6:	f7ff ff59 	bl	8001f7c <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
 80020ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002140 <HAL_SPI_MspInit+0x184>)
 80020cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020d0:	4a1b      	ldr	r2, [pc, #108]	@ (8002140 <HAL_SPI_MspInit+0x184>)
 80020d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80020d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80020da:	4b19      	ldr	r3, [pc, #100]	@ (8002140 <HAL_SPI_MspInit+0x184>)
 80020dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020e4:	60fb      	str	r3, [r7, #12]
 80020e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80020e8:	4b15      	ldr	r3, [pc, #84]	@ (8002140 <HAL_SPI_MspInit+0x184>)
 80020ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020ee:	4a14      	ldr	r2, [pc, #80]	@ (8002140 <HAL_SPI_MspInit+0x184>)
 80020f0:	f043 0320 	orr.w	r3, r3, #32
 80020f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020f8:	4b11      	ldr	r3, [pc, #68]	@ (8002140 <HAL_SPI_MspInit+0x184>)
 80020fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020fe:	f003 0320 	and.w	r3, r3, #32
 8002102:	60bb      	str	r3, [r7, #8]
 8002104:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
 8002106:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800210a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210e:	2302      	movs	r3, #2
 8002110:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002114:	2300      	movs	r3, #0
 8002116:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800211a:	2303      	movs	r3, #3
 800211c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002120:	2305      	movs	r3, #5
 8002122:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002126:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800212a:	4619      	mov	r1, r3
 800212c:	4807      	ldr	r0, [pc, #28]	@ (800214c <HAL_SPI_MspInit+0x190>)
 800212e:	f000 fe1d 	bl	8002d6c <HAL_GPIO_Init>
}
 8002132:	bf00      	nop
 8002134:	37e8      	adds	r7, #232	@ 0xe8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	40013000 	.word	0x40013000
 8002140:	58024400 	.word	0x58024400
 8002144:	58020400 	.word	0x58020400
 8002148:	40015000 	.word	0x40015000
 800214c:	58021400 	.word	0x58021400

08002150 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002154:	bf00      	nop
 8002156:	e7fd      	b.n	8002154 <NMI_Handler+0x4>

08002158 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800215c:	bf00      	nop
 800215e:	e7fd      	b.n	800215c <HardFault_Handler+0x4>

08002160 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002164:	bf00      	nop
 8002166:	e7fd      	b.n	8002164 <MemManage_Handler+0x4>

08002168 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800216c:	bf00      	nop
 800216e:	e7fd      	b.n	800216c <BusFault_Handler+0x4>

08002170 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002174:	bf00      	nop
 8002176:	e7fd      	b.n	8002174 <UsageFault_Handler+0x4>

08002178 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800217c:	bf00      	nop
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr

08002186 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002186:	b480      	push	{r7}
 8002188:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021a6:	f000 fbe1 	bl	800296c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021aa:	bf00      	nop
 80021ac:	bd80      	pop	{r7, pc}

080021ae <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021ae:	b480      	push	{r7}
 80021b0:	af00      	add	r7, sp, #0
  return 1;
 80021b2:	2301      	movs	r3, #1
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr

080021be <_kill>:

int _kill(int pid, int sig)
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	b082      	sub	sp, #8
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
 80021c6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021c8:	f005 ff6c 	bl	80080a4 <__errno>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2216      	movs	r2, #22
 80021d0:	601a      	str	r2, [r3, #0]
  return -1;
 80021d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <_exit>:

void _exit (int status)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	b082      	sub	sp, #8
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021e6:	f04f 31ff 	mov.w	r1, #4294967295
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f7ff ffe7 	bl	80021be <_kill>
  while (1) {}    /* Make sure we hang here */
 80021f0:	bf00      	nop
 80021f2:	e7fd      	b.n	80021f0 <_exit+0x12>

080021f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002200:	2300      	movs	r3, #0
 8002202:	617b      	str	r3, [r7, #20]
 8002204:	e00a      	b.n	800221c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002206:	f3af 8000 	nop.w
 800220a:	4601      	mov	r1, r0
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	1c5a      	adds	r2, r3, #1
 8002210:	60ba      	str	r2, [r7, #8]
 8002212:	b2ca      	uxtb	r2, r1
 8002214:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	3301      	adds	r3, #1
 800221a:	617b      	str	r3, [r7, #20]
 800221c:	697a      	ldr	r2, [r7, #20]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	429a      	cmp	r2, r3
 8002222:	dbf0      	blt.n	8002206 <_read+0x12>
  }

  return len;
 8002224:	687b      	ldr	r3, [r7, #4]
}
 8002226:	4618      	mov	r0, r3
 8002228:	3718      	adds	r7, #24
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b086      	sub	sp, #24
 8002232:	af00      	add	r7, sp, #0
 8002234:	60f8      	str	r0, [r7, #12]
 8002236:	60b9      	str	r1, [r7, #8]
 8002238:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800223a:	2300      	movs	r3, #0
 800223c:	617b      	str	r3, [r7, #20]
 800223e:	e009      	b.n	8002254 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	1c5a      	adds	r2, r3, #1
 8002244:	60ba      	str	r2, [r7, #8]
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	4618      	mov	r0, r3
 800224a:	f000 faa1 	bl	8002790 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	3301      	adds	r3, #1
 8002252:	617b      	str	r3, [r7, #20]
 8002254:	697a      	ldr	r2, [r7, #20]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	429a      	cmp	r2, r3
 800225a:	dbf1      	blt.n	8002240 <_write+0x12>
  }
  return len;
 800225c:	687b      	ldr	r3, [r7, #4]
}
 800225e:	4618      	mov	r0, r3
 8002260:	3718      	adds	r7, #24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <_close>:

int _close(int file)
{
 8002266:	b480      	push	{r7}
 8002268:	b083      	sub	sp, #12
 800226a:	af00      	add	r7, sp, #0
 800226c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800226e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002272:	4618      	mov	r0, r3
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr

0800227e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800227e:	b480      	push	{r7}
 8002280:	b083      	sub	sp, #12
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800228e:	605a      	str	r2, [r3, #4]
  return 0;
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <_isatty>:

int _isatty(int file)
{
 800229e:	b480      	push	{r7}
 80022a0:	b083      	sub	sp, #12
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022a6:	2301      	movs	r3, #1
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	60b9      	str	r1, [r7, #8]
 80022be:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3714      	adds	r7, #20
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
	...

080022d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b086      	sub	sp, #24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022d8:	4a14      	ldr	r2, [pc, #80]	@ (800232c <_sbrk+0x5c>)
 80022da:	4b15      	ldr	r3, [pc, #84]	@ (8002330 <_sbrk+0x60>)
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022e4:	4b13      	ldr	r3, [pc, #76]	@ (8002334 <_sbrk+0x64>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d102      	bne.n	80022f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022ec:	4b11      	ldr	r3, [pc, #68]	@ (8002334 <_sbrk+0x64>)
 80022ee:	4a12      	ldr	r2, [pc, #72]	@ (8002338 <_sbrk+0x68>)
 80022f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022f2:	4b10      	ldr	r3, [pc, #64]	@ (8002334 <_sbrk+0x64>)
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4413      	add	r3, r2
 80022fa:	693a      	ldr	r2, [r7, #16]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d207      	bcs.n	8002310 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002300:	f005 fed0 	bl	80080a4 <__errno>
 8002304:	4603      	mov	r3, r0
 8002306:	220c      	movs	r2, #12
 8002308:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800230a:	f04f 33ff 	mov.w	r3, #4294967295
 800230e:	e009      	b.n	8002324 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002310:	4b08      	ldr	r3, [pc, #32]	@ (8002334 <_sbrk+0x64>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002316:	4b07      	ldr	r3, [pc, #28]	@ (8002334 <_sbrk+0x64>)
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4413      	add	r3, r2
 800231e:	4a05      	ldr	r2, [pc, #20]	@ (8002334 <_sbrk+0x64>)
 8002320:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002322:	68fb      	ldr	r3, [r7, #12]
}
 8002324:	4618      	mov	r0, r3
 8002326:	3718      	adds	r7, #24
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	24050000 	.word	0x24050000
 8002330:	00000400 	.word	0x00000400
 8002334:	24000258 	.word	0x24000258
 8002338:	24000450 	.word	0x24000450

0800233c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002340:	4b3e      	ldr	r3, [pc, #248]	@ (800243c <SystemInit+0x100>)
 8002342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002346:	4a3d      	ldr	r2, [pc, #244]	@ (800243c <SystemInit+0x100>)
 8002348:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800234c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002350:	4b3b      	ldr	r3, [pc, #236]	@ (8002440 <SystemInit+0x104>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 030f 	and.w	r3, r3, #15
 8002358:	2b06      	cmp	r3, #6
 800235a:	d807      	bhi.n	800236c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800235c:	4b38      	ldr	r3, [pc, #224]	@ (8002440 <SystemInit+0x104>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f023 030f 	bic.w	r3, r3, #15
 8002364:	4a36      	ldr	r2, [pc, #216]	@ (8002440 <SystemInit+0x104>)
 8002366:	f043 0307 	orr.w	r3, r3, #7
 800236a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800236c:	4b35      	ldr	r3, [pc, #212]	@ (8002444 <SystemInit+0x108>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a34      	ldr	r2, [pc, #208]	@ (8002444 <SystemInit+0x108>)
 8002372:	f043 0301 	orr.w	r3, r3, #1
 8002376:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002378:	4b32      	ldr	r3, [pc, #200]	@ (8002444 <SystemInit+0x108>)
 800237a:	2200      	movs	r2, #0
 800237c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800237e:	4b31      	ldr	r3, [pc, #196]	@ (8002444 <SystemInit+0x108>)
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	4930      	ldr	r1, [pc, #192]	@ (8002444 <SystemInit+0x108>)
 8002384:	4b30      	ldr	r3, [pc, #192]	@ (8002448 <SystemInit+0x10c>)
 8002386:	4013      	ands	r3, r2
 8002388:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800238a:	4b2d      	ldr	r3, [pc, #180]	@ (8002440 <SystemInit+0x104>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0308 	and.w	r3, r3, #8
 8002392:	2b00      	cmp	r3, #0
 8002394:	d007      	beq.n	80023a6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002396:	4b2a      	ldr	r3, [pc, #168]	@ (8002440 <SystemInit+0x104>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f023 030f 	bic.w	r3, r3, #15
 800239e:	4a28      	ldr	r2, [pc, #160]	@ (8002440 <SystemInit+0x104>)
 80023a0:	f043 0307 	orr.w	r3, r3, #7
 80023a4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80023a6:	4b27      	ldr	r3, [pc, #156]	@ (8002444 <SystemInit+0x108>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80023ac:	4b25      	ldr	r3, [pc, #148]	@ (8002444 <SystemInit+0x108>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80023b2:	4b24      	ldr	r3, [pc, #144]	@ (8002444 <SystemInit+0x108>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80023b8:	4b22      	ldr	r3, [pc, #136]	@ (8002444 <SystemInit+0x108>)
 80023ba:	4a24      	ldr	r2, [pc, #144]	@ (800244c <SystemInit+0x110>)
 80023bc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80023be:	4b21      	ldr	r3, [pc, #132]	@ (8002444 <SystemInit+0x108>)
 80023c0:	4a23      	ldr	r2, [pc, #140]	@ (8002450 <SystemInit+0x114>)
 80023c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80023c4:	4b1f      	ldr	r3, [pc, #124]	@ (8002444 <SystemInit+0x108>)
 80023c6:	4a23      	ldr	r2, [pc, #140]	@ (8002454 <SystemInit+0x118>)
 80023c8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80023ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002444 <SystemInit+0x108>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80023d0:	4b1c      	ldr	r3, [pc, #112]	@ (8002444 <SystemInit+0x108>)
 80023d2:	4a20      	ldr	r2, [pc, #128]	@ (8002454 <SystemInit+0x118>)
 80023d4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80023d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002444 <SystemInit+0x108>)
 80023d8:	2200      	movs	r2, #0
 80023da:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80023dc:	4b19      	ldr	r3, [pc, #100]	@ (8002444 <SystemInit+0x108>)
 80023de:	4a1d      	ldr	r2, [pc, #116]	@ (8002454 <SystemInit+0x118>)
 80023e0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80023e2:	4b18      	ldr	r3, [pc, #96]	@ (8002444 <SystemInit+0x108>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80023e8:	4b16      	ldr	r3, [pc, #88]	@ (8002444 <SystemInit+0x108>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a15      	ldr	r2, [pc, #84]	@ (8002444 <SystemInit+0x108>)
 80023ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023f2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80023f4:	4b13      	ldr	r3, [pc, #76]	@ (8002444 <SystemInit+0x108>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80023fa:	4b12      	ldr	r3, [pc, #72]	@ (8002444 <SystemInit+0x108>)
 80023fc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002400:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d113      	bne.n	8002430 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002408:	4b0e      	ldr	r3, [pc, #56]	@ (8002444 <SystemInit+0x108>)
 800240a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800240e:	4a0d      	ldr	r2, [pc, #52]	@ (8002444 <SystemInit+0x108>)
 8002410:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002414:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002418:	4b0f      	ldr	r3, [pc, #60]	@ (8002458 <SystemInit+0x11c>)
 800241a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800241e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002420:	4b08      	ldr	r3, [pc, #32]	@ (8002444 <SystemInit+0x108>)
 8002422:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002426:	4a07      	ldr	r2, [pc, #28]	@ (8002444 <SystemInit+0x108>)
 8002428:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800242c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	e000ed00 	.word	0xe000ed00
 8002440:	52002000 	.word	0x52002000
 8002444:	58024400 	.word	0x58024400
 8002448:	eaf6ed7f 	.word	0xeaf6ed7f
 800244c:	02020200 	.word	0x02020200
 8002450:	01ff0000 	.word	0x01ff0000
 8002454:	01010280 	.word	0x01010280
 8002458:	52004000 	.word	0x52004000

0800245c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002460:	4b09      	ldr	r3, [pc, #36]	@ (8002488 <ExitRun0Mode+0x2c>)
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	4a08      	ldr	r2, [pc, #32]	@ (8002488 <ExitRun0Mode+0x2c>)
 8002466:	f043 0302 	orr.w	r3, r3, #2
 800246a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800246c:	bf00      	nop
 800246e:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <ExitRun0Mode+0x2c>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d0f9      	beq.n	800246e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800247a:	bf00      	nop
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	58024800 	.word	0x58024800

0800248c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800248c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80024c8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002490:	f7ff ffe4 	bl	800245c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002494:	f7ff ff52 	bl	800233c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002498:	480c      	ldr	r0, [pc, #48]	@ (80024cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800249a:	490d      	ldr	r1, [pc, #52]	@ (80024d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800249c:	4a0d      	ldr	r2, [pc, #52]	@ (80024d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800249e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024a0:	e002      	b.n	80024a8 <LoopCopyDataInit>

080024a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024a6:	3304      	adds	r3, #4

080024a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024ac:	d3f9      	bcc.n	80024a2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ae:	4a0a      	ldr	r2, [pc, #40]	@ (80024d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024b0:	4c0a      	ldr	r4, [pc, #40]	@ (80024dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80024b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024b4:	e001      	b.n	80024ba <LoopFillZerobss>

080024b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024b8:	3204      	adds	r2, #4

080024ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024bc:	d3fb      	bcc.n	80024b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024be:	f005 fdf7 	bl	80080b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024c2:	f7ff fb13 	bl	8001aec <main>
  bx  lr
 80024c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80024c8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80024cc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80024d0:	240000e0 	.word	0x240000e0
  ldr r2, =_sidata
 80024d4:	08054a2c 	.word	0x08054a2c
  ldr r2, =_sbss
 80024d8:	240000e0 	.word	0x240000e0
  ldr r4, =_ebss
 80024dc:	2400044c 	.word	0x2400044c

080024e0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024e0:	e7fe      	b.n	80024e0 <ADC3_IRQHandler>
	...

080024e4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b08c      	sub	sp, #48	@ 0x30
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	4603      	mov	r3, r0
 80024ec:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80024ee:	2300      	movs	r3, #0
 80024f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80024f2:	79fb      	ldrb	r3, [r7, #7]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d009      	beq.n	800250c <BSP_LED_Init+0x28>
 80024f8:	79fb      	ldrb	r3, [r7, #7]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d006      	beq.n	800250c <BSP_LED_Init+0x28>
 80024fe:	79fb      	ldrb	r3, [r7, #7]
 8002500:	2b02      	cmp	r3, #2
 8002502:	d003      	beq.n	800250c <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002504:	f06f 0301 	mvn.w	r3, #1
 8002508:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800250a:	e055      	b.n	80025b8 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 800250c:	79fb      	ldrb	r3, [r7, #7]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d10f      	bne.n	8002532 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8002512:	4b2c      	ldr	r3, [pc, #176]	@ (80025c4 <BSP_LED_Init+0xe0>)
 8002514:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002518:	4a2a      	ldr	r2, [pc, #168]	@ (80025c4 <BSP_LED_Init+0xe0>)
 800251a:	f043 0302 	orr.w	r3, r3, #2
 800251e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002522:	4b28      	ldr	r3, [pc, #160]	@ (80025c4 <BSP_LED_Init+0xe0>)
 8002524:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002528:	f003 0302 	and.w	r3, r3, #2
 800252c:	617b      	str	r3, [r7, #20]
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	e021      	b.n	8002576 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8002532:	79fb      	ldrb	r3, [r7, #7]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d10f      	bne.n	8002558 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8002538:	4b22      	ldr	r3, [pc, #136]	@ (80025c4 <BSP_LED_Init+0xe0>)
 800253a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800253e:	4a21      	ldr	r2, [pc, #132]	@ (80025c4 <BSP_LED_Init+0xe0>)
 8002540:	f043 0310 	orr.w	r3, r3, #16
 8002544:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002548:	4b1e      	ldr	r3, [pc, #120]	@ (80025c4 <BSP_LED_Init+0xe0>)
 800254a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800254e:	f003 0310 	and.w	r3, r3, #16
 8002552:	613b      	str	r3, [r7, #16]
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	e00e      	b.n	8002576 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8002558:	4b1a      	ldr	r3, [pc, #104]	@ (80025c4 <BSP_LED_Init+0xe0>)
 800255a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800255e:	4a19      	ldr	r2, [pc, #100]	@ (80025c4 <BSP_LED_Init+0xe0>)
 8002560:	f043 0302 	orr.w	r3, r3, #2
 8002564:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002568:	4b16      	ldr	r3, [pc, #88]	@ (80025c4 <BSP_LED_Init+0xe0>)
 800256a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800256e:	f003 0302 	and.w	r3, r3, #2
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8002576:	79fb      	ldrb	r3, [r7, #7]
 8002578:	4a13      	ldr	r2, [pc, #76]	@ (80025c8 <BSP_LED_Init+0xe4>)
 800257a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800257e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002580:	2301      	movs	r3, #1
 8002582:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8002584:	2300      	movs	r3, #0
 8002586:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002588:	2303      	movs	r3, #3
 800258a:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800258c:	79fb      	ldrb	r3, [r7, #7]
 800258e:	4a0f      	ldr	r2, [pc, #60]	@ (80025cc <BSP_LED_Init+0xe8>)
 8002590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002594:	f107 0218 	add.w	r2, r7, #24
 8002598:	4611      	mov	r1, r2
 800259a:	4618      	mov	r0, r3
 800259c:	f000 fbe6 	bl	8002d6c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80025a0:	79fb      	ldrb	r3, [r7, #7]
 80025a2:	4a0a      	ldr	r2, [pc, #40]	@ (80025cc <BSP_LED_Init+0xe8>)
 80025a4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	4a07      	ldr	r2, [pc, #28]	@ (80025c8 <BSP_LED_Init+0xe4>)
 80025ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025b0:	2200      	movs	r2, #0
 80025b2:	4619      	mov	r1, r3
 80025b4:	f000 fd82 	bl	80030bc <HAL_GPIO_WritePin>
  }

  return ret;
 80025b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3730      	adds	r7, #48	@ 0x30
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	58024400 	.word	0x58024400
 80025c8:	08054918 	.word	0x08054918
 80025cc:	24000064 	.word	0x24000064

080025d0 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b088      	sub	sp, #32
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	460a      	mov	r2, r1
 80025da:	71fb      	strb	r3, [r7, #7]
 80025dc:	4613      	mov	r3, r2
 80025de:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 80025e0:	4b2e      	ldr	r3, [pc, #184]	@ (800269c <BSP_PB_Init+0xcc>)
 80025e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025e6:	4a2d      	ldr	r2, [pc, #180]	@ (800269c <BSP_PB_Init+0xcc>)
 80025e8:	f043 0304 	orr.w	r3, r3, #4
 80025ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025f0:	4b2a      	ldr	r3, [pc, #168]	@ (800269c <BSP_PB_Init+0xcc>)
 80025f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025f6:	f003 0304 	and.w	r3, r3, #4
 80025fa:	60bb      	str	r3, [r7, #8]
 80025fc:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80025fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002602:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8002604:	2302      	movs	r3, #2
 8002606:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002608:	2302      	movs	r3, #2
 800260a:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 800260c:	79bb      	ldrb	r3, [r7, #6]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d10c      	bne.n	800262c <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8002612:	2300      	movs	r3, #0
 8002614:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8002616:	79fb      	ldrb	r3, [r7, #7]
 8002618:	4a21      	ldr	r2, [pc, #132]	@ (80026a0 <BSP_PB_Init+0xd0>)
 800261a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800261e:	f107 020c 	add.w	r2, r7, #12
 8002622:	4611      	mov	r1, r2
 8002624:	4618      	mov	r0, r3
 8002626:	f000 fba1 	bl	8002d6c <HAL_GPIO_Init>
 800262a:	e031      	b.n	8002690 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 800262c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002630:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002632:	79fb      	ldrb	r3, [r7, #7]
 8002634:	4a1a      	ldr	r2, [pc, #104]	@ (80026a0 <BSP_PB_Init+0xd0>)
 8002636:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800263a:	f107 020c 	add.w	r2, r7, #12
 800263e:	4611      	mov	r1, r2
 8002640:	4618      	mov	r0, r3
 8002642:	f000 fb93 	bl	8002d6c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8002646:	79fb      	ldrb	r3, [r7, #7]
 8002648:	00db      	lsls	r3, r3, #3
 800264a:	4a16      	ldr	r2, [pc, #88]	@ (80026a4 <BSP_PB_Init+0xd4>)
 800264c:	441a      	add	r2, r3
 800264e:	79fb      	ldrb	r3, [r7, #7]
 8002650:	4915      	ldr	r1, [pc, #84]	@ (80026a8 <BSP_PB_Init+0xd8>)
 8002652:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002656:	4619      	mov	r1, r3
 8002658:	4610      	mov	r0, r2
 800265a:	f000 fb72 	bl	8002d42 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	00db      	lsls	r3, r3, #3
 8002662:	4a10      	ldr	r2, [pc, #64]	@ (80026a4 <BSP_PB_Init+0xd4>)
 8002664:	1898      	adds	r0, r3, r2
 8002666:	79fb      	ldrb	r3, [r7, #7]
 8002668:	4a10      	ldr	r2, [pc, #64]	@ (80026ac <BSP_PB_Init+0xdc>)
 800266a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800266e:	461a      	mov	r2, r3
 8002670:	2100      	movs	r1, #0
 8002672:	f000 fb47 	bl	8002d04 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002676:	2028      	movs	r0, #40	@ 0x28
 8002678:	79fb      	ldrb	r3, [r7, #7]
 800267a:	4a0d      	ldr	r2, [pc, #52]	@ (80026b0 <BSP_PB_Init+0xe0>)
 800267c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002680:	2200      	movs	r2, #0
 8002682:	4619      	mov	r1, r3
 8002684:	f000 fa91 	bl	8002baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002688:	2328      	movs	r3, #40	@ 0x28
 800268a:	4618      	mov	r0, r3
 800268c:	f000 faa7 	bl	8002bde <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8002690:	2300      	movs	r3, #0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3720      	adds	r7, #32
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	58024400 	.word	0x58024400
 80026a0:	24000070 	.word	0x24000070
 80026a4:	2400025c 	.word	0x2400025c
 80026a8:	08054920 	.word	0x08054920
 80026ac:	24000074 	.word	0x24000074
 80026b0:	24000078 	.word	0x24000078

080026b4 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	4603      	mov	r3, r0
 80026bc:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80026be:	bf00      	nop
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
	...

080026cc <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	6039      	str	r1, [r7, #0]
 80026d6:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80026d8:	2300      	movs	r3, #0
 80026da:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 80026dc:	79fb      	ldrb	r3, [r7, #7]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d003      	beq.n	80026ea <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80026e2:	f06f 0301 	mvn.w	r3, #1
 80026e6:	60fb      	str	r3, [r7, #12]
 80026e8:	e018      	b.n	800271c <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80026ea:	79fb      	ldrb	r3, [r7, #7]
 80026ec:	2294      	movs	r2, #148	@ 0x94
 80026ee:	fb02 f303 	mul.w	r3, r2, r3
 80026f2:	4a0d      	ldr	r2, [pc, #52]	@ (8002728 <BSP_COM_Init+0x5c>)
 80026f4:	4413      	add	r3, r2
 80026f6:	4618      	mov	r0, r3
 80026f8:	f000 f86e 	bl	80027d8 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80026fc:	79fb      	ldrb	r3, [r7, #7]
 80026fe:	2294      	movs	r2, #148	@ 0x94
 8002700:	fb02 f303 	mul.w	r3, r2, r3
 8002704:	4a08      	ldr	r2, [pc, #32]	@ (8002728 <BSP_COM_Init+0x5c>)
 8002706:	4413      	add	r3, r2
 8002708:	6839      	ldr	r1, [r7, #0]
 800270a:	4618      	mov	r0, r3
 800270c:	f000 f80e 	bl	800272c <MX_USART3_Init>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d002      	beq.n	800271c <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002716:	f06f 0303 	mvn.w	r3, #3
 800271a:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800271c:	68fb      	ldr	r3, [r7, #12]
}
 800271e:	4618      	mov	r0, r3
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	24000264 	.word	0x24000264

0800272c <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8002736:	4b15      	ldr	r3, [pc, #84]	@ (800278c <MX_USART3_Init+0x60>)
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	220c      	movs	r2, #12
 800274a:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	895b      	ldrh	r3, [r3, #10]
 8002750:	461a      	mov	r2, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	891b      	ldrh	r3, [r3, #8]
 8002762:	461a      	mov	r2, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	899b      	ldrh	r3, [r3, #12]
 800276c:	461a      	mov	r2, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002778:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f004 f887 	bl	800688e <HAL_UART_Init>
 8002780:	4603      	mov	r3, r0
}
 8002782:	4618      	mov	r0, r3
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	24000060 	.word	0x24000060

08002790 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8002798:	4b09      	ldr	r3, [pc, #36]	@ (80027c0 <__io_putchar+0x30>)
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	461a      	mov	r2, r3
 800279e:	2394      	movs	r3, #148	@ 0x94
 80027a0:	fb02 f303 	mul.w	r3, r2, r3
 80027a4:	4a07      	ldr	r2, [pc, #28]	@ (80027c4 <__io_putchar+0x34>)
 80027a6:	1898      	adds	r0, r3, r2
 80027a8:	1d39      	adds	r1, r7, #4
 80027aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027ae:	2201      	movs	r2, #1
 80027b0:	f004 f8c7 	bl	8006942 <HAL_UART_Transmit>
  return ch;
 80027b4:	687b      	ldr	r3, [r7, #4]
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	240002f8 	.word	0x240002f8
 80027c4:	24000264 	.word	0x24000264

080027c8 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80027cc:	2000      	movs	r0, #0
 80027ce:	f7ff ff71 	bl	80026b4 <BSP_PB_Callback>
}
 80027d2:	bf00      	nop
 80027d4:	bd80      	pop	{r7, pc}
	...

080027d8 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b08a      	sub	sp, #40	@ 0x28
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80027e0:	4b27      	ldr	r3, [pc, #156]	@ (8002880 <COM1_MspInit+0xa8>)
 80027e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027e6:	4a26      	ldr	r2, [pc, #152]	@ (8002880 <COM1_MspInit+0xa8>)
 80027e8:	f043 0308 	orr.w	r3, r3, #8
 80027ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027f0:	4b23      	ldr	r3, [pc, #140]	@ (8002880 <COM1_MspInit+0xa8>)
 80027f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027f6:	f003 0308 	and.w	r3, r3, #8
 80027fa:	613b      	str	r3, [r7, #16]
 80027fc:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80027fe:	4b20      	ldr	r3, [pc, #128]	@ (8002880 <COM1_MspInit+0xa8>)
 8002800:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002804:	4a1e      	ldr	r2, [pc, #120]	@ (8002880 <COM1_MspInit+0xa8>)
 8002806:	f043 0308 	orr.w	r3, r3, #8
 800280a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800280e:	4b1c      	ldr	r3, [pc, #112]	@ (8002880 <COM1_MspInit+0xa8>)
 8002810:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002814:	f003 0308 	and.w	r3, r3, #8
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 800281c:	4b18      	ldr	r3, [pc, #96]	@ (8002880 <COM1_MspInit+0xa8>)
 800281e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002822:	4a17      	ldr	r2, [pc, #92]	@ (8002880 <COM1_MspInit+0xa8>)
 8002824:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002828:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800282c:	4b14      	ldr	r3, [pc, #80]	@ (8002880 <COM1_MspInit+0xa8>)
 800282e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002832:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002836:	60bb      	str	r3, [r7, #8]
 8002838:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 800283a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800283e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002840:	2302      	movs	r3, #2
 8002842:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002844:	2302      	movs	r3, #2
 8002846:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8002848:	2301      	movs	r3, #1
 800284a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 800284c:	2307      	movs	r3, #7
 800284e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8002850:	f107 0314 	add.w	r3, r7, #20
 8002854:	4619      	mov	r1, r3
 8002856:	480b      	ldr	r0, [pc, #44]	@ (8002884 <COM1_MspInit+0xac>)
 8002858:	f000 fa88 	bl	8002d6c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 800285c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002860:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002862:	2302      	movs	r3, #2
 8002864:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8002866:	2307      	movs	r3, #7
 8002868:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800286a:	f107 0314 	add.w	r3, r7, #20
 800286e:	4619      	mov	r1, r3
 8002870:	4804      	ldr	r0, [pc, #16]	@ (8002884 <COM1_MspInit+0xac>)
 8002872:	f000 fa7b 	bl	8002d6c <HAL_GPIO_Init>
}
 8002876:	bf00      	nop
 8002878:	3728      	adds	r7, #40	@ 0x28
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	58024400 	.word	0x58024400
 8002884:	58020c00 	.word	0x58020c00

08002888 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800288e:	2003      	movs	r0, #3
 8002890:	f000 f980 	bl	8002b94 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002894:	f001 f9f6 	bl	8003c84 <HAL_RCC_GetSysClockFreq>
 8002898:	4602      	mov	r2, r0
 800289a:	4b15      	ldr	r3, [pc, #84]	@ (80028f0 <HAL_Init+0x68>)
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	0a1b      	lsrs	r3, r3, #8
 80028a0:	f003 030f 	and.w	r3, r3, #15
 80028a4:	4913      	ldr	r1, [pc, #76]	@ (80028f4 <HAL_Init+0x6c>)
 80028a6:	5ccb      	ldrb	r3, [r1, r3]
 80028a8:	f003 031f 	and.w	r3, r3, #31
 80028ac:	fa22 f303 	lsr.w	r3, r2, r3
 80028b0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80028b2:	4b0f      	ldr	r3, [pc, #60]	@ (80028f0 <HAL_Init+0x68>)
 80028b4:	699b      	ldr	r3, [r3, #24]
 80028b6:	f003 030f 	and.w	r3, r3, #15
 80028ba:	4a0e      	ldr	r2, [pc, #56]	@ (80028f4 <HAL_Init+0x6c>)
 80028bc:	5cd3      	ldrb	r3, [r2, r3]
 80028be:	f003 031f 	and.w	r3, r3, #31
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	fa22 f303 	lsr.w	r3, r2, r3
 80028c8:	4a0b      	ldr	r2, [pc, #44]	@ (80028f8 <HAL_Init+0x70>)
 80028ca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80028cc:	4a0b      	ldr	r2, [pc, #44]	@ (80028fc <HAL_Init+0x74>)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80028d2:	2000      	movs	r0, #0
 80028d4:	f000 f814 	bl	8002900 <HAL_InitTick>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e002      	b.n	80028e8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80028e2:	f7ff fb51 	bl	8001f88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028e6:	2300      	movs	r3, #0
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3708      	adds	r7, #8
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	58024400 	.word	0x58024400
 80028f4:	08054908 	.word	0x08054908
 80028f8:	2400005c 	.word	0x2400005c
 80028fc:	24000058 	.word	0x24000058

08002900 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002908:	4b15      	ldr	r3, [pc, #84]	@ (8002960 <HAL_InitTick+0x60>)
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d101      	bne.n	8002914 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e021      	b.n	8002958 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002914:	4b13      	ldr	r3, [pc, #76]	@ (8002964 <HAL_InitTick+0x64>)
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	4b11      	ldr	r3, [pc, #68]	@ (8002960 <HAL_InitTick+0x60>)
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	4619      	mov	r1, r3
 800291e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002922:	fbb3 f3f1 	udiv	r3, r3, r1
 8002926:	fbb2 f3f3 	udiv	r3, r2, r3
 800292a:	4618      	mov	r0, r3
 800292c:	f000 f965 	bl	8002bfa <HAL_SYSTICK_Config>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e00e      	b.n	8002958 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2b0f      	cmp	r3, #15
 800293e:	d80a      	bhi.n	8002956 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002940:	2200      	movs	r2, #0
 8002942:	6879      	ldr	r1, [r7, #4]
 8002944:	f04f 30ff 	mov.w	r0, #4294967295
 8002948:	f000 f92f 	bl	8002baa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800294c:	4a06      	ldr	r2, [pc, #24]	@ (8002968 <HAL_InitTick+0x68>)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002952:	2300      	movs	r3, #0
 8002954:	e000      	b.n	8002958 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
}
 8002958:	4618      	mov	r0, r3
 800295a:	3708      	adds	r7, #8
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	24000080 	.word	0x24000080
 8002964:	24000058 	.word	0x24000058
 8002968:	2400007c 	.word	0x2400007c

0800296c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002970:	4b06      	ldr	r3, [pc, #24]	@ (800298c <HAL_IncTick+0x20>)
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	461a      	mov	r2, r3
 8002976:	4b06      	ldr	r3, [pc, #24]	@ (8002990 <HAL_IncTick+0x24>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4413      	add	r3, r2
 800297c:	4a04      	ldr	r2, [pc, #16]	@ (8002990 <HAL_IncTick+0x24>)
 800297e:	6013      	str	r3, [r2, #0]
}
 8002980:	bf00      	nop
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	24000080 	.word	0x24000080
 8002990:	240002fc 	.word	0x240002fc

08002994 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  return uwTick;
 8002998:	4b03      	ldr	r3, [pc, #12]	@ (80029a8 <HAL_GetTick+0x14>)
 800299a:	681b      	ldr	r3, [r3, #0]
}
 800299c:	4618      	mov	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	240002fc 	.word	0x240002fc

080029ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029b4:	f7ff ffee 	bl	8002994 <HAL_GetTick>
 80029b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c4:	d005      	beq.n	80029d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029c6:	4b0a      	ldr	r3, [pc, #40]	@ (80029f0 <HAL_Delay+0x44>)
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	461a      	mov	r2, r3
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	4413      	add	r3, r2
 80029d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029d2:	bf00      	nop
 80029d4:	f7ff ffde 	bl	8002994 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d8f7      	bhi.n	80029d4 <HAL_Delay+0x28>
  {
  }
}
 80029e4:	bf00      	nop
 80029e6:	bf00      	nop
 80029e8:	3710      	adds	r7, #16
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	24000080 	.word	0x24000080

080029f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f003 0307 	and.w	r3, r3, #7
 8002a02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a04:	4b0b      	ldr	r3, [pc, #44]	@ (8002a34 <__NVIC_SetPriorityGrouping+0x40>)
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a0a:	68ba      	ldr	r2, [r7, #8]
 8002a0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a10:	4013      	ands	r3, r2
 8002a12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002a1c:	4b06      	ldr	r3, [pc, #24]	@ (8002a38 <__NVIC_SetPriorityGrouping+0x44>)
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a22:	4a04      	ldr	r2, [pc, #16]	@ (8002a34 <__NVIC_SetPriorityGrouping+0x40>)
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	60d3      	str	r3, [r2, #12]
}
 8002a28:	bf00      	nop
 8002a2a:	3714      	adds	r7, #20
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr
 8002a34:	e000ed00 	.word	0xe000ed00
 8002a38:	05fa0000 	.word	0x05fa0000

08002a3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a40:	4b04      	ldr	r3, [pc, #16]	@ (8002a54 <__NVIC_GetPriorityGrouping+0x18>)
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	0a1b      	lsrs	r3, r3, #8
 8002a46:	f003 0307 	and.w	r3, r3, #7
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr
 8002a54:	e000ed00 	.word	0xe000ed00

08002a58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002a62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	db0b      	blt.n	8002a82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a6a:	88fb      	ldrh	r3, [r7, #6]
 8002a6c:	f003 021f 	and.w	r2, r3, #31
 8002a70:	4907      	ldr	r1, [pc, #28]	@ (8002a90 <__NVIC_EnableIRQ+0x38>)
 8002a72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a76:	095b      	lsrs	r3, r3, #5
 8002a78:	2001      	movs	r0, #1
 8002a7a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a82:	bf00      	nop
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	e000e100 	.word	0xe000e100

08002a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	6039      	str	r1, [r7, #0]
 8002a9e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002aa0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	db0a      	blt.n	8002abe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	b2da      	uxtb	r2, r3
 8002aac:	490c      	ldr	r1, [pc, #48]	@ (8002ae0 <__NVIC_SetPriority+0x4c>)
 8002aae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ab2:	0112      	lsls	r2, r2, #4
 8002ab4:	b2d2      	uxtb	r2, r2
 8002ab6:	440b      	add	r3, r1
 8002ab8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002abc:	e00a      	b.n	8002ad4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	b2da      	uxtb	r2, r3
 8002ac2:	4908      	ldr	r1, [pc, #32]	@ (8002ae4 <__NVIC_SetPriority+0x50>)
 8002ac4:	88fb      	ldrh	r3, [r7, #6]
 8002ac6:	f003 030f 	and.w	r3, r3, #15
 8002aca:	3b04      	subs	r3, #4
 8002acc:	0112      	lsls	r2, r2, #4
 8002ace:	b2d2      	uxtb	r2, r2
 8002ad0:	440b      	add	r3, r1
 8002ad2:	761a      	strb	r2, [r3, #24]
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	e000e100 	.word	0xe000e100
 8002ae4:	e000ed00 	.word	0xe000ed00

08002ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b089      	sub	sp, #36	@ 0x24
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f003 0307 	and.w	r3, r3, #7
 8002afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	f1c3 0307 	rsb	r3, r3, #7
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	bf28      	it	cs
 8002b06:	2304      	movcs	r3, #4
 8002b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	3304      	adds	r3, #4
 8002b0e:	2b06      	cmp	r3, #6
 8002b10:	d902      	bls.n	8002b18 <NVIC_EncodePriority+0x30>
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	3b03      	subs	r3, #3
 8002b16:	e000      	b.n	8002b1a <NVIC_EncodePriority+0x32>
 8002b18:	2300      	movs	r3, #0
 8002b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	fa02 f303 	lsl.w	r3, r2, r3
 8002b26:	43da      	mvns	r2, r3
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	401a      	ands	r2, r3
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b30:	f04f 31ff 	mov.w	r1, #4294967295
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	fa01 f303 	lsl.w	r3, r1, r3
 8002b3a:	43d9      	mvns	r1, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b40:	4313      	orrs	r3, r2
         );
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3724      	adds	r7, #36	@ 0x24
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
	...

08002b50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b60:	d301      	bcc.n	8002b66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b62:	2301      	movs	r3, #1
 8002b64:	e00f      	b.n	8002b86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b66:	4a0a      	ldr	r2, [pc, #40]	@ (8002b90 <SysTick_Config+0x40>)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b6e:	210f      	movs	r1, #15
 8002b70:	f04f 30ff 	mov.w	r0, #4294967295
 8002b74:	f7ff ff8e 	bl	8002a94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b78:	4b05      	ldr	r3, [pc, #20]	@ (8002b90 <SysTick_Config+0x40>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b7e:	4b04      	ldr	r3, [pc, #16]	@ (8002b90 <SysTick_Config+0x40>)
 8002b80:	2207      	movs	r2, #7
 8002b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3708      	adds	r7, #8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	e000e010 	.word	0xe000e010

08002b94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f7ff ff29 	bl	80029f4 <__NVIC_SetPriorityGrouping>
}
 8002ba2:	bf00      	nop
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b086      	sub	sp, #24
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	60b9      	str	r1, [r7, #8]
 8002bb4:	607a      	str	r2, [r7, #4]
 8002bb6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002bb8:	f7ff ff40 	bl	8002a3c <__NVIC_GetPriorityGrouping>
 8002bbc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	68b9      	ldr	r1, [r7, #8]
 8002bc2:	6978      	ldr	r0, [r7, #20]
 8002bc4:	f7ff ff90 	bl	8002ae8 <NVIC_EncodePriority>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002bce:	4611      	mov	r1, r2
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7ff ff5f 	bl	8002a94 <__NVIC_SetPriority>
}
 8002bd6:	bf00      	nop
 8002bd8:	3718      	adds	r7, #24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bde:	b580      	push	{r7, lr}
 8002be0:	b082      	sub	sp, #8
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	4603      	mov	r3, r0
 8002be6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002be8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff ff33 	bl	8002a58 <__NVIC_EnableIRQ>
}
 8002bf2:	bf00      	nop
 8002bf4:	3708      	adds	r7, #8
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b082      	sub	sp, #8
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f7ff ffa4 	bl	8002b50 <SysTick_Config>
 8002c08:	4603      	mov	r3, r0
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3708      	adds	r7, #8
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
	...

08002c14 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8002c18:	f3bf 8f5f 	dmb	sy
}
 8002c1c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002c1e:	4b07      	ldr	r3, [pc, #28]	@ (8002c3c <HAL_MPU_Disable+0x28>)
 8002c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c22:	4a06      	ldr	r2, [pc, #24]	@ (8002c3c <HAL_MPU_Disable+0x28>)
 8002c24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c28:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002c2a:	4b05      	ldr	r3, [pc, #20]	@ (8002c40 <HAL_MPU_Disable+0x2c>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	605a      	str	r2, [r3, #4]
}
 8002c30:	bf00      	nop
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	e000ed00 	.word	0xe000ed00
 8002c40:	e000ed90 	.word	0xe000ed90

08002c44 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002c4c:	4a0b      	ldr	r2, [pc, #44]	@ (8002c7c <HAL_MPU_Enable+0x38>)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f043 0301 	orr.w	r3, r3, #1
 8002c54:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002c56:	4b0a      	ldr	r3, [pc, #40]	@ (8002c80 <HAL_MPU_Enable+0x3c>)
 8002c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c5a:	4a09      	ldr	r2, [pc, #36]	@ (8002c80 <HAL_MPU_Enable+0x3c>)
 8002c5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c60:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002c62:	f3bf 8f4f 	dsb	sy
}
 8002c66:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002c68:	f3bf 8f6f 	isb	sy
}
 8002c6c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002c6e:	bf00      	nop
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	e000ed90 	.word	0xe000ed90
 8002c80:	e000ed00 	.word	0xe000ed00

08002c84 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	785a      	ldrb	r2, [r3, #1]
 8002c90:	4b1b      	ldr	r3, [pc, #108]	@ (8002d00 <HAL_MPU_ConfigRegion+0x7c>)
 8002c92:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002c94:	4b1a      	ldr	r3, [pc, #104]	@ (8002d00 <HAL_MPU_ConfigRegion+0x7c>)
 8002c96:	691b      	ldr	r3, [r3, #16]
 8002c98:	4a19      	ldr	r2, [pc, #100]	@ (8002d00 <HAL_MPU_ConfigRegion+0x7c>)
 8002c9a:	f023 0301 	bic.w	r3, r3, #1
 8002c9e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002ca0:	4a17      	ldr	r2, [pc, #92]	@ (8002d00 <HAL_MPU_ConfigRegion+0x7c>)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	7b1b      	ldrb	r3, [r3, #12]
 8002cac:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	7adb      	ldrb	r3, [r3, #11]
 8002cb2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002cb4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	7a9b      	ldrb	r3, [r3, #10]
 8002cba:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002cbc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	7b5b      	ldrb	r3, [r3, #13]
 8002cc2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002cc4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	7b9b      	ldrb	r3, [r3, #14]
 8002cca:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002ccc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	7bdb      	ldrb	r3, [r3, #15]
 8002cd2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002cd4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	7a5b      	ldrb	r3, [r3, #9]
 8002cda:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002cdc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	7a1b      	ldrb	r3, [r3, #8]
 8002ce2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002ce4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	7812      	ldrb	r2, [r2, #0]
 8002cea:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002cec:	4a04      	ldr	r2, [pc, #16]	@ (8002d00 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002cee:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002cf0:	6113      	str	r3, [r2, #16]
}
 8002cf2:	bf00      	nop
 8002cf4:	370c      	adds	r7, #12
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	e000ed90 	.word	0xe000ed90

08002d04 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8002d04:	b480      	push	{r7}
 8002d06:	b087      	sub	sp, #28
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	607a      	str	r2, [r7, #4]
 8002d10:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8002d12:	2300      	movs	r3, #0
 8002d14:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d101      	bne.n	8002d20 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e00a      	b.n	8002d36 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8002d20:	7afb      	ldrb	r3, [r7, #11]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d103      	bne.n	8002d2e <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	605a      	str	r2, [r3, #4]
      break;
 8002d2c:	e002      	b.n	8002d34 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	75fb      	strb	r3, [r7, #23]
      break;
 8002d32:	bf00      	nop
  }

  return status;
 8002d34:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	371c      	adds	r7, #28
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr

08002d42 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002d42:	b480      	push	{r7}
 8002d44:	b083      	sub	sp, #12
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
 8002d4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e003      	b.n	8002d5e <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	683a      	ldr	r2, [r7, #0]
 8002d5a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
  }
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	370c      	adds	r7, #12
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
	...

08002d6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b089      	sub	sp, #36	@ 0x24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
 8002d74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002d76:	2300      	movs	r3, #0
 8002d78:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002d7a:	4b86      	ldr	r3, [pc, #536]	@ (8002f94 <HAL_GPIO_Init+0x228>)
 8002d7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002d7e:	e18c      	b.n	800309a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	2101      	movs	r1, #1
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	fa01 f303 	lsl.w	r3, r1, r3
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	f000 817e 	beq.w	8003094 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	f003 0303 	and.w	r3, r3, #3
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d005      	beq.n	8002db0 <HAL_GPIO_Init+0x44>
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f003 0303 	and.w	r3, r3, #3
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d130      	bne.n	8002e12 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	2203      	movs	r2, #3
 8002dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc0:	43db      	mvns	r3, r3
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	68da      	ldr	r2, [r3, #12]
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	005b      	lsls	r3, r3, #1
 8002dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd4:	69ba      	ldr	r2, [r7, #24]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	69ba      	ldr	r2, [r7, #24]
 8002dde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002de6:	2201      	movs	r2, #1
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	fa02 f303 	lsl.w	r3, r2, r3
 8002dee:	43db      	mvns	r3, r3
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	4013      	ands	r3, r2
 8002df4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	091b      	lsrs	r3, r3, #4
 8002dfc:	f003 0201 	and.w	r2, r3, #1
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	69ba      	ldr	r2, [r7, #24]
 8002e10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f003 0303 	and.w	r3, r3, #3
 8002e1a:	2b03      	cmp	r3, #3
 8002e1c:	d017      	beq.n	8002e4e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	2203      	movs	r2, #3
 8002e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2e:	43db      	mvns	r3, r3
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	4013      	ands	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	689a      	ldr	r2, [r3, #8]
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	69ba      	ldr	r2, [r7, #24]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	69ba      	ldr	r2, [r7, #24]
 8002e4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f003 0303 	and.w	r3, r3, #3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d123      	bne.n	8002ea2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	08da      	lsrs	r2, r3, #3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	3208      	adds	r2, #8
 8002e62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002e68:	69fb      	ldr	r3, [r7, #28]
 8002e6a:	f003 0307 	and.w	r3, r3, #7
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	220f      	movs	r2, #15
 8002e72:	fa02 f303 	lsl.w	r3, r2, r3
 8002e76:	43db      	mvns	r3, r3
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	691a      	ldr	r2, [r3, #16]
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	f003 0307 	and.w	r3, r3, #7
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	08da      	lsrs	r2, r3, #3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	3208      	adds	r2, #8
 8002e9c:	69b9      	ldr	r1, [r7, #24]
 8002e9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	2203      	movs	r2, #3
 8002eae:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb2:	43db      	mvns	r3, r3
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f003 0203 	and.w	r2, r3, #3
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eca:	69ba      	ldr	r2, [r7, #24]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	f000 80d8 	beq.w	8003094 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ee4:	4b2c      	ldr	r3, [pc, #176]	@ (8002f98 <HAL_GPIO_Init+0x22c>)
 8002ee6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002eea:	4a2b      	ldr	r2, [pc, #172]	@ (8002f98 <HAL_GPIO_Init+0x22c>)
 8002eec:	f043 0302 	orr.w	r3, r3, #2
 8002ef0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002ef4:	4b28      	ldr	r3, [pc, #160]	@ (8002f98 <HAL_GPIO_Init+0x22c>)
 8002ef6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	60fb      	str	r3, [r7, #12]
 8002f00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f02:	4a26      	ldr	r2, [pc, #152]	@ (8002f9c <HAL_GPIO_Init+0x230>)
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	089b      	lsrs	r3, r3, #2
 8002f08:	3302      	adds	r3, #2
 8002f0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	f003 0303 	and.w	r3, r3, #3
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	220f      	movs	r2, #15
 8002f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1e:	43db      	mvns	r3, r3
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	4013      	ands	r3, r2
 8002f24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a1d      	ldr	r2, [pc, #116]	@ (8002fa0 <HAL_GPIO_Init+0x234>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d04a      	beq.n	8002fc4 <HAL_GPIO_Init+0x258>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a1c      	ldr	r2, [pc, #112]	@ (8002fa4 <HAL_GPIO_Init+0x238>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d02b      	beq.n	8002f8e <HAL_GPIO_Init+0x222>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a1b      	ldr	r2, [pc, #108]	@ (8002fa8 <HAL_GPIO_Init+0x23c>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d025      	beq.n	8002f8a <HAL_GPIO_Init+0x21e>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a1a      	ldr	r2, [pc, #104]	@ (8002fac <HAL_GPIO_Init+0x240>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d01f      	beq.n	8002f86 <HAL_GPIO_Init+0x21a>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a19      	ldr	r2, [pc, #100]	@ (8002fb0 <HAL_GPIO_Init+0x244>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d019      	beq.n	8002f82 <HAL_GPIO_Init+0x216>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a18      	ldr	r2, [pc, #96]	@ (8002fb4 <HAL_GPIO_Init+0x248>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d013      	beq.n	8002f7e <HAL_GPIO_Init+0x212>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a17      	ldr	r2, [pc, #92]	@ (8002fb8 <HAL_GPIO_Init+0x24c>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d00d      	beq.n	8002f7a <HAL_GPIO_Init+0x20e>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a16      	ldr	r2, [pc, #88]	@ (8002fbc <HAL_GPIO_Init+0x250>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d007      	beq.n	8002f76 <HAL_GPIO_Init+0x20a>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a15      	ldr	r2, [pc, #84]	@ (8002fc0 <HAL_GPIO_Init+0x254>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d101      	bne.n	8002f72 <HAL_GPIO_Init+0x206>
 8002f6e:	2309      	movs	r3, #9
 8002f70:	e029      	b.n	8002fc6 <HAL_GPIO_Init+0x25a>
 8002f72:	230a      	movs	r3, #10
 8002f74:	e027      	b.n	8002fc6 <HAL_GPIO_Init+0x25a>
 8002f76:	2307      	movs	r3, #7
 8002f78:	e025      	b.n	8002fc6 <HAL_GPIO_Init+0x25a>
 8002f7a:	2306      	movs	r3, #6
 8002f7c:	e023      	b.n	8002fc6 <HAL_GPIO_Init+0x25a>
 8002f7e:	2305      	movs	r3, #5
 8002f80:	e021      	b.n	8002fc6 <HAL_GPIO_Init+0x25a>
 8002f82:	2304      	movs	r3, #4
 8002f84:	e01f      	b.n	8002fc6 <HAL_GPIO_Init+0x25a>
 8002f86:	2303      	movs	r3, #3
 8002f88:	e01d      	b.n	8002fc6 <HAL_GPIO_Init+0x25a>
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	e01b      	b.n	8002fc6 <HAL_GPIO_Init+0x25a>
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e019      	b.n	8002fc6 <HAL_GPIO_Init+0x25a>
 8002f92:	bf00      	nop
 8002f94:	58000080 	.word	0x58000080
 8002f98:	58024400 	.word	0x58024400
 8002f9c:	58000400 	.word	0x58000400
 8002fa0:	58020000 	.word	0x58020000
 8002fa4:	58020400 	.word	0x58020400
 8002fa8:	58020800 	.word	0x58020800
 8002fac:	58020c00 	.word	0x58020c00
 8002fb0:	58021000 	.word	0x58021000
 8002fb4:	58021400 	.word	0x58021400
 8002fb8:	58021800 	.word	0x58021800
 8002fbc:	58021c00 	.word	0x58021c00
 8002fc0:	58022400 	.word	0x58022400
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	69fa      	ldr	r2, [r7, #28]
 8002fc8:	f002 0203 	and.w	r2, r2, #3
 8002fcc:	0092      	lsls	r2, r2, #2
 8002fce:	4093      	lsls	r3, r2
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fd6:	4938      	ldr	r1, [pc, #224]	@ (80030b8 <HAL_GPIO_Init+0x34c>)
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	089b      	lsrs	r3, r3, #2
 8002fdc:	3302      	adds	r3, #2
 8002fde:	69ba      	ldr	r2, [r7, #24]
 8002fe0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002fe4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	43db      	mvns	r3, r3
 8002ff0:	69ba      	ldr	r2, [r7, #24]
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d003      	beq.n	800300a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	4313      	orrs	r3, r2
 8003008:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800300a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003012:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	43db      	mvns	r3, r3
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	4013      	ands	r3, r2
 8003022:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d003      	beq.n	8003038 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	4313      	orrs	r3, r2
 8003036:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003038:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	43db      	mvns	r3, r3
 800304a:	69ba      	ldr	r2, [r7, #24]
 800304c:	4013      	ands	r3, r2
 800304e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d003      	beq.n	8003064 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	4313      	orrs	r3, r2
 8003062:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	69ba      	ldr	r2, [r7, #24]
 8003068:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	43db      	mvns	r3, r3
 8003074:	69ba      	ldr	r2, [r7, #24]
 8003076:	4013      	ands	r3, r2
 8003078:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d003      	beq.n	800308e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	4313      	orrs	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	3301      	adds	r3, #1
 8003098:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	fa22 f303 	lsr.w	r3, r2, r3
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	f47f ae6b 	bne.w	8002d80 <HAL_GPIO_Init+0x14>
  }
}
 80030aa:	bf00      	nop
 80030ac:	bf00      	nop
 80030ae:	3724      	adds	r7, #36	@ 0x24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr
 80030b8:	58000400 	.word	0x58000400

080030bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	460b      	mov	r3, r1
 80030c6:	807b      	strh	r3, [r7, #2]
 80030c8:	4613      	mov	r3, r2
 80030ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030cc:	787b      	ldrb	r3, [r7, #1]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d003      	beq.n	80030da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030d2:	887a      	ldrh	r2, [r7, #2]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80030d8:	e003      	b.n	80030e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80030da:	887b      	ldrh	r3, [r7, #2]
 80030dc:	041a      	lsls	r2, r3, #16
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	619a      	str	r2, [r3, #24]
}
 80030e2:	bf00      	nop
 80030e4:	370c      	adds	r7, #12
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
	...

080030f0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80030f8:	4b19      	ldr	r3, [pc, #100]	@ (8003160 <HAL_PWREx_ConfigSupply+0x70>)
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	f003 0304 	and.w	r3, r3, #4
 8003100:	2b04      	cmp	r3, #4
 8003102:	d00a      	beq.n	800311a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003104:	4b16      	ldr	r3, [pc, #88]	@ (8003160 <HAL_PWREx_ConfigSupply+0x70>)
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	429a      	cmp	r2, r3
 8003110:	d001      	beq.n	8003116 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e01f      	b.n	8003156 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003116:	2300      	movs	r3, #0
 8003118:	e01d      	b.n	8003156 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800311a:	4b11      	ldr	r3, [pc, #68]	@ (8003160 <HAL_PWREx_ConfigSupply+0x70>)
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	f023 0207 	bic.w	r2, r3, #7
 8003122:	490f      	ldr	r1, [pc, #60]	@ (8003160 <HAL_PWREx_ConfigSupply+0x70>)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4313      	orrs	r3, r2
 8003128:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800312a:	f7ff fc33 	bl	8002994 <HAL_GetTick>
 800312e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003130:	e009      	b.n	8003146 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003132:	f7ff fc2f 	bl	8002994 <HAL_GetTick>
 8003136:	4602      	mov	r2, r0
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003140:	d901      	bls.n	8003146 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e007      	b.n	8003156 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003146:	4b06      	ldr	r3, [pc, #24]	@ (8003160 <HAL_PWREx_ConfigSupply+0x70>)
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800314e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003152:	d1ee      	bne.n	8003132 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003154:	2300      	movs	r3, #0
}
 8003156:	4618      	mov	r0, r3
 8003158:	3710      	adds	r7, #16
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	58024800 	.word	0x58024800

08003164 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b08c      	sub	sp, #48	@ 0x30
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e3c8      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0301 	and.w	r3, r3, #1
 800317e:	2b00      	cmp	r3, #0
 8003180:	f000 8087 	beq.w	8003292 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003184:	4b88      	ldr	r3, [pc, #544]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003186:	691b      	ldr	r3, [r3, #16]
 8003188:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800318c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800318e:	4b86      	ldr	r3, [pc, #536]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003192:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003196:	2b10      	cmp	r3, #16
 8003198:	d007      	beq.n	80031aa <HAL_RCC_OscConfig+0x46>
 800319a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800319c:	2b18      	cmp	r3, #24
 800319e:	d110      	bne.n	80031c2 <HAL_RCC_OscConfig+0x5e>
 80031a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d10b      	bne.n	80031c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031aa:	4b7f      	ldr	r3, [pc, #508]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d06c      	beq.n	8003290 <HAL_RCC_OscConfig+0x12c>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d168      	bne.n	8003290 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e3a2      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031ca:	d106      	bne.n	80031da <HAL_RCC_OscConfig+0x76>
 80031cc:	4b76      	ldr	r3, [pc, #472]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a75      	ldr	r2, [pc, #468]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 80031d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031d6:	6013      	str	r3, [r2, #0]
 80031d8:	e02e      	b.n	8003238 <HAL_RCC_OscConfig+0xd4>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10c      	bne.n	80031fc <HAL_RCC_OscConfig+0x98>
 80031e2:	4b71      	ldr	r3, [pc, #452]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a70      	ldr	r2, [pc, #448]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 80031e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031ec:	6013      	str	r3, [r2, #0]
 80031ee:	4b6e      	ldr	r3, [pc, #440]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a6d      	ldr	r2, [pc, #436]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 80031f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031f8:	6013      	str	r3, [r2, #0]
 80031fa:	e01d      	b.n	8003238 <HAL_RCC_OscConfig+0xd4>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003204:	d10c      	bne.n	8003220 <HAL_RCC_OscConfig+0xbc>
 8003206:	4b68      	ldr	r3, [pc, #416]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a67      	ldr	r2, [pc, #412]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 800320c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003210:	6013      	str	r3, [r2, #0]
 8003212:	4b65      	ldr	r3, [pc, #404]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a64      	ldr	r2, [pc, #400]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003218:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800321c:	6013      	str	r3, [r2, #0]
 800321e:	e00b      	b.n	8003238 <HAL_RCC_OscConfig+0xd4>
 8003220:	4b61      	ldr	r3, [pc, #388]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a60      	ldr	r2, [pc, #384]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003226:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800322a:	6013      	str	r3, [r2, #0]
 800322c:	4b5e      	ldr	r3, [pc, #376]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a5d      	ldr	r2, [pc, #372]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003232:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003236:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d013      	beq.n	8003268 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003240:	f7ff fba8 	bl	8002994 <HAL_GetTick>
 8003244:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003248:	f7ff fba4 	bl	8002994 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b64      	cmp	r3, #100	@ 0x64
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e356      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800325a:	4b53      	ldr	r3, [pc, #332]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d0f0      	beq.n	8003248 <HAL_RCC_OscConfig+0xe4>
 8003266:	e014      	b.n	8003292 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003268:	f7ff fb94 	bl	8002994 <HAL_GetTick>
 800326c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003270:	f7ff fb90 	bl	8002994 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b64      	cmp	r3, #100	@ 0x64
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e342      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003282:	4b49      	ldr	r3, [pc, #292]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1f0      	bne.n	8003270 <HAL_RCC_OscConfig+0x10c>
 800328e:	e000      	b.n	8003292 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003290:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0302 	and.w	r3, r3, #2
 800329a:	2b00      	cmp	r3, #0
 800329c:	f000 808c 	beq.w	80033b8 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032a0:	4b41      	ldr	r3, [pc, #260]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032a8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80032aa:	4b3f      	ldr	r3, [pc, #252]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 80032ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ae:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80032b0:	6a3b      	ldr	r3, [r7, #32]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d007      	beq.n	80032c6 <HAL_RCC_OscConfig+0x162>
 80032b6:	6a3b      	ldr	r3, [r7, #32]
 80032b8:	2b18      	cmp	r3, #24
 80032ba:	d137      	bne.n	800332c <HAL_RCC_OscConfig+0x1c8>
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	f003 0303 	and.w	r3, r3, #3
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d132      	bne.n	800332c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032c6:	4b38      	ldr	r3, [pc, #224]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0304 	and.w	r3, r3, #4
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d005      	beq.n	80032de <HAL_RCC_OscConfig+0x17a>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d101      	bne.n	80032de <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e314      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80032de:	4b32      	ldr	r3, [pc, #200]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f023 0219 	bic.w	r2, r3, #25
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	492f      	ldr	r1, [pc, #188]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f0:	f7ff fb50 	bl	8002994 <HAL_GetTick>
 80032f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032f6:	e008      	b.n	800330a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032f8:	f7ff fb4c 	bl	8002994 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b02      	cmp	r3, #2
 8003304:	d901      	bls.n	800330a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e2fe      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800330a:	4b27      	ldr	r3, [pc, #156]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0304 	and.w	r3, r3, #4
 8003312:	2b00      	cmp	r3, #0
 8003314:	d0f0      	beq.n	80032f8 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003316:	4b24      	ldr	r3, [pc, #144]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	061b      	lsls	r3, r3, #24
 8003324:	4920      	ldr	r1, [pc, #128]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003326:	4313      	orrs	r3, r2
 8003328:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800332a:	e045      	b.n	80033b8 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d026      	beq.n	8003382 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003334:	4b1c      	ldr	r3, [pc, #112]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f023 0219 	bic.w	r2, r3, #25
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	4919      	ldr	r1, [pc, #100]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003342:	4313      	orrs	r3, r2
 8003344:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003346:	f7ff fb25 	bl	8002994 <HAL_GetTick>
 800334a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800334c:	e008      	b.n	8003360 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800334e:	f7ff fb21 	bl	8002994 <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e2d3      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003360:	4b11      	ldr	r3, [pc, #68]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0304 	and.w	r3, r3, #4
 8003368:	2b00      	cmp	r3, #0
 800336a:	d0f0      	beq.n	800334e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800336c:	4b0e      	ldr	r3, [pc, #56]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	691b      	ldr	r3, [r3, #16]
 8003378:	061b      	lsls	r3, r3, #24
 800337a:	490b      	ldr	r1, [pc, #44]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 800337c:	4313      	orrs	r3, r2
 800337e:	604b      	str	r3, [r1, #4]
 8003380:	e01a      	b.n	80033b8 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003382:	4b09      	ldr	r3, [pc, #36]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a08      	ldr	r2, [pc, #32]	@ (80033a8 <HAL_RCC_OscConfig+0x244>)
 8003388:	f023 0301 	bic.w	r3, r3, #1
 800338c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800338e:	f7ff fb01 	bl	8002994 <HAL_GetTick>
 8003392:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003394:	e00a      	b.n	80033ac <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003396:	f7ff fafd 	bl	8002994 <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d903      	bls.n	80033ac <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e2af      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
 80033a8:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033ac:	4b96      	ldr	r3, [pc, #600]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0304 	and.w	r3, r3, #4
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d1ee      	bne.n	8003396 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0310 	and.w	r3, r3, #16
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d06a      	beq.n	800349a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033c4:	4b90      	ldr	r3, [pc, #576]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 80033c6:	691b      	ldr	r3, [r3, #16]
 80033c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033cc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80033ce:	4b8e      	ldr	r3, [pc, #568]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 80033d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d2:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80033d4:	69bb      	ldr	r3, [r7, #24]
 80033d6:	2b08      	cmp	r3, #8
 80033d8:	d007      	beq.n	80033ea <HAL_RCC_OscConfig+0x286>
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	2b18      	cmp	r3, #24
 80033de:	d11b      	bne.n	8003418 <HAL_RCC_OscConfig+0x2b4>
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	f003 0303 	and.w	r3, r3, #3
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d116      	bne.n	8003418 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80033ea:	4b87      	ldr	r3, [pc, #540]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d005      	beq.n	8003402 <HAL_RCC_OscConfig+0x29e>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	69db      	ldr	r3, [r3, #28]
 80033fa:	2b80      	cmp	r3, #128	@ 0x80
 80033fc:	d001      	beq.n	8003402 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e282      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003402:	4b81      	ldr	r3, [pc, #516]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a1b      	ldr	r3, [r3, #32]
 800340e:	061b      	lsls	r3, r3, #24
 8003410:	497d      	ldr	r1, [pc, #500]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 8003412:	4313      	orrs	r3, r2
 8003414:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003416:	e040      	b.n	800349a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	69db      	ldr	r3, [r3, #28]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d023      	beq.n	8003468 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003420:	4b79      	ldr	r3, [pc, #484]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a78      	ldr	r2, [pc, #480]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 8003426:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800342a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800342c:	f7ff fab2 	bl	8002994 <HAL_GetTick>
 8003430:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003432:	e008      	b.n	8003446 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003434:	f7ff faae 	bl	8002994 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e260      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003446:	4b70      	ldr	r3, [pc, #448]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800344e:	2b00      	cmp	r3, #0
 8003450:	d0f0      	beq.n	8003434 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003452:	4b6d      	ldr	r3, [pc, #436]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a1b      	ldr	r3, [r3, #32]
 800345e:	061b      	lsls	r3, r3, #24
 8003460:	4969      	ldr	r1, [pc, #420]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 8003462:	4313      	orrs	r3, r2
 8003464:	60cb      	str	r3, [r1, #12]
 8003466:	e018      	b.n	800349a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003468:	4b67      	ldr	r3, [pc, #412]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a66      	ldr	r2, [pc, #408]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 800346e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003472:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003474:	f7ff fa8e 	bl	8002994 <HAL_GetTick>
 8003478:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800347a:	e008      	b.n	800348e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800347c:	f7ff fa8a 	bl	8002994 <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b02      	cmp	r3, #2
 8003488:	d901      	bls.n	800348e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e23c      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800348e:	4b5e      	ldr	r3, [pc, #376]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1f0      	bne.n	800347c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0308 	and.w	r3, r3, #8
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d036      	beq.n	8003514 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d019      	beq.n	80034e2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034ae:	4b56      	ldr	r3, [pc, #344]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 80034b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034b2:	4a55      	ldr	r2, [pc, #340]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 80034b4:	f043 0301 	orr.w	r3, r3, #1
 80034b8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ba:	f7ff fa6b 	bl	8002994 <HAL_GetTick>
 80034be:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80034c0:	e008      	b.n	80034d4 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034c2:	f7ff fa67 	bl	8002994 <HAL_GetTick>
 80034c6:	4602      	mov	r2, r0
 80034c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d901      	bls.n	80034d4 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80034d0:	2303      	movs	r3, #3
 80034d2:	e219      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80034d4:	4b4c      	ldr	r3, [pc, #304]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 80034d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034d8:	f003 0302 	and.w	r3, r3, #2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d0f0      	beq.n	80034c2 <HAL_RCC_OscConfig+0x35e>
 80034e0:	e018      	b.n	8003514 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034e2:	4b49      	ldr	r3, [pc, #292]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 80034e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034e6:	4a48      	ldr	r2, [pc, #288]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 80034e8:	f023 0301 	bic.w	r3, r3, #1
 80034ec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ee:	f7ff fa51 	bl	8002994 <HAL_GetTick>
 80034f2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80034f4:	e008      	b.n	8003508 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034f6:	f7ff fa4d 	bl	8002994 <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	2b02      	cmp	r3, #2
 8003502:	d901      	bls.n	8003508 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8003504:	2303      	movs	r3, #3
 8003506:	e1ff      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003508:	4b3f      	ldr	r3, [pc, #252]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 800350a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d1f0      	bne.n	80034f6 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0320 	and.w	r3, r3, #32
 800351c:	2b00      	cmp	r3, #0
 800351e:	d036      	beq.n	800358e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	699b      	ldr	r3, [r3, #24]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d019      	beq.n	800355c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003528:	4b37      	ldr	r3, [pc, #220]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a36      	ldr	r2, [pc, #216]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 800352e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003532:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003534:	f7ff fa2e 	bl	8002994 <HAL_GetTick>
 8003538:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800353c:	f7ff fa2a 	bl	8002994 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b02      	cmp	r3, #2
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e1dc      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800354e:	4b2e      	ldr	r3, [pc, #184]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d0f0      	beq.n	800353c <HAL_RCC_OscConfig+0x3d8>
 800355a:	e018      	b.n	800358e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800355c:	4b2a      	ldr	r3, [pc, #168]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a29      	ldr	r2, [pc, #164]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 8003562:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003566:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003568:	f7ff fa14 	bl	8002994 <HAL_GetTick>
 800356c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800356e:	e008      	b.n	8003582 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003570:	f7ff fa10 	bl	8002994 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b02      	cmp	r3, #2
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e1c2      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003582:	4b21      	ldr	r3, [pc, #132]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1f0      	bne.n	8003570 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0304 	and.w	r3, r3, #4
 8003596:	2b00      	cmp	r3, #0
 8003598:	f000 8086 	beq.w	80036a8 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800359c:	4b1b      	ldr	r3, [pc, #108]	@ (800360c <HAL_RCC_OscConfig+0x4a8>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a1a      	ldr	r2, [pc, #104]	@ (800360c <HAL_RCC_OscConfig+0x4a8>)
 80035a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035a6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80035a8:	f7ff f9f4 	bl	8002994 <HAL_GetTick>
 80035ac:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035ae:	e008      	b.n	80035c2 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035b0:	f7ff f9f0 	bl	8002994 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b64      	cmp	r3, #100	@ 0x64
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e1a2      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035c2:	4b12      	ldr	r3, [pc, #72]	@ (800360c <HAL_RCC_OscConfig+0x4a8>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d0f0      	beq.n	80035b0 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d106      	bne.n	80035e4 <HAL_RCC_OscConfig+0x480>
 80035d6:	4b0c      	ldr	r3, [pc, #48]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 80035d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035da:	4a0b      	ldr	r2, [pc, #44]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 80035dc:	f043 0301 	orr.w	r3, r3, #1
 80035e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80035e2:	e032      	b.n	800364a <HAL_RCC_OscConfig+0x4e6>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d111      	bne.n	8003610 <HAL_RCC_OscConfig+0x4ac>
 80035ec:	4b06      	ldr	r3, [pc, #24]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 80035ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035f0:	4a05      	ldr	r2, [pc, #20]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 80035f2:	f023 0301 	bic.w	r3, r3, #1
 80035f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80035f8:	4b03      	ldr	r3, [pc, #12]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 80035fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035fc:	4a02      	ldr	r2, [pc, #8]	@ (8003608 <HAL_RCC_OscConfig+0x4a4>)
 80035fe:	f023 0304 	bic.w	r3, r3, #4
 8003602:	6713      	str	r3, [r2, #112]	@ 0x70
 8003604:	e021      	b.n	800364a <HAL_RCC_OscConfig+0x4e6>
 8003606:	bf00      	nop
 8003608:	58024400 	.word	0x58024400
 800360c:	58024800 	.word	0x58024800
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	2b05      	cmp	r3, #5
 8003616:	d10c      	bne.n	8003632 <HAL_RCC_OscConfig+0x4ce>
 8003618:	4b83      	ldr	r3, [pc, #524]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 800361a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800361c:	4a82      	ldr	r2, [pc, #520]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 800361e:	f043 0304 	orr.w	r3, r3, #4
 8003622:	6713      	str	r3, [r2, #112]	@ 0x70
 8003624:	4b80      	ldr	r3, [pc, #512]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 8003626:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003628:	4a7f      	ldr	r2, [pc, #508]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 800362a:	f043 0301 	orr.w	r3, r3, #1
 800362e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003630:	e00b      	b.n	800364a <HAL_RCC_OscConfig+0x4e6>
 8003632:	4b7d      	ldr	r3, [pc, #500]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 8003634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003636:	4a7c      	ldr	r2, [pc, #496]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 8003638:	f023 0301 	bic.w	r3, r3, #1
 800363c:	6713      	str	r3, [r2, #112]	@ 0x70
 800363e:	4b7a      	ldr	r3, [pc, #488]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 8003640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003642:	4a79      	ldr	r2, [pc, #484]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 8003644:	f023 0304 	bic.w	r3, r3, #4
 8003648:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d015      	beq.n	800367e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003652:	f7ff f99f 	bl	8002994 <HAL_GetTick>
 8003656:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003658:	e00a      	b.n	8003670 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800365a:	f7ff f99b 	bl	8002994 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003668:	4293      	cmp	r3, r2
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e14b      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003670:	4b6d      	ldr	r3, [pc, #436]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 8003672:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003674:	f003 0302 	and.w	r3, r3, #2
 8003678:	2b00      	cmp	r3, #0
 800367a:	d0ee      	beq.n	800365a <HAL_RCC_OscConfig+0x4f6>
 800367c:	e014      	b.n	80036a8 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800367e:	f7ff f989 	bl	8002994 <HAL_GetTick>
 8003682:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003684:	e00a      	b.n	800369c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003686:	f7ff f985 	bl	8002994 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003694:	4293      	cmp	r3, r2
 8003696:	d901      	bls.n	800369c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8003698:	2303      	movs	r3, #3
 800369a:	e135      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800369c:	4b62      	ldr	r3, [pc, #392]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 800369e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036a0:	f003 0302 	and.w	r3, r3, #2
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d1ee      	bne.n	8003686 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f000 812a 	beq.w	8003906 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80036b2:	4b5d      	ldr	r3, [pc, #372]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80036ba:	2b18      	cmp	r3, #24
 80036bc:	f000 80ba 	beq.w	8003834 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c4:	2b02      	cmp	r3, #2
 80036c6:	f040 8095 	bne.w	80037f4 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036ca:	4b57      	ldr	r3, [pc, #348]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a56      	ldr	r2, [pc, #344]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 80036d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d6:	f7ff f95d 	bl	8002994 <HAL_GetTick>
 80036da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80036dc:	e008      	b.n	80036f0 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036de:	f7ff f959 	bl	8002994 <HAL_GetTick>
 80036e2:	4602      	mov	r2, r0
 80036e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e6:	1ad3      	subs	r3, r2, r3
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d901      	bls.n	80036f0 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e10b      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80036f0:	4b4d      	ldr	r3, [pc, #308]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d1f0      	bne.n	80036de <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036fc:	4b4a      	ldr	r3, [pc, #296]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 80036fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003700:	4b4a      	ldr	r3, [pc, #296]	@ (800382c <HAL_RCC_OscConfig+0x6c8>)
 8003702:	4013      	ands	r3, r2
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800370c:	0112      	lsls	r2, r2, #4
 800370e:	430a      	orrs	r2, r1
 8003710:	4945      	ldr	r1, [pc, #276]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 8003712:	4313      	orrs	r3, r2
 8003714:	628b      	str	r3, [r1, #40]	@ 0x28
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371a:	3b01      	subs	r3, #1
 800371c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003724:	3b01      	subs	r3, #1
 8003726:	025b      	lsls	r3, r3, #9
 8003728:	b29b      	uxth	r3, r3
 800372a:	431a      	orrs	r2, r3
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003730:	3b01      	subs	r3, #1
 8003732:	041b      	lsls	r3, r3, #16
 8003734:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003738:	431a      	orrs	r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800373e:	3b01      	subs	r3, #1
 8003740:	061b      	lsls	r3, r3, #24
 8003742:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003746:	4938      	ldr	r1, [pc, #224]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 8003748:	4313      	orrs	r3, r2
 800374a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800374c:	4b36      	ldr	r3, [pc, #216]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 800374e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003750:	4a35      	ldr	r2, [pc, #212]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 8003752:	f023 0301 	bic.w	r3, r3, #1
 8003756:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003758:	4b33      	ldr	r3, [pc, #204]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 800375a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800375c:	4b34      	ldr	r3, [pc, #208]	@ (8003830 <HAL_RCC_OscConfig+0x6cc>)
 800375e:	4013      	ands	r3, r2
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003764:	00d2      	lsls	r2, r2, #3
 8003766:	4930      	ldr	r1, [pc, #192]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 8003768:	4313      	orrs	r3, r2
 800376a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800376c:	4b2e      	ldr	r3, [pc, #184]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 800376e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003770:	f023 020c 	bic.w	r2, r3, #12
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003778:	492b      	ldr	r1, [pc, #172]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 800377a:	4313      	orrs	r3, r2
 800377c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800377e:	4b2a      	ldr	r3, [pc, #168]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 8003780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003782:	f023 0202 	bic.w	r2, r3, #2
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800378a:	4927      	ldr	r1, [pc, #156]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 800378c:	4313      	orrs	r3, r2
 800378e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003790:	4b25      	ldr	r3, [pc, #148]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 8003792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003794:	4a24      	ldr	r2, [pc, #144]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 8003796:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800379a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800379c:	4b22      	ldr	r3, [pc, #136]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 800379e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a0:	4a21      	ldr	r2, [pc, #132]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 80037a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80037a8:	4b1f      	ldr	r3, [pc, #124]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 80037aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ac:	4a1e      	ldr	r2, [pc, #120]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 80037ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80037b4:	4b1c      	ldr	r3, [pc, #112]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 80037b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b8:	4a1b      	ldr	r2, [pc, #108]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 80037ba:	f043 0301 	orr.w	r3, r3, #1
 80037be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037c0:	4b19      	ldr	r3, [pc, #100]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a18      	ldr	r2, [pc, #96]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 80037c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037cc:	f7ff f8e2 	bl	8002994 <HAL_GetTick>
 80037d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80037d2:	e008      	b.n	80037e6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037d4:	f7ff f8de 	bl	8002994 <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d901      	bls.n	80037e6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e090      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80037e6:	4b10      	ldr	r3, [pc, #64]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d0f0      	beq.n	80037d4 <HAL_RCC_OscConfig+0x670>
 80037f2:	e088      	b.n	8003906 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a0b      	ldr	r2, [pc, #44]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 80037fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003800:	f7ff f8c8 	bl	8002994 <HAL_GetTick>
 8003804:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003806:	e008      	b.n	800381a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003808:	f7ff f8c4 	bl	8002994 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b02      	cmp	r3, #2
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e076      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800381a:	4b03      	ldr	r3, [pc, #12]	@ (8003828 <HAL_RCC_OscConfig+0x6c4>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d1f0      	bne.n	8003808 <HAL_RCC_OscConfig+0x6a4>
 8003826:	e06e      	b.n	8003906 <HAL_RCC_OscConfig+0x7a2>
 8003828:	58024400 	.word	0x58024400
 800382c:	fffffc0c 	.word	0xfffffc0c
 8003830:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003834:	4b36      	ldr	r3, [pc, #216]	@ (8003910 <HAL_RCC_OscConfig+0x7ac>)
 8003836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003838:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800383a:	4b35      	ldr	r3, [pc, #212]	@ (8003910 <HAL_RCC_OscConfig+0x7ac>)
 800383c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800383e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003844:	2b01      	cmp	r3, #1
 8003846:	d031      	beq.n	80038ac <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	f003 0203 	and.w	r2, r3, #3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003852:	429a      	cmp	r2, r3
 8003854:	d12a      	bne.n	80038ac <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	091b      	lsrs	r3, r3, #4
 800385a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003862:	429a      	cmp	r2, r3
 8003864:	d122      	bne.n	80038ac <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003870:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003872:	429a      	cmp	r2, r3
 8003874:	d11a      	bne.n	80038ac <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	0a5b      	lsrs	r3, r3, #9
 800387a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003882:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003884:	429a      	cmp	r2, r3
 8003886:	d111      	bne.n	80038ac <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	0c1b      	lsrs	r3, r3, #16
 800388c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003894:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003896:	429a      	cmp	r2, r3
 8003898:	d108      	bne.n	80038ac <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	0e1b      	lsrs	r3, r3, #24
 800389e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038a6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d001      	beq.n	80038b0 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e02b      	b.n	8003908 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80038b0:	4b17      	ldr	r3, [pc, #92]	@ (8003910 <HAL_RCC_OscConfig+0x7ac>)
 80038b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038b4:	08db      	lsrs	r3, r3, #3
 80038b6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80038ba:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038c0:	693a      	ldr	r2, [r7, #16]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d01f      	beq.n	8003906 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80038c6:	4b12      	ldr	r3, [pc, #72]	@ (8003910 <HAL_RCC_OscConfig+0x7ac>)
 80038c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ca:	4a11      	ldr	r2, [pc, #68]	@ (8003910 <HAL_RCC_OscConfig+0x7ac>)
 80038cc:	f023 0301 	bic.w	r3, r3, #1
 80038d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80038d2:	f7ff f85f 	bl	8002994 <HAL_GetTick>
 80038d6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80038d8:	bf00      	nop
 80038da:	f7ff f85b 	bl	8002994 <HAL_GetTick>
 80038de:	4602      	mov	r2, r0
 80038e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d0f9      	beq.n	80038da <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80038e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003910 <HAL_RCC_OscConfig+0x7ac>)
 80038e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003914 <HAL_RCC_OscConfig+0x7b0>)
 80038ec:	4013      	ands	r3, r2
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80038f2:	00d2      	lsls	r2, r2, #3
 80038f4:	4906      	ldr	r1, [pc, #24]	@ (8003910 <HAL_RCC_OscConfig+0x7ac>)
 80038f6:	4313      	orrs	r3, r2
 80038f8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80038fa:	4b05      	ldr	r3, [pc, #20]	@ (8003910 <HAL_RCC_OscConfig+0x7ac>)
 80038fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038fe:	4a04      	ldr	r2, [pc, #16]	@ (8003910 <HAL_RCC_OscConfig+0x7ac>)
 8003900:	f043 0301 	orr.w	r3, r3, #1
 8003904:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003906:	2300      	movs	r3, #0
}
 8003908:	4618      	mov	r0, r3
 800390a:	3730      	adds	r7, #48	@ 0x30
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}
 8003910:	58024400 	.word	0x58024400
 8003914:	ffff0007 	.word	0xffff0007

08003918 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b086      	sub	sp, #24
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d101      	bne.n	800392c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e19c      	b.n	8003c66 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800392c:	4b8a      	ldr	r3, [pc, #552]	@ (8003b58 <HAL_RCC_ClockConfig+0x240>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 030f 	and.w	r3, r3, #15
 8003934:	683a      	ldr	r2, [r7, #0]
 8003936:	429a      	cmp	r2, r3
 8003938:	d910      	bls.n	800395c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800393a:	4b87      	ldr	r3, [pc, #540]	@ (8003b58 <HAL_RCC_ClockConfig+0x240>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f023 020f 	bic.w	r2, r3, #15
 8003942:	4985      	ldr	r1, [pc, #532]	@ (8003b58 <HAL_RCC_ClockConfig+0x240>)
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	4313      	orrs	r3, r2
 8003948:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800394a:	4b83      	ldr	r3, [pc, #524]	@ (8003b58 <HAL_RCC_ClockConfig+0x240>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 030f 	and.w	r3, r3, #15
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	429a      	cmp	r2, r3
 8003956:	d001      	beq.n	800395c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e184      	b.n	8003c66 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0304 	and.w	r3, r3, #4
 8003964:	2b00      	cmp	r3, #0
 8003966:	d010      	beq.n	800398a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	691a      	ldr	r2, [r3, #16]
 800396c:	4b7b      	ldr	r3, [pc, #492]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 800396e:	699b      	ldr	r3, [r3, #24]
 8003970:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003974:	429a      	cmp	r2, r3
 8003976:	d908      	bls.n	800398a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003978:	4b78      	ldr	r3, [pc, #480]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 800397a:	699b      	ldr	r3, [r3, #24]
 800397c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	691b      	ldr	r3, [r3, #16]
 8003984:	4975      	ldr	r1, [pc, #468]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003986:	4313      	orrs	r3, r2
 8003988:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0308 	and.w	r3, r3, #8
 8003992:	2b00      	cmp	r3, #0
 8003994:	d010      	beq.n	80039b8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	695a      	ldr	r2, [r3, #20]
 800399a:	4b70      	ldr	r3, [pc, #448]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 800399c:	69db      	ldr	r3, [r3, #28]
 800399e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d908      	bls.n	80039b8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80039a6:	4b6d      	ldr	r3, [pc, #436]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 80039a8:	69db      	ldr	r3, [r3, #28]
 80039aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	695b      	ldr	r3, [r3, #20]
 80039b2:	496a      	ldr	r1, [pc, #424]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0310 	and.w	r3, r3, #16
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d010      	beq.n	80039e6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	699a      	ldr	r2, [r3, #24]
 80039c8:	4b64      	ldr	r3, [pc, #400]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 80039ca:	69db      	ldr	r3, [r3, #28]
 80039cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d908      	bls.n	80039e6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80039d4:	4b61      	ldr	r3, [pc, #388]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 80039d6:	69db      	ldr	r3, [r3, #28]
 80039d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	699b      	ldr	r3, [r3, #24]
 80039e0:	495e      	ldr	r1, [pc, #376]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 80039e2:	4313      	orrs	r3, r2
 80039e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0320 	and.w	r3, r3, #32
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d010      	beq.n	8003a14 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	69da      	ldr	r2, [r3, #28]
 80039f6:	4b59      	ldr	r3, [pc, #356]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d908      	bls.n	8003a14 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003a02:	4b56      	ldr	r3, [pc, #344]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003a04:	6a1b      	ldr	r3, [r3, #32]
 8003a06:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	4953      	ldr	r1, [pc, #332]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d010      	beq.n	8003a42 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68da      	ldr	r2, [r3, #12]
 8003a24:	4b4d      	ldr	r3, [pc, #308]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	f003 030f 	and.w	r3, r3, #15
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d908      	bls.n	8003a42 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a30:	4b4a      	ldr	r3, [pc, #296]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003a32:	699b      	ldr	r3, [r3, #24]
 8003a34:	f023 020f 	bic.w	r2, r3, #15
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	4947      	ldr	r1, [pc, #284]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d055      	beq.n	8003afa <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003a4e:	4b43      	ldr	r3, [pc, #268]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003a50:	699b      	ldr	r3, [r3, #24]
 8003a52:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	4940      	ldr	r1, [pc, #256]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d107      	bne.n	8003a78 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a68:	4b3c      	ldr	r3, [pc, #240]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d121      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e0f6      	b.n	8003c66 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	2b03      	cmp	r3, #3
 8003a7e:	d107      	bne.n	8003a90 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003a80:	4b36      	ldr	r3, [pc, #216]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d115      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e0ea      	b.n	8003c66 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d107      	bne.n	8003aa8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003a98:	4b30      	ldr	r3, [pc, #192]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d109      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e0de      	b.n	8003c66 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003aa8:	4b2c      	ldr	r3, [pc, #176]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0304 	and.w	r3, r3, #4
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d101      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e0d6      	b.n	8003c66 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ab8:	4b28      	ldr	r3, [pc, #160]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003aba:	691b      	ldr	r3, [r3, #16]
 8003abc:	f023 0207 	bic.w	r2, r3, #7
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	4925      	ldr	r1, [pc, #148]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003aca:	f7fe ff63 	bl	8002994 <HAL_GetTick>
 8003ace:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ad0:	e00a      	b.n	8003ae8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ad2:	f7fe ff5f 	bl	8002994 <HAL_GetTick>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d901      	bls.n	8003ae8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e0be      	b.n	8003c66 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ae8:	4b1c      	ldr	r3, [pc, #112]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003aea:	691b      	ldr	r3, [r3, #16]
 8003aec:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	00db      	lsls	r3, r3, #3
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d1eb      	bne.n	8003ad2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d010      	beq.n	8003b28 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	68da      	ldr	r2, [r3, #12]
 8003b0a:	4b14      	ldr	r3, [pc, #80]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003b0c:	699b      	ldr	r3, [r3, #24]
 8003b0e:	f003 030f 	and.w	r3, r3, #15
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d208      	bcs.n	8003b28 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b16:	4b11      	ldr	r3, [pc, #68]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	f023 020f 	bic.w	r2, r3, #15
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	490e      	ldr	r1, [pc, #56]	@ (8003b5c <HAL_RCC_ClockConfig+0x244>)
 8003b24:	4313      	orrs	r3, r2
 8003b26:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b28:	4b0b      	ldr	r3, [pc, #44]	@ (8003b58 <HAL_RCC_ClockConfig+0x240>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 030f 	and.w	r3, r3, #15
 8003b30:	683a      	ldr	r2, [r7, #0]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d214      	bcs.n	8003b60 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b36:	4b08      	ldr	r3, [pc, #32]	@ (8003b58 <HAL_RCC_ClockConfig+0x240>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f023 020f 	bic.w	r2, r3, #15
 8003b3e:	4906      	ldr	r1, [pc, #24]	@ (8003b58 <HAL_RCC_ClockConfig+0x240>)
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b46:	4b04      	ldr	r3, [pc, #16]	@ (8003b58 <HAL_RCC_ClockConfig+0x240>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 030f 	and.w	r3, r3, #15
 8003b4e:	683a      	ldr	r2, [r7, #0]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d005      	beq.n	8003b60 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e086      	b.n	8003c66 <HAL_RCC_ClockConfig+0x34e>
 8003b58:	52002000 	.word	0x52002000
 8003b5c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0304 	and.w	r3, r3, #4
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d010      	beq.n	8003b8e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	691a      	ldr	r2, [r3, #16]
 8003b70:	4b3f      	ldr	r3, [pc, #252]	@ (8003c70 <HAL_RCC_ClockConfig+0x358>)
 8003b72:	699b      	ldr	r3, [r3, #24]
 8003b74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d208      	bcs.n	8003b8e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003b7c:	4b3c      	ldr	r3, [pc, #240]	@ (8003c70 <HAL_RCC_ClockConfig+0x358>)
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	691b      	ldr	r3, [r3, #16]
 8003b88:	4939      	ldr	r1, [pc, #228]	@ (8003c70 <HAL_RCC_ClockConfig+0x358>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0308 	and.w	r3, r3, #8
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d010      	beq.n	8003bbc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	695a      	ldr	r2, [r3, #20]
 8003b9e:	4b34      	ldr	r3, [pc, #208]	@ (8003c70 <HAL_RCC_ClockConfig+0x358>)
 8003ba0:	69db      	ldr	r3, [r3, #28]
 8003ba2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d208      	bcs.n	8003bbc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003baa:	4b31      	ldr	r3, [pc, #196]	@ (8003c70 <HAL_RCC_ClockConfig+0x358>)
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	695b      	ldr	r3, [r3, #20]
 8003bb6:	492e      	ldr	r1, [pc, #184]	@ (8003c70 <HAL_RCC_ClockConfig+0x358>)
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0310 	and.w	r3, r3, #16
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d010      	beq.n	8003bea <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	699a      	ldr	r2, [r3, #24]
 8003bcc:	4b28      	ldr	r3, [pc, #160]	@ (8003c70 <HAL_RCC_ClockConfig+0x358>)
 8003bce:	69db      	ldr	r3, [r3, #28]
 8003bd0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d208      	bcs.n	8003bea <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003bd8:	4b25      	ldr	r3, [pc, #148]	@ (8003c70 <HAL_RCC_ClockConfig+0x358>)
 8003bda:	69db      	ldr	r3, [r3, #28]
 8003bdc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	699b      	ldr	r3, [r3, #24]
 8003be4:	4922      	ldr	r1, [pc, #136]	@ (8003c70 <HAL_RCC_ClockConfig+0x358>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0320 	and.w	r3, r3, #32
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d010      	beq.n	8003c18 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	69da      	ldr	r2, [r3, #28]
 8003bfa:	4b1d      	ldr	r3, [pc, #116]	@ (8003c70 <HAL_RCC_ClockConfig+0x358>)
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
 8003bfe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d208      	bcs.n	8003c18 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003c06:	4b1a      	ldr	r3, [pc, #104]	@ (8003c70 <HAL_RCC_ClockConfig+0x358>)
 8003c08:	6a1b      	ldr	r3, [r3, #32]
 8003c0a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	69db      	ldr	r3, [r3, #28]
 8003c12:	4917      	ldr	r1, [pc, #92]	@ (8003c70 <HAL_RCC_ClockConfig+0x358>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003c18:	f000 f834 	bl	8003c84 <HAL_RCC_GetSysClockFreq>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	4b14      	ldr	r3, [pc, #80]	@ (8003c70 <HAL_RCC_ClockConfig+0x358>)
 8003c20:	699b      	ldr	r3, [r3, #24]
 8003c22:	0a1b      	lsrs	r3, r3, #8
 8003c24:	f003 030f 	and.w	r3, r3, #15
 8003c28:	4912      	ldr	r1, [pc, #72]	@ (8003c74 <HAL_RCC_ClockConfig+0x35c>)
 8003c2a:	5ccb      	ldrb	r3, [r1, r3]
 8003c2c:	f003 031f 	and.w	r3, r3, #31
 8003c30:	fa22 f303 	lsr.w	r3, r2, r3
 8003c34:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003c36:	4b0e      	ldr	r3, [pc, #56]	@ (8003c70 <HAL_RCC_ClockConfig+0x358>)
 8003c38:	699b      	ldr	r3, [r3, #24]
 8003c3a:	f003 030f 	and.w	r3, r3, #15
 8003c3e:	4a0d      	ldr	r2, [pc, #52]	@ (8003c74 <HAL_RCC_ClockConfig+0x35c>)
 8003c40:	5cd3      	ldrb	r3, [r2, r3]
 8003c42:	f003 031f 	and.w	r3, r3, #31
 8003c46:	693a      	ldr	r2, [r7, #16]
 8003c48:	fa22 f303 	lsr.w	r3, r2, r3
 8003c4c:	4a0a      	ldr	r2, [pc, #40]	@ (8003c78 <HAL_RCC_ClockConfig+0x360>)
 8003c4e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003c50:	4a0a      	ldr	r2, [pc, #40]	@ (8003c7c <HAL_RCC_ClockConfig+0x364>)
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003c56:	4b0a      	ldr	r3, [pc, #40]	@ (8003c80 <HAL_RCC_ClockConfig+0x368>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7fe fe50 	bl	8002900 <HAL_InitTick>
 8003c60:	4603      	mov	r3, r0
 8003c62:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3718      	adds	r7, #24
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	58024400 	.word	0x58024400
 8003c74:	08054908 	.word	0x08054908
 8003c78:	2400005c 	.word	0x2400005c
 8003c7c:	24000058 	.word	0x24000058
 8003c80:	2400007c 	.word	0x2400007c

08003c84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b089      	sub	sp, #36	@ 0x24
 8003c88:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c8a:	4bb3      	ldr	r3, [pc, #716]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c92:	2b18      	cmp	r3, #24
 8003c94:	f200 8155 	bhi.w	8003f42 <HAL_RCC_GetSysClockFreq+0x2be>
 8003c98:	a201      	add	r2, pc, #4	@ (adr r2, 8003ca0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c9e:	bf00      	nop
 8003ca0:	08003d05 	.word	0x08003d05
 8003ca4:	08003f43 	.word	0x08003f43
 8003ca8:	08003f43 	.word	0x08003f43
 8003cac:	08003f43 	.word	0x08003f43
 8003cb0:	08003f43 	.word	0x08003f43
 8003cb4:	08003f43 	.word	0x08003f43
 8003cb8:	08003f43 	.word	0x08003f43
 8003cbc:	08003f43 	.word	0x08003f43
 8003cc0:	08003d2b 	.word	0x08003d2b
 8003cc4:	08003f43 	.word	0x08003f43
 8003cc8:	08003f43 	.word	0x08003f43
 8003ccc:	08003f43 	.word	0x08003f43
 8003cd0:	08003f43 	.word	0x08003f43
 8003cd4:	08003f43 	.word	0x08003f43
 8003cd8:	08003f43 	.word	0x08003f43
 8003cdc:	08003f43 	.word	0x08003f43
 8003ce0:	08003d31 	.word	0x08003d31
 8003ce4:	08003f43 	.word	0x08003f43
 8003ce8:	08003f43 	.word	0x08003f43
 8003cec:	08003f43 	.word	0x08003f43
 8003cf0:	08003f43 	.word	0x08003f43
 8003cf4:	08003f43 	.word	0x08003f43
 8003cf8:	08003f43 	.word	0x08003f43
 8003cfc:	08003f43 	.word	0x08003f43
 8003d00:	08003d37 	.word	0x08003d37
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d04:	4b94      	ldr	r3, [pc, #592]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0320 	and.w	r3, r3, #32
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d009      	beq.n	8003d24 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003d10:	4b91      	ldr	r3, [pc, #580]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	08db      	lsrs	r3, r3, #3
 8003d16:	f003 0303 	and.w	r3, r3, #3
 8003d1a:	4a90      	ldr	r2, [pc, #576]	@ (8003f5c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8003d20:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003d22:	e111      	b.n	8003f48 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003d24:	4b8d      	ldr	r3, [pc, #564]	@ (8003f5c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003d26:	61bb      	str	r3, [r7, #24]
      break;
 8003d28:	e10e      	b.n	8003f48 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003d2a:	4b8d      	ldr	r3, [pc, #564]	@ (8003f60 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003d2c:	61bb      	str	r3, [r7, #24]
      break;
 8003d2e:	e10b      	b.n	8003f48 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003d30:	4b8c      	ldr	r3, [pc, #560]	@ (8003f64 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003d32:	61bb      	str	r3, [r7, #24]
      break;
 8003d34:	e108      	b.n	8003f48 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d36:	4b88      	ldr	r3, [pc, #544]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d3a:	f003 0303 	and.w	r3, r3, #3
 8003d3e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003d40:	4b85      	ldr	r3, [pc, #532]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d44:	091b      	lsrs	r3, r3, #4
 8003d46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d4a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003d4c:	4b82      	ldr	r3, [pc, #520]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d50:	f003 0301 	and.w	r3, r3, #1
 8003d54:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003d56:	4b80      	ldr	r3, [pc, #512]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d5a:	08db      	lsrs	r3, r3, #3
 8003d5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003d60:	68fa      	ldr	r2, [r7, #12]
 8003d62:	fb02 f303 	mul.w	r3, r2, r3
 8003d66:	ee07 3a90 	vmov	s15, r3
 8003d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d6e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	f000 80e1 	beq.w	8003f3c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	f000 8083 	beq.w	8003e88 <HAL_RCC_GetSysClockFreq+0x204>
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	f200 80a1 	bhi.w	8003ecc <HAL_RCC_GetSysClockFreq+0x248>
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d003      	beq.n	8003d98 <HAL_RCC_GetSysClockFreq+0x114>
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d056      	beq.n	8003e44 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003d96:	e099      	b.n	8003ecc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d98:	4b6f      	ldr	r3, [pc, #444]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0320 	and.w	r3, r3, #32
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d02d      	beq.n	8003e00 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003da4:	4b6c      	ldr	r3, [pc, #432]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	08db      	lsrs	r3, r3, #3
 8003daa:	f003 0303 	and.w	r3, r3, #3
 8003dae:	4a6b      	ldr	r2, [pc, #428]	@ (8003f5c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003db0:	fa22 f303 	lsr.w	r3, r2, r3
 8003db4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	ee07 3a90 	vmov	s15, r3
 8003dbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	ee07 3a90 	vmov	s15, r3
 8003dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003dce:	4b62      	ldr	r3, [pc, #392]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dd6:	ee07 3a90 	vmov	s15, r3
 8003dda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003dde:	ed97 6a02 	vldr	s12, [r7, #8]
 8003de2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003f68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003de6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003dea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003dee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003df2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dfa:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003dfe:	e087      	b.n	8003f10 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	ee07 3a90 	vmov	s15, r3
 8003e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e0a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003f6c <HAL_RCC_GetSysClockFreq+0x2e8>
 8003e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e12:	4b51      	ldr	r3, [pc, #324]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e1a:	ee07 3a90 	vmov	s15, r3
 8003e1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e22:	ed97 6a02 	vldr	s12, [r7, #8]
 8003e26:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003f68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003e2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e3e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003e42:	e065      	b.n	8003f10 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	ee07 3a90 	vmov	s15, r3
 8003e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e4e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003f70 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003e52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e56:	4b40      	ldr	r3, [pc, #256]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e5e:	ee07 3a90 	vmov	s15, r3
 8003e62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e66:	ed97 6a02 	vldr	s12, [r7, #8]
 8003e6a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003f68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003e6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003e86:	e043      	b.n	8003f10 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	ee07 3a90 	vmov	s15, r3
 8003e8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e92:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003f74 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003e96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ea2:	ee07 3a90 	vmov	s15, r3
 8003ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003eaa:	ed97 6a02 	vldr	s12, [r7, #8]
 8003eae:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003f68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003eb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003eb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003eba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ebe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ec6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003eca:	e021      	b.n	8003f10 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	ee07 3a90 	vmov	s15, r3
 8003ed2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ed6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003f70 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003eda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ede:	4b1e      	ldr	r3, [pc, #120]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ee6:	ee07 3a90 	vmov	s15, r3
 8003eea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003eee:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ef2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003f68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ef6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003efa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003efe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f0a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003f0e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003f10:	4b11      	ldr	r3, [pc, #68]	@ (8003f58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f14:	0a5b      	lsrs	r3, r3, #9
 8003f16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f1a:	3301      	adds	r3, #1
 8003f1c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	ee07 3a90 	vmov	s15, r3
 8003f24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f28:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f34:	ee17 3a90 	vmov	r3, s15
 8003f38:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003f3a:	e005      	b.n	8003f48 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	61bb      	str	r3, [r7, #24]
      break;
 8003f40:	e002      	b.n	8003f48 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003f42:	4b07      	ldr	r3, [pc, #28]	@ (8003f60 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003f44:	61bb      	str	r3, [r7, #24]
      break;
 8003f46:	bf00      	nop
  }

  return sysclockfreq;
 8003f48:	69bb      	ldr	r3, [r7, #24]
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3724      	adds	r7, #36	@ 0x24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr
 8003f56:	bf00      	nop
 8003f58:	58024400 	.word	0x58024400
 8003f5c:	03d09000 	.word	0x03d09000
 8003f60:	003d0900 	.word	0x003d0900
 8003f64:	007a1200 	.word	0x007a1200
 8003f68:	46000000 	.word	0x46000000
 8003f6c:	4c742400 	.word	0x4c742400
 8003f70:	4a742400 	.word	0x4a742400
 8003f74:	4af42400 	.word	0x4af42400

08003f78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b082      	sub	sp, #8
 8003f7c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003f7e:	f7ff fe81 	bl	8003c84 <HAL_RCC_GetSysClockFreq>
 8003f82:	4602      	mov	r2, r0
 8003f84:	4b10      	ldr	r3, [pc, #64]	@ (8003fc8 <HAL_RCC_GetHCLKFreq+0x50>)
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	0a1b      	lsrs	r3, r3, #8
 8003f8a:	f003 030f 	and.w	r3, r3, #15
 8003f8e:	490f      	ldr	r1, [pc, #60]	@ (8003fcc <HAL_RCC_GetHCLKFreq+0x54>)
 8003f90:	5ccb      	ldrb	r3, [r1, r3]
 8003f92:	f003 031f 	and.w	r3, r3, #31
 8003f96:	fa22 f303 	lsr.w	r3, r2, r3
 8003f9a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003fc8 <HAL_RCC_GetHCLKFreq+0x50>)
 8003f9e:	699b      	ldr	r3, [r3, #24]
 8003fa0:	f003 030f 	and.w	r3, r3, #15
 8003fa4:	4a09      	ldr	r2, [pc, #36]	@ (8003fcc <HAL_RCC_GetHCLKFreq+0x54>)
 8003fa6:	5cd3      	ldrb	r3, [r2, r3]
 8003fa8:	f003 031f 	and.w	r3, r3, #31
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	fa22 f303 	lsr.w	r3, r2, r3
 8003fb2:	4a07      	ldr	r2, [pc, #28]	@ (8003fd0 <HAL_RCC_GetHCLKFreq+0x58>)
 8003fb4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003fb6:	4a07      	ldr	r2, [pc, #28]	@ (8003fd4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003fbc:	4b04      	ldr	r3, [pc, #16]	@ (8003fd0 <HAL_RCC_GetHCLKFreq+0x58>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3708      	adds	r7, #8
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	58024400 	.word	0x58024400
 8003fcc:	08054908 	.word	0x08054908
 8003fd0:	2400005c 	.word	0x2400005c
 8003fd4:	24000058 	.word	0x24000058

08003fd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003fdc:	f7ff ffcc 	bl	8003f78 <HAL_RCC_GetHCLKFreq>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	4b06      	ldr	r3, [pc, #24]	@ (8003ffc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fe4:	69db      	ldr	r3, [r3, #28]
 8003fe6:	091b      	lsrs	r3, r3, #4
 8003fe8:	f003 0307 	and.w	r3, r3, #7
 8003fec:	4904      	ldr	r1, [pc, #16]	@ (8004000 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003fee:	5ccb      	ldrb	r3, [r1, r3]
 8003ff0:	f003 031f 	and.w	r3, r3, #31
 8003ff4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	58024400 	.word	0x58024400
 8004000:	08054908 	.word	0x08054908

08004004 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004008:	f7ff ffb6 	bl	8003f78 <HAL_RCC_GetHCLKFreq>
 800400c:	4602      	mov	r2, r0
 800400e:	4b06      	ldr	r3, [pc, #24]	@ (8004028 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	0a1b      	lsrs	r3, r3, #8
 8004014:	f003 0307 	and.w	r3, r3, #7
 8004018:	4904      	ldr	r1, [pc, #16]	@ (800402c <HAL_RCC_GetPCLK2Freq+0x28>)
 800401a:	5ccb      	ldrb	r3, [r1, r3]
 800401c:	f003 031f 	and.w	r3, r3, #31
 8004020:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004024:	4618      	mov	r0, r3
 8004026:	bd80      	pop	{r7, pc}
 8004028:	58024400 	.word	0x58024400
 800402c:	08054908 	.word	0x08054908

08004030 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004034:	b0c6      	sub	sp, #280	@ 0x118
 8004036:	af00      	add	r7, sp, #0
 8004038:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800403c:	2300      	movs	r3, #0
 800403e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004042:	2300      	movs	r3, #0
 8004044:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004048:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800404c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004050:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004054:	2500      	movs	r5, #0
 8004056:	ea54 0305 	orrs.w	r3, r4, r5
 800405a:	d049      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800405c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004060:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004062:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004066:	d02f      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004068:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800406c:	d828      	bhi.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800406e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004072:	d01a      	beq.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004074:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004078:	d822      	bhi.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800407a:	2b00      	cmp	r3, #0
 800407c:	d003      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800407e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004082:	d007      	beq.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004084:	e01c      	b.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004086:	4bab      	ldr	r3, [pc, #684]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800408a:	4aaa      	ldr	r2, [pc, #680]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800408c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004090:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004092:	e01a      	b.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004094:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004098:	3308      	adds	r3, #8
 800409a:	2102      	movs	r1, #2
 800409c:	4618      	mov	r0, r3
 800409e:	f001 fc25 	bl	80058ec <RCCEx_PLL2_Config>
 80040a2:	4603      	mov	r3, r0
 80040a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80040a8:	e00f      	b.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040ae:	3328      	adds	r3, #40	@ 0x28
 80040b0:	2102      	movs	r1, #2
 80040b2:	4618      	mov	r0, r3
 80040b4:	f001 fccc 	bl	8005a50 <RCCEx_PLL3_Config>
 80040b8:	4603      	mov	r3, r0
 80040ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80040be:	e004      	b.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80040c6:	e000      	b.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80040c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d10a      	bne.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80040d2:	4b98      	ldr	r3, [pc, #608]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80040d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040d6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80040da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040e0:	4a94      	ldr	r2, [pc, #592]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80040e2:	430b      	orrs	r3, r1
 80040e4:	6513      	str	r3, [r2, #80]	@ 0x50
 80040e6:	e003      	b.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80040ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80040f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040f8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80040fc:	f04f 0900 	mov.w	r9, #0
 8004100:	ea58 0309 	orrs.w	r3, r8, r9
 8004104:	d047      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004106:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800410a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800410c:	2b04      	cmp	r3, #4
 800410e:	d82a      	bhi.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004110:	a201      	add	r2, pc, #4	@ (adr r2, 8004118 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004116:	bf00      	nop
 8004118:	0800412d 	.word	0x0800412d
 800411c:	0800413b 	.word	0x0800413b
 8004120:	08004151 	.word	0x08004151
 8004124:	0800416f 	.word	0x0800416f
 8004128:	0800416f 	.word	0x0800416f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800412c:	4b81      	ldr	r3, [pc, #516]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800412e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004130:	4a80      	ldr	r2, [pc, #512]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004132:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004136:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004138:	e01a      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800413a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800413e:	3308      	adds	r3, #8
 8004140:	2100      	movs	r1, #0
 8004142:	4618      	mov	r0, r3
 8004144:	f001 fbd2 	bl	80058ec <RCCEx_PLL2_Config>
 8004148:	4603      	mov	r3, r0
 800414a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800414e:	e00f      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004150:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004154:	3328      	adds	r3, #40	@ 0x28
 8004156:	2100      	movs	r1, #0
 8004158:	4618      	mov	r0, r3
 800415a:	f001 fc79 	bl	8005a50 <RCCEx_PLL3_Config>
 800415e:	4603      	mov	r3, r0
 8004160:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004164:	e004      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800416c:	e000      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800416e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004170:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004174:	2b00      	cmp	r3, #0
 8004176:	d10a      	bne.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004178:	4b6e      	ldr	r3, [pc, #440]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800417a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800417c:	f023 0107 	bic.w	r1, r3, #7
 8004180:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004186:	4a6b      	ldr	r2, [pc, #428]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004188:	430b      	orrs	r3, r1
 800418a:	6513      	str	r3, [r2, #80]	@ 0x50
 800418c:	e003      	b.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800418e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004192:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004196:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800419a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800419e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80041a2:	f04f 0b00 	mov.w	fp, #0
 80041a6:	ea5a 030b 	orrs.w	r3, sl, fp
 80041aa:	d05b      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80041ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041b0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80041b4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80041b8:	d03b      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x202>
 80041ba:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80041be:	d834      	bhi.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80041c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041c4:	d037      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80041c6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041ca:	d82e      	bhi.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80041cc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80041d0:	d033      	beq.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80041d2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80041d6:	d828      	bhi.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80041d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041dc:	d01a      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80041de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041e2:	d822      	bhi.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d003      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 80041e8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80041ec:	d007      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80041ee:	e01c      	b.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041f0:	4b50      	ldr	r3, [pc, #320]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80041f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f4:	4a4f      	ldr	r2, [pc, #316]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80041f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80041fc:	e01e      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80041fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004202:	3308      	adds	r3, #8
 8004204:	2100      	movs	r1, #0
 8004206:	4618      	mov	r0, r3
 8004208:	f001 fb70 	bl	80058ec <RCCEx_PLL2_Config>
 800420c:	4603      	mov	r3, r0
 800420e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004212:	e013      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004214:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004218:	3328      	adds	r3, #40	@ 0x28
 800421a:	2100      	movs	r1, #0
 800421c:	4618      	mov	r0, r3
 800421e:	f001 fc17 	bl	8005a50 <RCCEx_PLL3_Config>
 8004222:	4603      	mov	r3, r0
 8004224:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004228:	e008      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004230:	e004      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004232:	bf00      	nop
 8004234:	e002      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004236:	bf00      	nop
 8004238:	e000      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800423a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800423c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004240:	2b00      	cmp	r3, #0
 8004242:	d10b      	bne.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004244:	4b3b      	ldr	r3, [pc, #236]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004248:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800424c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004250:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004254:	4a37      	ldr	r2, [pc, #220]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004256:	430b      	orrs	r3, r1
 8004258:	6593      	str	r3, [r2, #88]	@ 0x58
 800425a:	e003      	b.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800425c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004260:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004264:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800426c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004270:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004274:	2300      	movs	r3, #0
 8004276:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800427a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800427e:	460b      	mov	r3, r1
 8004280:	4313      	orrs	r3, r2
 8004282:	d05d      	beq.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004284:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004288:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800428c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004290:	d03b      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8004292:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004296:	d834      	bhi.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004298:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800429c:	d037      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800429e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042a2:	d82e      	bhi.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80042a4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80042a8:	d033      	beq.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80042aa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80042ae:	d828      	bhi.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80042b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042b4:	d01a      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80042b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042ba:	d822      	bhi.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d003      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80042c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042c4:	d007      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80042c6:	e01c      	b.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042c8:	4b1a      	ldr	r3, [pc, #104]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80042ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042cc:	4a19      	ldr	r2, [pc, #100]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80042ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80042d4:	e01e      	b.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80042d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042da:	3308      	adds	r3, #8
 80042dc:	2100      	movs	r1, #0
 80042de:	4618      	mov	r0, r3
 80042e0:	f001 fb04 	bl	80058ec <RCCEx_PLL2_Config>
 80042e4:	4603      	mov	r3, r0
 80042e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80042ea:	e013      	b.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80042ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042f0:	3328      	adds	r3, #40	@ 0x28
 80042f2:	2100      	movs	r1, #0
 80042f4:	4618      	mov	r0, r3
 80042f6:	f001 fbab 	bl	8005a50 <RCCEx_PLL3_Config>
 80042fa:	4603      	mov	r3, r0
 80042fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004300:	e008      	b.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004308:	e004      	b.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800430a:	bf00      	nop
 800430c:	e002      	b.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800430e:	bf00      	nop
 8004310:	e000      	b.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004312:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004314:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10d      	bne.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800431c:	4b05      	ldr	r3, [pc, #20]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800431e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004320:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004324:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004328:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800432c:	4a01      	ldr	r2, [pc, #4]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800432e:	430b      	orrs	r3, r1
 8004330:	6593      	str	r3, [r2, #88]	@ 0x58
 8004332:	e005      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004334:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004338:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800433c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004340:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004348:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800434c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004350:	2300      	movs	r3, #0
 8004352:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004356:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800435a:	460b      	mov	r3, r1
 800435c:	4313      	orrs	r3, r2
 800435e:	d03a      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8004360:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004366:	2b30      	cmp	r3, #48	@ 0x30
 8004368:	d01f      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800436a:	2b30      	cmp	r3, #48	@ 0x30
 800436c:	d819      	bhi.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800436e:	2b20      	cmp	r3, #32
 8004370:	d00c      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004372:	2b20      	cmp	r3, #32
 8004374:	d815      	bhi.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8004376:	2b00      	cmp	r3, #0
 8004378:	d019      	beq.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800437a:	2b10      	cmp	r3, #16
 800437c:	d111      	bne.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800437e:	4baa      	ldr	r3, [pc, #680]	@ (8004628 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004382:	4aa9      	ldr	r2, [pc, #676]	@ (8004628 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004384:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004388:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800438a:	e011      	b.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800438c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004390:	3308      	adds	r3, #8
 8004392:	2102      	movs	r1, #2
 8004394:	4618      	mov	r0, r3
 8004396:	f001 faa9 	bl	80058ec <RCCEx_PLL2_Config>
 800439a:	4603      	mov	r3, r0
 800439c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80043a0:	e006      	b.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80043a8:	e002      	b.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80043aa:	bf00      	nop
 80043ac:	e000      	b.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80043ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d10a      	bne.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80043b8:	4b9b      	ldr	r3, [pc, #620]	@ (8004628 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80043ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043bc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80043c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043c6:	4a98      	ldr	r2, [pc, #608]	@ (8004628 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80043c8:	430b      	orrs	r3, r1
 80043ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043cc:	e003      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80043d2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80043d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043de:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80043e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80043e6:	2300      	movs	r3, #0
 80043e8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80043ec:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80043f0:	460b      	mov	r3, r1
 80043f2:	4313      	orrs	r3, r2
 80043f4:	d051      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80043f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004400:	d035      	beq.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8004402:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004406:	d82e      	bhi.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004408:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800440c:	d031      	beq.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800440e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004412:	d828      	bhi.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004414:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004418:	d01a      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800441a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800441e:	d822      	bhi.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004420:	2b00      	cmp	r3, #0
 8004422:	d003      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8004424:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004428:	d007      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800442a:	e01c      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800442c:	4b7e      	ldr	r3, [pc, #504]	@ (8004628 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800442e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004430:	4a7d      	ldr	r2, [pc, #500]	@ (8004628 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004432:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004436:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004438:	e01c      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800443a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800443e:	3308      	adds	r3, #8
 8004440:	2100      	movs	r1, #0
 8004442:	4618      	mov	r0, r3
 8004444:	f001 fa52 	bl	80058ec <RCCEx_PLL2_Config>
 8004448:	4603      	mov	r3, r0
 800444a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800444e:	e011      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004450:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004454:	3328      	adds	r3, #40	@ 0x28
 8004456:	2100      	movs	r1, #0
 8004458:	4618      	mov	r0, r3
 800445a:	f001 faf9 	bl	8005a50 <RCCEx_PLL3_Config>
 800445e:	4603      	mov	r3, r0
 8004460:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004464:	e006      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800446c:	e002      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800446e:	bf00      	nop
 8004470:	e000      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004472:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004474:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004478:	2b00      	cmp	r3, #0
 800447a:	d10a      	bne.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800447c:	4b6a      	ldr	r3, [pc, #424]	@ (8004628 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800447e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004480:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004484:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800448a:	4a67      	ldr	r2, [pc, #412]	@ (8004628 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800448c:	430b      	orrs	r3, r1
 800448e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004490:	e003      	b.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004492:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004496:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800449a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800449e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80044a6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80044aa:	2300      	movs	r3, #0
 80044ac:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80044b0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80044b4:	460b      	mov	r3, r1
 80044b6:	4313      	orrs	r3, r2
 80044b8:	d053      	beq.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80044ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044c4:	d033      	beq.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 80044c6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044ca:	d82c      	bhi.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80044cc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80044d0:	d02f      	beq.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x502>
 80044d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80044d6:	d826      	bhi.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80044d8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80044dc:	d02b      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x506>
 80044de:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80044e2:	d820      	bhi.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80044e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044e8:	d012      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80044ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044ee:	d81a      	bhi.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d022      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80044f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044f8:	d115      	bne.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80044fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044fe:	3308      	adds	r3, #8
 8004500:	2101      	movs	r1, #1
 8004502:	4618      	mov	r0, r3
 8004504:	f001 f9f2 	bl	80058ec <RCCEx_PLL2_Config>
 8004508:	4603      	mov	r3, r0
 800450a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800450e:	e015      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004510:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004514:	3328      	adds	r3, #40	@ 0x28
 8004516:	2101      	movs	r1, #1
 8004518:	4618      	mov	r0, r3
 800451a:	f001 fa99 	bl	8005a50 <RCCEx_PLL3_Config>
 800451e:	4603      	mov	r3, r0
 8004520:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004524:	e00a      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800452c:	e006      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800452e:	bf00      	nop
 8004530:	e004      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004532:	bf00      	nop
 8004534:	e002      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004536:	bf00      	nop
 8004538:	e000      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800453a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800453c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004540:	2b00      	cmp	r3, #0
 8004542:	d10a      	bne.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004544:	4b38      	ldr	r3, [pc, #224]	@ (8004628 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004546:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004548:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800454c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004550:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004552:	4a35      	ldr	r2, [pc, #212]	@ (8004628 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004554:	430b      	orrs	r3, r1
 8004556:	6513      	str	r3, [r2, #80]	@ 0x50
 8004558:	e003      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800455a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800455e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004562:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800456e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004572:	2300      	movs	r3, #0
 8004574:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004578:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800457c:	460b      	mov	r3, r1
 800457e:	4313      	orrs	r3, r2
 8004580:	d058      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004582:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004586:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800458a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800458e:	d033      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8004590:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004594:	d82c      	bhi.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004596:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800459a:	d02f      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800459c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045a0:	d826      	bhi.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80045a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80045a6:	d02b      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80045a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80045ac:	d820      	bhi.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80045ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045b2:	d012      	beq.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80045b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045b8:	d81a      	bhi.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d022      	beq.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80045be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045c2:	d115      	bne.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045c8:	3308      	adds	r3, #8
 80045ca:	2101      	movs	r1, #1
 80045cc:	4618      	mov	r0, r3
 80045ce:	f001 f98d 	bl	80058ec <RCCEx_PLL2_Config>
 80045d2:	4603      	mov	r3, r0
 80045d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80045d8:	e015      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80045da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045de:	3328      	adds	r3, #40	@ 0x28
 80045e0:	2101      	movs	r1, #1
 80045e2:	4618      	mov	r0, r3
 80045e4:	f001 fa34 	bl	8005a50 <RCCEx_PLL3_Config>
 80045e8:	4603      	mov	r3, r0
 80045ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80045ee:	e00a      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80045f6:	e006      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80045f8:	bf00      	nop
 80045fa:	e004      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80045fc:	bf00      	nop
 80045fe:	e002      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004600:	bf00      	nop
 8004602:	e000      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004604:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004606:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800460a:	2b00      	cmp	r3, #0
 800460c:	d10e      	bne.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800460e:	4b06      	ldr	r3, [pc, #24]	@ (8004628 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004612:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004616:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800461a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800461e:	4a02      	ldr	r2, [pc, #8]	@ (8004628 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004620:	430b      	orrs	r3, r1
 8004622:	6593      	str	r3, [r2, #88]	@ 0x58
 8004624:	e006      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8004626:	bf00      	nop
 8004628:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800462c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004630:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004634:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800463c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004640:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004644:	2300      	movs	r3, #0
 8004646:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800464a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800464e:	460b      	mov	r3, r1
 8004650:	4313      	orrs	r3, r2
 8004652:	d037      	beq.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004654:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004658:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800465a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800465e:	d00e      	beq.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8004660:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004664:	d816      	bhi.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004666:	2b00      	cmp	r3, #0
 8004668:	d018      	beq.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800466a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800466e:	d111      	bne.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004670:	4bc4      	ldr	r3, [pc, #784]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004674:	4ac3      	ldr	r2, [pc, #780]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004676:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800467a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800467c:	e00f      	b.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800467e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004682:	3308      	adds	r3, #8
 8004684:	2101      	movs	r1, #1
 8004686:	4618      	mov	r0, r3
 8004688:	f001 f930 	bl	80058ec <RCCEx_PLL2_Config>
 800468c:	4603      	mov	r3, r0
 800468e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004692:	e004      	b.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800469a:	e000      	b.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800469c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800469e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d10a      	bne.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80046a6:	4bb7      	ldr	r3, [pc, #732]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80046a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046aa:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80046ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046b4:	4ab3      	ldr	r2, [pc, #716]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80046b6:	430b      	orrs	r3, r1
 80046b8:	6513      	str	r3, [r2, #80]	@ 0x50
 80046ba:	e003      	b.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80046c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046cc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80046d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80046d4:	2300      	movs	r3, #0
 80046d6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80046da:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80046de:	460b      	mov	r3, r1
 80046e0:	4313      	orrs	r3, r2
 80046e2:	d039      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80046e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046ea:	2b03      	cmp	r3, #3
 80046ec:	d81c      	bhi.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80046ee:	a201      	add	r2, pc, #4	@ (adr r2, 80046f4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80046f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f4:	08004731 	.word	0x08004731
 80046f8:	08004705 	.word	0x08004705
 80046fc:	08004713 	.word	0x08004713
 8004700:	08004731 	.word	0x08004731
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004704:	4b9f      	ldr	r3, [pc, #636]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004708:	4a9e      	ldr	r2, [pc, #632]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800470a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800470e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004710:	e00f      	b.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004712:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004716:	3308      	adds	r3, #8
 8004718:	2102      	movs	r1, #2
 800471a:	4618      	mov	r0, r3
 800471c:	f001 f8e6 	bl	80058ec <RCCEx_PLL2_Config>
 8004720:	4603      	mov	r3, r0
 8004722:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004726:	e004      	b.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800472e:	e000      	b.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8004730:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004732:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004736:	2b00      	cmp	r3, #0
 8004738:	d10a      	bne.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800473a:	4b92      	ldr	r3, [pc, #584]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800473c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800473e:	f023 0103 	bic.w	r1, r3, #3
 8004742:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004746:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004748:	4a8e      	ldr	r2, [pc, #568]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800474a:	430b      	orrs	r3, r1
 800474c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800474e:	e003      	b.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004750:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004754:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004758:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800475c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004760:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004764:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004768:	2300      	movs	r3, #0
 800476a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800476e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004772:	460b      	mov	r3, r1
 8004774:	4313      	orrs	r3, r2
 8004776:	f000 8099 	beq.w	80048ac <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800477a:	4b83      	ldr	r3, [pc, #524]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a82      	ldr	r2, [pc, #520]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004780:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004784:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004786:	f7fe f905 	bl	8002994 <HAL_GetTick>
 800478a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800478e:	e00b      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004790:	f7fe f900 	bl	8002994 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	2b64      	cmp	r3, #100	@ 0x64
 800479e:	d903      	bls.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80047a6:	e005      	b.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047a8:	4b77      	ldr	r3, [pc, #476]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d0ed      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80047b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d173      	bne.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80047bc:	4b71      	ldr	r3, [pc, #452]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80047be:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80047c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80047c8:	4053      	eors	r3, r2
 80047ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d015      	beq.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80047d2:	4b6c      	ldr	r3, [pc, #432]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80047d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047da:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80047de:	4b69      	ldr	r3, [pc, #420]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80047e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e2:	4a68      	ldr	r2, [pc, #416]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80047e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047e8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80047ea:	4b66      	ldr	r3, [pc, #408]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80047ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ee:	4a65      	ldr	r2, [pc, #404]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80047f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047f4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80047f6:	4a63      	ldr	r2, [pc, #396]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80047f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047fc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80047fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004802:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004806:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800480a:	d118      	bne.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800480c:	f7fe f8c2 	bl	8002994 <HAL_GetTick>
 8004810:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004814:	e00d      	b.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004816:	f7fe f8bd 	bl	8002994 <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004820:	1ad2      	subs	r2, r2, r3
 8004822:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004826:	429a      	cmp	r2, r3
 8004828:	d903      	bls.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8004830:	e005      	b.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004832:	4b54      	ldr	r3, [pc, #336]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d0eb      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800483e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004842:	2b00      	cmp	r3, #0
 8004844:	d129      	bne.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004846:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800484a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800484e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004852:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004856:	d10e      	bne.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8004858:	4b4a      	ldr	r3, [pc, #296]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004860:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004864:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004868:	091a      	lsrs	r2, r3, #4
 800486a:	4b48      	ldr	r3, [pc, #288]	@ (800498c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800486c:	4013      	ands	r3, r2
 800486e:	4a45      	ldr	r2, [pc, #276]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004870:	430b      	orrs	r3, r1
 8004872:	6113      	str	r3, [r2, #16]
 8004874:	e005      	b.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8004876:	4b43      	ldr	r3, [pc, #268]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	4a42      	ldr	r2, [pc, #264]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800487c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004880:	6113      	str	r3, [r2, #16]
 8004882:	4b40      	ldr	r3, [pc, #256]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004884:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004886:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800488a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800488e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004892:	4a3c      	ldr	r2, [pc, #240]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004894:	430b      	orrs	r3, r1
 8004896:	6713      	str	r3, [r2, #112]	@ 0x70
 8004898:	e008      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800489a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800489e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80048a2:	e003      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80048a8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80048ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b4:	f002 0301 	and.w	r3, r2, #1
 80048b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80048bc:	2300      	movs	r3, #0
 80048be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80048c2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80048c6:	460b      	mov	r3, r1
 80048c8:	4313      	orrs	r3, r2
 80048ca:	f000 808f 	beq.w	80049ec <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80048ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048d4:	2b28      	cmp	r3, #40	@ 0x28
 80048d6:	d871      	bhi.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80048d8:	a201      	add	r2, pc, #4	@ (adr r2, 80048e0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80048da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048de:	bf00      	nop
 80048e0:	080049c5 	.word	0x080049c5
 80048e4:	080049bd 	.word	0x080049bd
 80048e8:	080049bd 	.word	0x080049bd
 80048ec:	080049bd 	.word	0x080049bd
 80048f0:	080049bd 	.word	0x080049bd
 80048f4:	080049bd 	.word	0x080049bd
 80048f8:	080049bd 	.word	0x080049bd
 80048fc:	080049bd 	.word	0x080049bd
 8004900:	08004991 	.word	0x08004991
 8004904:	080049bd 	.word	0x080049bd
 8004908:	080049bd 	.word	0x080049bd
 800490c:	080049bd 	.word	0x080049bd
 8004910:	080049bd 	.word	0x080049bd
 8004914:	080049bd 	.word	0x080049bd
 8004918:	080049bd 	.word	0x080049bd
 800491c:	080049bd 	.word	0x080049bd
 8004920:	080049a7 	.word	0x080049a7
 8004924:	080049bd 	.word	0x080049bd
 8004928:	080049bd 	.word	0x080049bd
 800492c:	080049bd 	.word	0x080049bd
 8004930:	080049bd 	.word	0x080049bd
 8004934:	080049bd 	.word	0x080049bd
 8004938:	080049bd 	.word	0x080049bd
 800493c:	080049bd 	.word	0x080049bd
 8004940:	080049c5 	.word	0x080049c5
 8004944:	080049bd 	.word	0x080049bd
 8004948:	080049bd 	.word	0x080049bd
 800494c:	080049bd 	.word	0x080049bd
 8004950:	080049bd 	.word	0x080049bd
 8004954:	080049bd 	.word	0x080049bd
 8004958:	080049bd 	.word	0x080049bd
 800495c:	080049bd 	.word	0x080049bd
 8004960:	080049c5 	.word	0x080049c5
 8004964:	080049bd 	.word	0x080049bd
 8004968:	080049bd 	.word	0x080049bd
 800496c:	080049bd 	.word	0x080049bd
 8004970:	080049bd 	.word	0x080049bd
 8004974:	080049bd 	.word	0x080049bd
 8004978:	080049bd 	.word	0x080049bd
 800497c:	080049bd 	.word	0x080049bd
 8004980:	080049c5 	.word	0x080049c5
 8004984:	58024400 	.word	0x58024400
 8004988:	58024800 	.word	0x58024800
 800498c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004990:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004994:	3308      	adds	r3, #8
 8004996:	2101      	movs	r1, #1
 8004998:	4618      	mov	r0, r3
 800499a:	f000 ffa7 	bl	80058ec <RCCEx_PLL2_Config>
 800499e:	4603      	mov	r3, r0
 80049a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80049a4:	e00f      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80049a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049aa:	3328      	adds	r3, #40	@ 0x28
 80049ac:	2101      	movs	r1, #1
 80049ae:	4618      	mov	r0, r3
 80049b0:	f001 f84e 	bl	8005a50 <RCCEx_PLL3_Config>
 80049b4:	4603      	mov	r3, r0
 80049b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80049ba:	e004      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80049c2:	e000      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80049c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d10a      	bne.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80049ce:	4bbf      	ldr	r3, [pc, #764]	@ (8004ccc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80049d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049d2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80049d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049dc:	4abb      	ldr	r2, [pc, #748]	@ (8004ccc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80049de:	430b      	orrs	r3, r1
 80049e0:	6553      	str	r3, [r2, #84]	@ 0x54
 80049e2:	e003      	b.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80049e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80049ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f4:	f002 0302 	and.w	r3, r2, #2
 80049f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80049fc:	2300      	movs	r3, #0
 80049fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a02:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004a06:	460b      	mov	r3, r1
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	d041      	beq.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004a0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a12:	2b05      	cmp	r3, #5
 8004a14:	d824      	bhi.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8004a16:	a201      	add	r2, pc, #4	@ (adr r2, 8004a1c <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8004a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a1c:	08004a69 	.word	0x08004a69
 8004a20:	08004a35 	.word	0x08004a35
 8004a24:	08004a4b 	.word	0x08004a4b
 8004a28:	08004a69 	.word	0x08004a69
 8004a2c:	08004a69 	.word	0x08004a69
 8004a30:	08004a69 	.word	0x08004a69
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a38:	3308      	adds	r3, #8
 8004a3a:	2101      	movs	r1, #1
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f000 ff55 	bl	80058ec <RCCEx_PLL2_Config>
 8004a42:	4603      	mov	r3, r0
 8004a44:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004a48:	e00f      	b.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a4e:	3328      	adds	r3, #40	@ 0x28
 8004a50:	2101      	movs	r1, #1
 8004a52:	4618      	mov	r0, r3
 8004a54:	f000 fffc 	bl	8005a50 <RCCEx_PLL3_Config>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004a5e:	e004      	b.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004a66:	e000      	b.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8004a68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d10a      	bne.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004a72:	4b96      	ldr	r3, [pc, #600]	@ (8004ccc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a76:	f023 0107 	bic.w	r1, r3, #7
 8004a7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a80:	4a92      	ldr	r2, [pc, #584]	@ (8004ccc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004a82:	430b      	orrs	r3, r1
 8004a84:	6553      	str	r3, [r2, #84]	@ 0x54
 8004a86:	e003      	b.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a88:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a8c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a98:	f002 0304 	and.w	r3, r2, #4
 8004a9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004aa6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004aaa:	460b      	mov	r3, r1
 8004aac:	4313      	orrs	r3, r2
 8004aae:	d044      	beq.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004ab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ab8:	2b05      	cmp	r3, #5
 8004aba:	d825      	bhi.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8004abc:	a201      	add	r2, pc, #4	@ (adr r2, 8004ac4 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8004abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ac2:	bf00      	nop
 8004ac4:	08004b11 	.word	0x08004b11
 8004ac8:	08004add 	.word	0x08004add
 8004acc:	08004af3 	.word	0x08004af3
 8004ad0:	08004b11 	.word	0x08004b11
 8004ad4:	08004b11 	.word	0x08004b11
 8004ad8:	08004b11 	.word	0x08004b11
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004adc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ae0:	3308      	adds	r3, #8
 8004ae2:	2101      	movs	r1, #1
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f000 ff01 	bl	80058ec <RCCEx_PLL2_Config>
 8004aea:	4603      	mov	r3, r0
 8004aec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004af0:	e00f      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004af2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004af6:	3328      	adds	r3, #40	@ 0x28
 8004af8:	2101      	movs	r1, #1
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 ffa8 	bl	8005a50 <RCCEx_PLL3_Config>
 8004b00:	4603      	mov	r3, r0
 8004b02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004b06:	e004      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004b0e:	e000      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8004b10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b12:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d10b      	bne.n	8004b32 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b1a:	4b6c      	ldr	r3, [pc, #432]	@ (8004ccc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b1e:	f023 0107 	bic.w	r1, r3, #7
 8004b22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b2a:	4a68      	ldr	r2, [pc, #416]	@ (8004ccc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004b2c:	430b      	orrs	r3, r1
 8004b2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b30:	e003      	b.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b36:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004b3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b42:	f002 0320 	and.w	r3, r2, #32
 8004b46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004b50:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004b54:	460b      	mov	r3, r1
 8004b56:	4313      	orrs	r3, r2
 8004b58:	d055      	beq.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004b5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b66:	d033      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8004b68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b6c:	d82c      	bhi.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b72:	d02f      	beq.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8004b74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b78:	d826      	bhi.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004b7a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004b7e:	d02b      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8004b80:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004b84:	d820      	bhi.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004b86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b8a:	d012      	beq.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8004b8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b90:	d81a      	bhi.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d022      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8004b96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b9a:	d115      	bne.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ba0:	3308      	adds	r3, #8
 8004ba2:	2100      	movs	r1, #0
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f000 fea1 	bl	80058ec <RCCEx_PLL2_Config>
 8004baa:	4603      	mov	r3, r0
 8004bac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004bb0:	e015      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004bb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bb6:	3328      	adds	r3, #40	@ 0x28
 8004bb8:	2102      	movs	r1, #2
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f000 ff48 	bl	8005a50 <RCCEx_PLL3_Config>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004bc6:	e00a      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004bce:	e006      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004bd0:	bf00      	nop
 8004bd2:	e004      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004bd4:	bf00      	nop
 8004bd6:	e002      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004bd8:	bf00      	nop
 8004bda:	e000      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004bdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bde:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10b      	bne.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004be6:	4b39      	ldr	r3, [pc, #228]	@ (8004ccc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004be8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bea:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004bee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bf6:	4a35      	ldr	r2, [pc, #212]	@ (8004ccc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004bf8:	430b      	orrs	r3, r1
 8004bfa:	6553      	str	r3, [r2, #84]	@ 0x54
 8004bfc:	e003      	b.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bfe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c02:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004c06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c0e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004c12:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004c16:	2300      	movs	r3, #0
 8004c18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004c1c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004c20:	460b      	mov	r3, r1
 8004c22:	4313      	orrs	r3, r2
 8004c24:	d058      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004c26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c2e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004c32:	d033      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8004c34:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004c38:	d82c      	bhi.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004c3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c3e:	d02f      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8004c40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c44:	d826      	bhi.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004c46:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c4a:	d02b      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8004c4c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c50:	d820      	bhi.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004c52:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c56:	d012      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8004c58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c5c:	d81a      	bhi.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d022      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8004c62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c66:	d115      	bne.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c6c:	3308      	adds	r3, #8
 8004c6e:	2100      	movs	r1, #0
 8004c70:	4618      	mov	r0, r3
 8004c72:	f000 fe3b 	bl	80058ec <RCCEx_PLL2_Config>
 8004c76:	4603      	mov	r3, r0
 8004c78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004c7c:	e015      	b.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004c7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c82:	3328      	adds	r3, #40	@ 0x28
 8004c84:	2102      	movs	r1, #2
 8004c86:	4618      	mov	r0, r3
 8004c88:	f000 fee2 	bl	8005a50 <RCCEx_PLL3_Config>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004c92:	e00a      	b.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004c9a:	e006      	b.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004c9c:	bf00      	nop
 8004c9e:	e004      	b.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004ca0:	bf00      	nop
 8004ca2:	e002      	b.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004ca4:	bf00      	nop
 8004ca6:	e000      	b.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004ca8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004caa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d10e      	bne.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004cb2:	4b06      	ldr	r3, [pc, #24]	@ (8004ccc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cb6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004cba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004cc2:	4a02      	ldr	r2, [pc, #8]	@ (8004ccc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004cc4:	430b      	orrs	r3, r1
 8004cc6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cc8:	e006      	b.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8004cca:	bf00      	nop
 8004ccc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004cd4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004cd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004ce4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004ce8:	2300      	movs	r3, #0
 8004cea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004cee:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	d055      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004cf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cfc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d00:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004d04:	d033      	beq.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8004d06:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004d0a:	d82c      	bhi.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004d0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d10:	d02f      	beq.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8004d12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d16:	d826      	bhi.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004d18:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004d1c:	d02b      	beq.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8004d1e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004d22:	d820      	bhi.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004d24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d28:	d012      	beq.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8004d2a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d2e:	d81a      	bhi.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d022      	beq.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8004d34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d38:	d115      	bne.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d3e:	3308      	adds	r3, #8
 8004d40:	2100      	movs	r1, #0
 8004d42:	4618      	mov	r0, r3
 8004d44:	f000 fdd2 	bl	80058ec <RCCEx_PLL2_Config>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004d4e:	e015      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004d50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d54:	3328      	adds	r3, #40	@ 0x28
 8004d56:	2102      	movs	r1, #2
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f000 fe79 	bl	8005a50 <RCCEx_PLL3_Config>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004d64:	e00a      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d6c:	e006      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004d6e:	bf00      	nop
 8004d70:	e004      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004d72:	bf00      	nop
 8004d74:	e002      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004d76:	bf00      	nop
 8004d78:	e000      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004d7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d10b      	bne.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004d84:	4ba0      	ldr	r3, [pc, #640]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d88:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004d8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d90:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d94:	4a9c      	ldr	r2, [pc, #624]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004d96:	430b      	orrs	r3, r1
 8004d98:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d9a:	e003      	b.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004da0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8004da4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dac:	f002 0308 	and.w	r3, r2, #8
 8004db0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004db4:	2300      	movs	r3, #0
 8004db6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004dba:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	d01e      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8004dc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dd0:	d10c      	bne.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004dd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dd6:	3328      	adds	r3, #40	@ 0x28
 8004dd8:	2102      	movs	r1, #2
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f000 fe38 	bl	8005a50 <RCCEx_PLL3_Config>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d002      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8004dec:	4b86      	ldr	r3, [pc, #536]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004df0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004df8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dfc:	4a82      	ldr	r2, [pc, #520]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004dfe:	430b      	orrs	r3, r1
 8004e00:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004e02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e0a:	f002 0310 	and.w	r3, r2, #16
 8004e0e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e12:	2300      	movs	r3, #0
 8004e14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e18:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	d01e      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004e22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e2e:	d10c      	bne.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004e30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e34:	3328      	adds	r3, #40	@ 0x28
 8004e36:	2102      	movs	r1, #2
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f000 fe09 	bl	8005a50 <RCCEx_PLL3_Config>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d002      	beq.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004e4a:	4b6f      	ldr	r3, [pc, #444]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e4e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004e52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e5a:	4a6b      	ldr	r2, [pc, #428]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004e5c:	430b      	orrs	r3, r1
 8004e5e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e68:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004e6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e6e:	2300      	movs	r3, #0
 8004e70:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004e72:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004e76:	460b      	mov	r3, r1
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	d03e      	beq.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004e7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004e84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e88:	d022      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8004e8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e8e:	d81b      	bhi.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d003      	beq.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8004e94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e98:	d00b      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8004e9a:	e015      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ea0:	3308      	adds	r3, #8
 8004ea2:	2100      	movs	r1, #0
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f000 fd21 	bl	80058ec <RCCEx_PLL2_Config>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004eb0:	e00f      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004eb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004eb6:	3328      	adds	r3, #40	@ 0x28
 8004eb8:	2102      	movs	r1, #2
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f000 fdc8 	bl	8005a50 <RCCEx_PLL3_Config>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004ec6:	e004      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004ece:	e000      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8004ed0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ed2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d10b      	bne.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004eda:	4b4b      	ldr	r3, [pc, #300]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ede:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004ee2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ee6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004eea:	4a47      	ldr	r2, [pc, #284]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004eec:	430b      	orrs	r3, r1
 8004eee:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ef0:	e003      	b.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ef2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ef6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004efa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f02:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004f06:	673b      	str	r3, [r7, #112]	@ 0x70
 8004f08:	2300      	movs	r3, #0
 8004f0a:	677b      	str	r3, [r7, #116]	@ 0x74
 8004f0c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004f10:	460b      	mov	r3, r1
 8004f12:	4313      	orrs	r3, r2
 8004f14:	d03b      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004f16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f1e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f22:	d01f      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8004f24:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f28:	d818      	bhi.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8004f2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f2e:	d003      	beq.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8004f30:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f34:	d007      	beq.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8004f36:	e011      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f38:	4b33      	ldr	r3, [pc, #204]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f3c:	4a32      	ldr	r2, [pc, #200]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004f3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004f44:	e00f      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f4a:	3328      	adds	r3, #40	@ 0x28
 8004f4c:	2101      	movs	r1, #1
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f000 fd7e 	bl	8005a50 <RCCEx_PLL3_Config>
 8004f54:	4603      	mov	r3, r0
 8004f56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8004f5a:	e004      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004f62:	e000      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8004f64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f66:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10b      	bne.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f6e:	4b26      	ldr	r3, [pc, #152]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f72:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004f76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f7e:	4a22      	ldr	r2, [pc, #136]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004f80:	430b      	orrs	r3, r1
 8004f82:	6553      	str	r3, [r2, #84]	@ 0x54
 8004f84:	e003      	b.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f86:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f8a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004f8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f96:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004f9a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004fa0:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004fa4:	460b      	mov	r3, r1
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	d034      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004faa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d003      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8004fb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fb8:	d007      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8004fba:	e011      	b.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fbc:	4b12      	ldr	r3, [pc, #72]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fc0:	4a11      	ldr	r2, [pc, #68]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004fc2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fc6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004fc8:	e00e      	b.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004fca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fce:	3308      	adds	r3, #8
 8004fd0:	2102      	movs	r1, #2
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f000 fc8a 	bl	80058ec <RCCEx_PLL2_Config>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004fde:	e003      	b.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004fe6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fe8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10d      	bne.n	800500c <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004ff0:	4b05      	ldr	r3, [pc, #20]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004ff2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ff4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004ff8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ffc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ffe:	4a02      	ldr	r2, [pc, #8]	@ (8005008 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005000:	430b      	orrs	r3, r1
 8005002:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005004:	e006      	b.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8005006:	bf00      	nop
 8005008:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800500c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005010:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005014:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800501c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005020:	663b      	str	r3, [r7, #96]	@ 0x60
 8005022:	2300      	movs	r3, #0
 8005024:	667b      	str	r3, [r7, #100]	@ 0x64
 8005026:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800502a:	460b      	mov	r3, r1
 800502c:	4313      	orrs	r3, r2
 800502e:	d00c      	beq.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005030:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005034:	3328      	adds	r3, #40	@ 0x28
 8005036:	2102      	movs	r1, #2
 8005038:	4618      	mov	r0, r3
 800503a:	f000 fd09 	bl	8005a50 <RCCEx_PLL3_Config>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d002      	beq.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800504a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800504e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005052:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005056:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005058:	2300      	movs	r3, #0
 800505a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800505c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005060:	460b      	mov	r3, r1
 8005062:	4313      	orrs	r3, r2
 8005064:	d036      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005066:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800506a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800506c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005070:	d018      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8005072:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005076:	d811      	bhi.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005078:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800507c:	d014      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800507e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005082:	d80b      	bhi.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005084:	2b00      	cmp	r3, #0
 8005086:	d011      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8005088:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800508c:	d106      	bne.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800508e:	4bb7      	ldr	r3, [pc, #732]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005092:	4ab6      	ldr	r2, [pc, #728]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005094:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005098:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800509a:	e008      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80050a2:	e004      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80050a4:	bf00      	nop
 80050a6:	e002      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80050a8:	bf00      	nop
 80050aa:	e000      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80050ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10a      	bne.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80050b6:	4bad      	ldr	r3, [pc, #692]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80050b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ba:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80050be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80050c4:	4aa9      	ldr	r2, [pc, #676]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80050c6:	430b      	orrs	r3, r1
 80050c8:	6553      	str	r3, [r2, #84]	@ 0x54
 80050ca:	e003      	b.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80050d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050dc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80050e0:	653b      	str	r3, [r7, #80]	@ 0x50
 80050e2:	2300      	movs	r3, #0
 80050e4:	657b      	str	r3, [r7, #84]	@ 0x54
 80050e6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80050ea:	460b      	mov	r3, r1
 80050ec:	4313      	orrs	r3, r2
 80050ee:	d009      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80050f0:	4b9e      	ldr	r3, [pc, #632]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80050f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050f4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80050f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050fe:	4a9b      	ldr	r2, [pc, #620]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005100:	430b      	orrs	r3, r1
 8005102:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005104:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800510c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005110:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005112:	2300      	movs	r3, #0
 8005114:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005116:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800511a:	460b      	mov	r3, r1
 800511c:	4313      	orrs	r3, r2
 800511e:	d009      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005120:	4b92      	ldr	r3, [pc, #584]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005122:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005124:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005128:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800512c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800512e:	4a8f      	ldr	r2, [pc, #572]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005130:	430b      	orrs	r3, r1
 8005132:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005134:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800513c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005140:	643b      	str	r3, [r7, #64]	@ 0x40
 8005142:	2300      	movs	r3, #0
 8005144:	647b      	str	r3, [r7, #68]	@ 0x44
 8005146:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800514a:	460b      	mov	r3, r1
 800514c:	4313      	orrs	r3, r2
 800514e:	d00e      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005150:	4b86      	ldr	r3, [pc, #536]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	4a85      	ldr	r2, [pc, #532]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005156:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800515a:	6113      	str	r3, [r2, #16]
 800515c:	4b83      	ldr	r3, [pc, #524]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800515e:	6919      	ldr	r1, [r3, #16]
 8005160:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005164:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005168:	4a80      	ldr	r2, [pc, #512]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800516a:	430b      	orrs	r3, r1
 800516c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800516e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005176:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800517a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800517c:	2300      	movs	r3, #0
 800517e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005180:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005184:	460b      	mov	r3, r1
 8005186:	4313      	orrs	r3, r2
 8005188:	d009      	beq.n	800519e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800518a:	4b78      	ldr	r3, [pc, #480]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800518c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800518e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005192:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005196:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005198:	4a74      	ldr	r2, [pc, #464]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800519a:	430b      	orrs	r3, r1
 800519c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800519e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a6:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80051aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80051ac:	2300      	movs	r3, #0
 80051ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80051b0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80051b4:	460b      	mov	r3, r1
 80051b6:	4313      	orrs	r3, r2
 80051b8:	d00a      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80051ba:	4b6c      	ldr	r3, [pc, #432]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80051bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051be:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80051c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ca:	4a68      	ldr	r2, [pc, #416]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80051cc:	430b      	orrs	r3, r1
 80051ce:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80051d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d8:	2100      	movs	r1, #0
 80051da:	62b9      	str	r1, [r7, #40]	@ 0x28
 80051dc:	f003 0301 	and.w	r3, r3, #1
 80051e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051e2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80051e6:	460b      	mov	r3, r1
 80051e8:	4313      	orrs	r3, r2
 80051ea:	d011      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80051ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051f0:	3308      	adds	r3, #8
 80051f2:	2100      	movs	r1, #0
 80051f4:	4618      	mov	r0, r3
 80051f6:	f000 fb79 	bl	80058ec <RCCEx_PLL2_Config>
 80051fa:	4603      	mov	r3, r0
 80051fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005200:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005204:	2b00      	cmp	r3, #0
 8005206:	d003      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005208:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800520c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005210:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005218:	2100      	movs	r1, #0
 800521a:	6239      	str	r1, [r7, #32]
 800521c:	f003 0302 	and.w	r3, r3, #2
 8005220:	627b      	str	r3, [r7, #36]	@ 0x24
 8005222:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005226:	460b      	mov	r3, r1
 8005228:	4313      	orrs	r3, r2
 800522a:	d011      	beq.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800522c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005230:	3308      	adds	r3, #8
 8005232:	2101      	movs	r1, #1
 8005234:	4618      	mov	r0, r3
 8005236:	f000 fb59 	bl	80058ec <RCCEx_PLL2_Config>
 800523a:	4603      	mov	r3, r0
 800523c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005240:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005244:	2b00      	cmp	r3, #0
 8005246:	d003      	beq.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005248:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800524c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005250:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005258:	2100      	movs	r1, #0
 800525a:	61b9      	str	r1, [r7, #24]
 800525c:	f003 0304 	and.w	r3, r3, #4
 8005260:	61fb      	str	r3, [r7, #28]
 8005262:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005266:	460b      	mov	r3, r1
 8005268:	4313      	orrs	r3, r2
 800526a:	d011      	beq.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800526c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005270:	3308      	adds	r3, #8
 8005272:	2102      	movs	r1, #2
 8005274:	4618      	mov	r0, r3
 8005276:	f000 fb39 	bl	80058ec <RCCEx_PLL2_Config>
 800527a:	4603      	mov	r3, r0
 800527c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005280:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005284:	2b00      	cmp	r3, #0
 8005286:	d003      	beq.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005288:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800528c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005298:	2100      	movs	r1, #0
 800529a:	6139      	str	r1, [r7, #16]
 800529c:	f003 0308 	and.w	r3, r3, #8
 80052a0:	617b      	str	r3, [r7, #20]
 80052a2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80052a6:	460b      	mov	r3, r1
 80052a8:	4313      	orrs	r3, r2
 80052aa:	d011      	beq.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80052ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052b0:	3328      	adds	r3, #40	@ 0x28
 80052b2:	2100      	movs	r1, #0
 80052b4:	4618      	mov	r0, r3
 80052b6:	f000 fbcb 	bl	8005a50 <RCCEx_PLL3_Config>
 80052ba:	4603      	mov	r3, r0
 80052bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80052c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d003      	beq.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80052d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d8:	2100      	movs	r1, #0
 80052da:	60b9      	str	r1, [r7, #8]
 80052dc:	f003 0310 	and.w	r3, r3, #16
 80052e0:	60fb      	str	r3, [r7, #12]
 80052e2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80052e6:	460b      	mov	r3, r1
 80052e8:	4313      	orrs	r3, r2
 80052ea:	d011      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80052ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052f0:	3328      	adds	r3, #40	@ 0x28
 80052f2:	2101      	movs	r1, #1
 80052f4:	4618      	mov	r0, r3
 80052f6:	f000 fbab 	bl	8005a50 <RCCEx_PLL3_Config>
 80052fa:	4603      	mov	r3, r0
 80052fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005300:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005304:	2b00      	cmp	r3, #0
 8005306:	d003      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005308:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800530c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005310:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005318:	2100      	movs	r1, #0
 800531a:	6039      	str	r1, [r7, #0]
 800531c:	f003 0320 	and.w	r3, r3, #32
 8005320:	607b      	str	r3, [r7, #4]
 8005322:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005326:	460b      	mov	r3, r1
 8005328:	4313      	orrs	r3, r2
 800532a:	d011      	beq.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800532c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005330:	3328      	adds	r3, #40	@ 0x28
 8005332:	2102      	movs	r1, #2
 8005334:	4618      	mov	r0, r3
 8005336:	f000 fb8b 	bl	8005a50 <RCCEx_PLL3_Config>
 800533a:	4603      	mov	r3, r0
 800533c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005340:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005344:	2b00      	cmp	r3, #0
 8005346:	d003      	beq.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005348:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800534c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8005350:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005354:	2b00      	cmp	r3, #0
 8005356:	d101      	bne.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8005358:	2300      	movs	r3, #0
 800535a:	e000      	b.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800535c:	2301      	movs	r3, #1
}
 800535e:	4618      	mov	r0, r3
 8005360:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8005364:	46bd      	mov	sp, r7
 8005366:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800536a:	bf00      	nop
 800536c:	58024400 	.word	0x58024400

08005370 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005374:	f7fe fe00 	bl	8003f78 <HAL_RCC_GetHCLKFreq>
 8005378:	4602      	mov	r2, r0
 800537a:	4b06      	ldr	r3, [pc, #24]	@ (8005394 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800537c:	6a1b      	ldr	r3, [r3, #32]
 800537e:	091b      	lsrs	r3, r3, #4
 8005380:	f003 0307 	and.w	r3, r3, #7
 8005384:	4904      	ldr	r1, [pc, #16]	@ (8005398 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005386:	5ccb      	ldrb	r3, [r1, r3]
 8005388:	f003 031f 	and.w	r3, r3, #31
 800538c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005390:	4618      	mov	r0, r3
 8005392:	bd80      	pop	{r7, pc}
 8005394:	58024400 	.word	0x58024400
 8005398:	08054908 	.word	0x08054908

0800539c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800539c:	b480      	push	{r7}
 800539e:	b089      	sub	sp, #36	@ 0x24
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80053a4:	4ba1      	ldr	r3, [pc, #644]	@ (800562c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053a8:	f003 0303 	and.w	r3, r3, #3
 80053ac:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80053ae:	4b9f      	ldr	r3, [pc, #636]	@ (800562c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b2:	0b1b      	lsrs	r3, r3, #12
 80053b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053b8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80053ba:	4b9c      	ldr	r3, [pc, #624]	@ (800562c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053be:	091b      	lsrs	r3, r3, #4
 80053c0:	f003 0301 	and.w	r3, r3, #1
 80053c4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80053c6:	4b99      	ldr	r3, [pc, #612]	@ (800562c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ca:	08db      	lsrs	r3, r3, #3
 80053cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80053d0:	693a      	ldr	r2, [r7, #16]
 80053d2:	fb02 f303 	mul.w	r3, r2, r3
 80053d6:	ee07 3a90 	vmov	s15, r3
 80053da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053de:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	f000 8111 	beq.w	800560c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80053ea:	69bb      	ldr	r3, [r7, #24]
 80053ec:	2b02      	cmp	r3, #2
 80053ee:	f000 8083 	beq.w	80054f8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80053f2:	69bb      	ldr	r3, [r7, #24]
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	f200 80a1 	bhi.w	800553c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80053fa:	69bb      	ldr	r3, [r7, #24]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d003      	beq.n	8005408 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005400:	69bb      	ldr	r3, [r7, #24]
 8005402:	2b01      	cmp	r3, #1
 8005404:	d056      	beq.n	80054b4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005406:	e099      	b.n	800553c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005408:	4b88      	ldr	r3, [pc, #544]	@ (800562c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0320 	and.w	r3, r3, #32
 8005410:	2b00      	cmp	r3, #0
 8005412:	d02d      	beq.n	8005470 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005414:	4b85      	ldr	r3, [pc, #532]	@ (800562c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	08db      	lsrs	r3, r3, #3
 800541a:	f003 0303 	and.w	r3, r3, #3
 800541e:	4a84      	ldr	r2, [pc, #528]	@ (8005630 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005420:	fa22 f303 	lsr.w	r3, r2, r3
 8005424:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	ee07 3a90 	vmov	s15, r3
 800542c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	ee07 3a90 	vmov	s15, r3
 8005436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800543a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800543e:	4b7b      	ldr	r3, [pc, #492]	@ (800562c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005442:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005446:	ee07 3a90 	vmov	s15, r3
 800544a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800544e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005452:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005634 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005456:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800545a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800545e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005462:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800546a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800546e:	e087      	b.n	8005580 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	ee07 3a90 	vmov	s15, r3
 8005476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800547a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005638 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800547e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005482:	4b6a      	ldr	r3, [pc, #424]	@ (800562c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800548a:	ee07 3a90 	vmov	s15, r3
 800548e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005492:	ed97 6a03 	vldr	s12, [r7, #12]
 8005496:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005634 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800549a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800549e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054b2:	e065      	b.n	8005580 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	ee07 3a90 	vmov	s15, r3
 80054ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054be:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800563c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80054c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054c6:	4b59      	ldr	r3, [pc, #356]	@ (800562c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054ce:	ee07 3a90 	vmov	s15, r3
 80054d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80054da:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005634 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80054de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054f6:	e043      	b.n	8005580 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	ee07 3a90 	vmov	s15, r3
 80054fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005502:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005640 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005506:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800550a:	4b48      	ldr	r3, [pc, #288]	@ (800562c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800550c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800550e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005512:	ee07 3a90 	vmov	s15, r3
 8005516:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800551a:	ed97 6a03 	vldr	s12, [r7, #12]
 800551e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005634 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005522:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005526:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800552a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800552e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005532:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005536:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800553a:	e021      	b.n	8005580 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	ee07 3a90 	vmov	s15, r3
 8005542:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005546:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800563c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800554a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800554e:	4b37      	ldr	r3, [pc, #220]	@ (800562c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005550:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005552:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005556:	ee07 3a90 	vmov	s15, r3
 800555a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800555e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005562:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005634 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005566:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800556a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800556e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005572:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800557a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800557e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005580:	4b2a      	ldr	r3, [pc, #168]	@ (800562c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005584:	0a5b      	lsrs	r3, r3, #9
 8005586:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800558a:	ee07 3a90 	vmov	s15, r3
 800558e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005592:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005596:	ee37 7a87 	vadd.f32	s14, s15, s14
 800559a:	edd7 6a07 	vldr	s13, [r7, #28]
 800559e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055a6:	ee17 2a90 	vmov	r2, s15
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80055ae:	4b1f      	ldr	r3, [pc, #124]	@ (800562c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80055b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b2:	0c1b      	lsrs	r3, r3, #16
 80055b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055b8:	ee07 3a90 	vmov	s15, r3
 80055bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80055cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055d4:	ee17 2a90 	vmov	r2, s15
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80055dc:	4b13      	ldr	r3, [pc, #76]	@ (800562c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80055de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055e0:	0e1b      	lsrs	r3, r3, #24
 80055e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055e6:	ee07 3a90 	vmov	s15, r3
 80055ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80055fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005602:	ee17 2a90 	vmov	r2, s15
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800560a:	e008      	b.n	800561e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	609a      	str	r2, [r3, #8]
}
 800561e:	bf00      	nop
 8005620:	3724      	adds	r7, #36	@ 0x24
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	58024400 	.word	0x58024400
 8005630:	03d09000 	.word	0x03d09000
 8005634:	46000000 	.word	0x46000000
 8005638:	4c742400 	.word	0x4c742400
 800563c:	4a742400 	.word	0x4a742400
 8005640:	4af42400 	.word	0x4af42400

08005644 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005644:	b480      	push	{r7}
 8005646:	b089      	sub	sp, #36	@ 0x24
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800564c:	4ba1      	ldr	r3, [pc, #644]	@ (80058d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800564e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005650:	f003 0303 	and.w	r3, r3, #3
 8005654:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005656:	4b9f      	ldr	r3, [pc, #636]	@ (80058d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800565a:	0d1b      	lsrs	r3, r3, #20
 800565c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005660:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005662:	4b9c      	ldr	r3, [pc, #624]	@ (80058d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005666:	0a1b      	lsrs	r3, r3, #8
 8005668:	f003 0301 	and.w	r3, r3, #1
 800566c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800566e:	4b99      	ldr	r3, [pc, #612]	@ (80058d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005672:	08db      	lsrs	r3, r3, #3
 8005674:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005678:	693a      	ldr	r2, [r7, #16]
 800567a:	fb02 f303 	mul.w	r3, r2, r3
 800567e:	ee07 3a90 	vmov	s15, r3
 8005682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005686:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	2b00      	cmp	r3, #0
 800568e:	f000 8111 	beq.w	80058b4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	2b02      	cmp	r3, #2
 8005696:	f000 8083 	beq.w	80057a0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800569a:	69bb      	ldr	r3, [r7, #24]
 800569c:	2b02      	cmp	r3, #2
 800569e:	f200 80a1 	bhi.w	80057e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d003      	beq.n	80056b0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d056      	beq.n	800575c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80056ae:	e099      	b.n	80057e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056b0:	4b88      	ldr	r3, [pc, #544]	@ (80058d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f003 0320 	and.w	r3, r3, #32
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d02d      	beq.n	8005718 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80056bc:	4b85      	ldr	r3, [pc, #532]	@ (80058d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	08db      	lsrs	r3, r3, #3
 80056c2:	f003 0303 	and.w	r3, r3, #3
 80056c6:	4a84      	ldr	r2, [pc, #528]	@ (80058d8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80056c8:	fa22 f303 	lsr.w	r3, r2, r3
 80056cc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	ee07 3a90 	vmov	s15, r3
 80056d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	ee07 3a90 	vmov	s15, r3
 80056de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056e6:	4b7b      	ldr	r3, [pc, #492]	@ (80058d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056ee:	ee07 3a90 	vmov	s15, r3
 80056f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80056fa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80058dc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80056fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005702:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005706:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800570a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800570e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005712:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005716:	e087      	b.n	8005828 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	ee07 3a90 	vmov	s15, r3
 800571e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005722:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80058e0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005726:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800572a:	4b6a      	ldr	r3, [pc, #424]	@ (80058d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800572c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800572e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005732:	ee07 3a90 	vmov	s15, r3
 8005736:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800573a:	ed97 6a03 	vldr	s12, [r7, #12]
 800573e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80058dc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005742:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005746:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800574a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800574e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005752:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005756:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800575a:	e065      	b.n	8005828 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	ee07 3a90 	vmov	s15, r3
 8005762:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005766:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80058e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800576a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800576e:	4b59      	ldr	r3, [pc, #356]	@ (80058d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005772:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005776:	ee07 3a90 	vmov	s15, r3
 800577a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800577e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005782:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80058dc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005786:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800578a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800578e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005792:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800579a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800579e:	e043      	b.n	8005828 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	ee07 3a90 	vmov	s15, r3
 80057a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057aa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80058e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80057ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057b2:	4b48      	ldr	r3, [pc, #288]	@ (80058d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057ba:	ee07 3a90 	vmov	s15, r3
 80057be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80057c6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80058dc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80057ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057e2:	e021      	b.n	8005828 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	ee07 3a90 	vmov	s15, r3
 80057ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057ee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80058e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80057f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057f6:	4b37      	ldr	r3, [pc, #220]	@ (80058d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057fe:	ee07 3a90 	vmov	s15, r3
 8005802:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005806:	ed97 6a03 	vldr	s12, [r7, #12]
 800580a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80058dc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800580e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005812:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005816:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800581a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800581e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005822:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005826:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005828:	4b2a      	ldr	r3, [pc, #168]	@ (80058d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800582a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582c:	0a5b      	lsrs	r3, r3, #9
 800582e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005832:	ee07 3a90 	vmov	s15, r3
 8005836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800583a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800583e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005842:	edd7 6a07 	vldr	s13, [r7, #28]
 8005846:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800584a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800584e:	ee17 2a90 	vmov	r2, s15
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005856:	4b1f      	ldr	r3, [pc, #124]	@ (80058d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800585a:	0c1b      	lsrs	r3, r3, #16
 800585c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005860:	ee07 3a90 	vmov	s15, r3
 8005864:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005868:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800586c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005870:	edd7 6a07 	vldr	s13, [r7, #28]
 8005874:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005878:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800587c:	ee17 2a90 	vmov	r2, s15
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005884:	4b13      	ldr	r3, [pc, #76]	@ (80058d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005888:	0e1b      	lsrs	r3, r3, #24
 800588a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800588e:	ee07 3a90 	vmov	s15, r3
 8005892:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005896:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800589a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800589e:	edd7 6a07 	vldr	s13, [r7, #28]
 80058a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058aa:	ee17 2a90 	vmov	r2, s15
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80058b2:	e008      	b.n	80058c6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2200      	movs	r2, #0
 80058c4:	609a      	str	r2, [r3, #8]
}
 80058c6:	bf00      	nop
 80058c8:	3724      	adds	r7, #36	@ 0x24
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	58024400 	.word	0x58024400
 80058d8:	03d09000 	.word	0x03d09000
 80058dc:	46000000 	.word	0x46000000
 80058e0:	4c742400 	.word	0x4c742400
 80058e4:	4a742400 	.word	0x4a742400
 80058e8:	4af42400 	.word	0x4af42400

080058ec <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058f6:	2300      	movs	r3, #0
 80058f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80058fa:	4b53      	ldr	r3, [pc, #332]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 80058fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058fe:	f003 0303 	and.w	r3, r3, #3
 8005902:	2b03      	cmp	r3, #3
 8005904:	d101      	bne.n	800590a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e099      	b.n	8005a3e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800590a:	4b4f      	ldr	r3, [pc, #316]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a4e      	ldr	r2, [pc, #312]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 8005910:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005914:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005916:	f7fd f83d 	bl	8002994 <HAL_GetTick>
 800591a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800591c:	e008      	b.n	8005930 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800591e:	f7fd f839 	bl	8002994 <HAL_GetTick>
 8005922:	4602      	mov	r2, r0
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	2b02      	cmp	r3, #2
 800592a:	d901      	bls.n	8005930 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800592c:	2303      	movs	r3, #3
 800592e:	e086      	b.n	8005a3e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005930:	4b45      	ldr	r3, [pc, #276]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005938:	2b00      	cmp	r3, #0
 800593a:	d1f0      	bne.n	800591e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800593c:	4b42      	ldr	r3, [pc, #264]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 800593e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005940:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	031b      	lsls	r3, r3, #12
 800594a:	493f      	ldr	r1, [pc, #252]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 800594c:	4313      	orrs	r3, r2
 800594e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	3b01      	subs	r3, #1
 8005956:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	3b01      	subs	r3, #1
 8005960:	025b      	lsls	r3, r3, #9
 8005962:	b29b      	uxth	r3, r3
 8005964:	431a      	orrs	r2, r3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	3b01      	subs	r3, #1
 800596c:	041b      	lsls	r3, r3, #16
 800596e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005972:	431a      	orrs	r2, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	3b01      	subs	r3, #1
 800597a:	061b      	lsls	r3, r3, #24
 800597c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005980:	4931      	ldr	r1, [pc, #196]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 8005982:	4313      	orrs	r3, r2
 8005984:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005986:	4b30      	ldr	r3, [pc, #192]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 8005988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800598a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	695b      	ldr	r3, [r3, #20]
 8005992:	492d      	ldr	r1, [pc, #180]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 8005994:	4313      	orrs	r3, r2
 8005996:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005998:	4b2b      	ldr	r3, [pc, #172]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 800599a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800599c:	f023 0220 	bic.w	r2, r3, #32
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	699b      	ldr	r3, [r3, #24]
 80059a4:	4928      	ldr	r1, [pc, #160]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 80059a6:	4313      	orrs	r3, r2
 80059a8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80059aa:	4b27      	ldr	r3, [pc, #156]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 80059ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ae:	4a26      	ldr	r2, [pc, #152]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 80059b0:	f023 0310 	bic.w	r3, r3, #16
 80059b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80059b6:	4b24      	ldr	r3, [pc, #144]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 80059b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059ba:	4b24      	ldr	r3, [pc, #144]	@ (8005a4c <RCCEx_PLL2_Config+0x160>)
 80059bc:	4013      	ands	r3, r2
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	69d2      	ldr	r2, [r2, #28]
 80059c2:	00d2      	lsls	r2, r2, #3
 80059c4:	4920      	ldr	r1, [pc, #128]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 80059c6:	4313      	orrs	r3, r2
 80059c8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80059ca:	4b1f      	ldr	r3, [pc, #124]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 80059cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ce:	4a1e      	ldr	r2, [pc, #120]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 80059d0:	f043 0310 	orr.w	r3, r3, #16
 80059d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d106      	bne.n	80059ea <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80059dc:	4b1a      	ldr	r3, [pc, #104]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 80059de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059e0:	4a19      	ldr	r2, [pc, #100]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 80059e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80059e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80059e8:	e00f      	b.n	8005a0a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d106      	bne.n	80059fe <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80059f0:	4b15      	ldr	r3, [pc, #84]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 80059f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f4:	4a14      	ldr	r2, [pc, #80]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 80059f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80059fc:	e005      	b.n	8005a0a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80059fe:	4b12      	ldr	r3, [pc, #72]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 8005a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a02:	4a11      	ldr	r2, [pc, #68]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 8005a04:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005a08:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a0e      	ldr	r2, [pc, #56]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 8005a10:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a16:	f7fc ffbd 	bl	8002994 <HAL_GetTick>
 8005a1a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005a1c:	e008      	b.n	8005a30 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005a1e:	f7fc ffb9 	bl	8002994 <HAL_GetTick>
 8005a22:	4602      	mov	r2, r0
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	2b02      	cmp	r3, #2
 8005a2a:	d901      	bls.n	8005a30 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	e006      	b.n	8005a3e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005a30:	4b05      	ldr	r3, [pc, #20]	@ (8005a48 <RCCEx_PLL2_Config+0x15c>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d0f0      	beq.n	8005a1e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3710      	adds	r7, #16
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	bf00      	nop
 8005a48:	58024400 	.word	0x58024400
 8005a4c:	ffff0007 	.word	0xffff0007

08005a50 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a5e:	4b53      	ldr	r3, [pc, #332]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a62:	f003 0303 	and.w	r3, r3, #3
 8005a66:	2b03      	cmp	r3, #3
 8005a68:	d101      	bne.n	8005a6e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e099      	b.n	8005ba2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005a6e:	4b4f      	ldr	r3, [pc, #316]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a4e      	ldr	r2, [pc, #312]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005a74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a7a:	f7fc ff8b 	bl	8002994 <HAL_GetTick>
 8005a7e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a80:	e008      	b.n	8005a94 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005a82:	f7fc ff87 	bl	8002994 <HAL_GetTick>
 8005a86:	4602      	mov	r2, r0
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	2b02      	cmp	r3, #2
 8005a8e:	d901      	bls.n	8005a94 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005a90:	2303      	movs	r3, #3
 8005a92:	e086      	b.n	8005ba2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a94:	4b45      	ldr	r3, [pc, #276]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d1f0      	bne.n	8005a82 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005aa0:	4b42      	ldr	r3, [pc, #264]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	051b      	lsls	r3, r3, #20
 8005aae:	493f      	ldr	r1, [pc, #252]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	628b      	str	r3, [r1, #40]	@ 0x28
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	3b01      	subs	r3, #1
 8005aba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	025b      	lsls	r3, r3, #9
 8005ac6:	b29b      	uxth	r3, r3
 8005ac8:	431a      	orrs	r2, r3
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	68db      	ldr	r3, [r3, #12]
 8005ace:	3b01      	subs	r3, #1
 8005ad0:	041b      	lsls	r3, r3, #16
 8005ad2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005ad6:	431a      	orrs	r2, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	691b      	ldr	r3, [r3, #16]
 8005adc:	3b01      	subs	r3, #1
 8005ade:	061b      	lsls	r3, r3, #24
 8005ae0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005ae4:	4931      	ldr	r1, [pc, #196]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005aea:	4b30      	ldr	r3, [pc, #192]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	695b      	ldr	r3, [r3, #20]
 8005af6:	492d      	ldr	r1, [pc, #180]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005af8:	4313      	orrs	r3, r2
 8005afa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005afc:	4b2b      	ldr	r3, [pc, #172]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b00:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	699b      	ldr	r3, [r3, #24]
 8005b08:	4928      	ldr	r1, [pc, #160]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005b0e:	4b27      	ldr	r3, [pc, #156]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b12:	4a26      	ldr	r2, [pc, #152]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b18:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005b1a:	4b24      	ldr	r3, [pc, #144]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b1e:	4b24      	ldr	r3, [pc, #144]	@ (8005bb0 <RCCEx_PLL3_Config+0x160>)
 8005b20:	4013      	ands	r3, r2
 8005b22:	687a      	ldr	r2, [r7, #4]
 8005b24:	69d2      	ldr	r2, [r2, #28]
 8005b26:	00d2      	lsls	r2, r2, #3
 8005b28:	4920      	ldr	r1, [pc, #128]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005b2e:	4b1f      	ldr	r3, [pc, #124]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b32:	4a1e      	ldr	r2, [pc, #120]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b38:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d106      	bne.n	8005b4e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005b40:	4b1a      	ldr	r3, [pc, #104]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b44:	4a19      	ldr	r2, [pc, #100]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b46:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005b4a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b4c:	e00f      	b.n	8005b6e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d106      	bne.n	8005b62 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005b54:	4b15      	ldr	r3, [pc, #84]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b58:	4a14      	ldr	r2, [pc, #80]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b5a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005b5e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b60:	e005      	b.n	8005b6e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005b62:	4b12      	ldr	r3, [pc, #72]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b66:	4a11      	ldr	r2, [pc, #68]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b68:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b6c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a0e      	ldr	r2, [pc, #56]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b7a:	f7fc ff0b 	bl	8002994 <HAL_GetTick>
 8005b7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b80:	e008      	b.n	8005b94 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005b82:	f7fc ff07 	bl	8002994 <HAL_GetTick>
 8005b86:	4602      	mov	r2, r0
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	1ad3      	subs	r3, r2, r3
 8005b8c:	2b02      	cmp	r3, #2
 8005b8e:	d901      	bls.n	8005b94 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005b90:	2303      	movs	r3, #3
 8005b92:	e006      	b.n	8005ba2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b94:	4b05      	ldr	r3, [pc, #20]	@ (8005bac <RCCEx_PLL3_Config+0x15c>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d0f0      	beq.n	8005b82 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3710      	adds	r7, #16
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	58024400 	.word	0x58024400
 8005bb0:	ffff0007 	.word	0xffff0007

08005bb4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d101      	bne.n	8005bc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e10f      	b.n	8005de6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a87      	ldr	r2, [pc, #540]	@ (8005df0 <HAL_SPI_Init+0x23c>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d00f      	beq.n	8005bf6 <HAL_SPI_Init+0x42>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a86      	ldr	r2, [pc, #536]	@ (8005df4 <HAL_SPI_Init+0x240>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d00a      	beq.n	8005bf6 <HAL_SPI_Init+0x42>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a84      	ldr	r2, [pc, #528]	@ (8005df8 <HAL_SPI_Init+0x244>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d005      	beq.n	8005bf6 <HAL_SPI_Init+0x42>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	2b0f      	cmp	r3, #15
 8005bf0:	d901      	bls.n	8005bf6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e0f7      	b.n	8005de6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 fe2e 	bl	8006858 <SPI_GetPacketSize>
 8005bfc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a7b      	ldr	r2, [pc, #492]	@ (8005df0 <HAL_SPI_Init+0x23c>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d00c      	beq.n	8005c22 <HAL_SPI_Init+0x6e>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a79      	ldr	r2, [pc, #484]	@ (8005df4 <HAL_SPI_Init+0x240>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d007      	beq.n	8005c22 <HAL_SPI_Init+0x6e>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a78      	ldr	r2, [pc, #480]	@ (8005df8 <HAL_SPI_Init+0x244>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d002      	beq.n	8005c22 <HAL_SPI_Init+0x6e>
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2b08      	cmp	r3, #8
 8005c20:	d811      	bhi.n	8005c46 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005c26:	4a72      	ldr	r2, [pc, #456]	@ (8005df0 <HAL_SPI_Init+0x23c>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d009      	beq.n	8005c40 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a70      	ldr	r2, [pc, #448]	@ (8005df4 <HAL_SPI_Init+0x240>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d004      	beq.n	8005c40 <HAL_SPI_Init+0x8c>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a6f      	ldr	r2, [pc, #444]	@ (8005df8 <HAL_SPI_Init+0x244>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d104      	bne.n	8005c4a <HAL_SPI_Init+0x96>
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2b10      	cmp	r3, #16
 8005c44:	d901      	bls.n	8005c4a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e0cd      	b.n	8005de6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d106      	bne.n	8005c64 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f7fc f9ac 	bl	8001fbc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2202      	movs	r2, #2
 8005c68:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f022 0201 	bic.w	r2, r2, #1
 8005c7a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8005c86:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	699b      	ldr	r3, [r3, #24]
 8005c8c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c90:	d119      	bne.n	8005cc6 <HAL_SPI_Init+0x112>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c9a:	d103      	bne.n	8005ca4 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d008      	beq.n	8005cb6 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d10c      	bne.n	8005cc6 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005cb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005cb4:	d107      	bne.n	8005cc6 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005cc4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d00f      	beq.n	8005cf2 <HAL_SPI_Init+0x13e>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	2b06      	cmp	r3, #6
 8005cd8:	d90b      	bls.n	8005cf2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	430a      	orrs	r2, r1
 8005cee:	601a      	str	r2, [r3, #0]
 8005cf0:	e007      	b.n	8005d02 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d00:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	69da      	ldr	r2, [r3, #28]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d0a:	431a      	orrs	r2, r3
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	431a      	orrs	r2, r3
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d14:	ea42 0103 	orr.w	r1, r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	68da      	ldr	r2, [r3, #12]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	430a      	orrs	r2, r1
 8005d22:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d2c:	431a      	orrs	r2, r3
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d32:	431a      	orrs	r2, r3
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	699b      	ldr	r3, [r3, #24]
 8005d38:	431a      	orrs	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	691b      	ldr	r3, [r3, #16]
 8005d3e:	431a      	orrs	r2, r3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	695b      	ldr	r3, [r3, #20]
 8005d44:	431a      	orrs	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	431a      	orrs	r2, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	431a      	orrs	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d56:	431a      	orrs	r2, r3
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	431a      	orrs	r2, r3
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d62:	ea42 0103 	orr.w	r1, r2, r3
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	430a      	orrs	r2, r1
 8005d70:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d113      	bne.n	8005da2 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d8c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005da0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f022 0201 	bic.w	r2, r2, #1
 8005db0:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d00a      	beq.n	8005dd4 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	430a      	orrs	r2, r1
 8005dd2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8005de4:	2300      	movs	r3, #0
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3710      	adds	r7, #16
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	40013000 	.word	0x40013000
 8005df4:	40003800 	.word	0x40003800
 8005df8:	40003c00 	.word	0x40003c00

08005dfc <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b088      	sub	sp, #32
 8005e00:	af02      	add	r7, sp, #8
 8005e02:	60f8      	str	r0, [r7, #12]
 8005e04:	60b9      	str	r1, [r7, #8]
 8005e06:	603b      	str	r3, [r7, #0]
 8005e08:	4613      	mov	r3, r2
 8005e0a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	3320      	adds	r3, #32
 8005e12:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e14:	f7fc fdbe 	bl	8002994 <HAL_GetTick>
 8005e18:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d001      	beq.n	8005e2a <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8005e26:	2302      	movs	r3, #2
 8005e28:	e1d1      	b.n	80061ce <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d002      	beq.n	8005e36 <HAL_SPI_Transmit+0x3a>
 8005e30:	88fb      	ldrh	r3, [r7, #6]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d101      	bne.n	8005e3a <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	e1c9      	b.n	80061ce <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d101      	bne.n	8005e48 <HAL_SPI_Transmit+0x4c>
 8005e44:	2302      	movs	r3, #2
 8005e46:	e1c2      	b.n	80061ce <HAL_SPI_Transmit+0x3d2>
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2203      	movs	r2, #3
 8005e54:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	68ba      	ldr	r2, [r7, #8]
 8005e64:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	88fa      	ldrh	r2, [r7, #6]
 8005e6a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	88fa      	ldrh	r2, [r7, #6]
 8005e72:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2200      	movs	r2, #0
 8005e96:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8005ea0:	d108      	bne.n	8005eb4 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005eb0:	601a      	str	r2, [r3, #0]
 8005eb2:	e009      	b.n	8005ec8 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68db      	ldr	r3, [r3, #12]
 8005eba:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005ec6:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	685a      	ldr	r2, [r3, #4]
 8005ece:	4b96      	ldr	r3, [pc, #600]	@ (8006128 <HAL_SPI_Transmit+0x32c>)
 8005ed0:	4013      	ands	r3, r2
 8005ed2:	88f9      	ldrh	r1, [r7, #6]
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	6812      	ldr	r2, [r2, #0]
 8005ed8:	430b      	orrs	r3, r1
 8005eda:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f042 0201 	orr.w	r2, r2, #1
 8005eea:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ef4:	d107      	bne.n	8005f06 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f04:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	68db      	ldr	r3, [r3, #12]
 8005f0a:	2b0f      	cmp	r3, #15
 8005f0c:	d947      	bls.n	8005f9e <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8005f0e:	e03f      	b.n	8005f90 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	695b      	ldr	r3, [r3, #20]
 8005f16:	f003 0302 	and.w	r3, r3, #2
 8005f1a:	2b02      	cmp	r3, #2
 8005f1c:	d114      	bne.n	8005f48 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	6812      	ldr	r2, [r2, #0]
 8005f28:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f2e:	1d1a      	adds	r2, r3, #4
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	3b01      	subs	r3, #1
 8005f3e:	b29a      	uxth	r2, r3
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005f46:	e023      	b.n	8005f90 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f48:	f7fc fd24 	bl	8002994 <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	683a      	ldr	r2, [r7, #0]
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d803      	bhi.n	8005f60 <HAL_SPI_Transmit+0x164>
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f5e:	d102      	bne.n	8005f66 <HAL_SPI_Transmit+0x16a>
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d114      	bne.n	8005f90 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005f66:	68f8      	ldr	r0, [r7, #12]
 8005f68:	f000 fba8 	bl	80066bc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f72:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2200      	movs	r2, #0
 8005f88:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005f8c:	2303      	movs	r3, #3
 8005f8e:	e11e      	b.n	80061ce <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d1b9      	bne.n	8005f10 <HAL_SPI_Transmit+0x114>
 8005f9c:	e0f1      	b.n	8006182 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	2b07      	cmp	r3, #7
 8005fa4:	f240 80e6 	bls.w	8006174 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8005fa8:	e05d      	b.n	8006066 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	695b      	ldr	r3, [r3, #20]
 8005fb0:	f003 0302 	and.w	r3, r3, #2
 8005fb4:	2b02      	cmp	r3, #2
 8005fb6:	d132      	bne.n	800601e <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d918      	bls.n	8005ff6 <HAL_SPI_Transmit+0x1fa>
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d014      	beq.n	8005ff6 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	6812      	ldr	r2, [r2, #0]
 8005fd6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fdc:	1d1a      	adds	r2, r3, #4
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	3b02      	subs	r3, #2
 8005fec:	b29a      	uxth	r2, r3
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005ff4:	e037      	b.n	8006066 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ffa:	881a      	ldrh	r2, [r3, #0]
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006004:	1c9a      	adds	r2, r3, #2
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006010:	b29b      	uxth	r3, r3
 8006012:	3b01      	subs	r3, #1
 8006014:	b29a      	uxth	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800601c:	e023      	b.n	8006066 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800601e:	f7fc fcb9 	bl	8002994 <HAL_GetTick>
 8006022:	4602      	mov	r2, r0
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	1ad3      	subs	r3, r2, r3
 8006028:	683a      	ldr	r2, [r7, #0]
 800602a:	429a      	cmp	r2, r3
 800602c:	d803      	bhi.n	8006036 <HAL_SPI_Transmit+0x23a>
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006034:	d102      	bne.n	800603c <HAL_SPI_Transmit+0x240>
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d114      	bne.n	8006066 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f000 fb3d 	bl	80066bc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006048:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2201      	movs	r2, #1
 8006056:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2200      	movs	r2, #0
 800605e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006062:	2303      	movs	r3, #3
 8006064:	e0b3      	b.n	80061ce <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800606c:	b29b      	uxth	r3, r3
 800606e:	2b00      	cmp	r3, #0
 8006070:	d19b      	bne.n	8005faa <HAL_SPI_Transmit+0x1ae>
 8006072:	e086      	b.n	8006182 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	695b      	ldr	r3, [r3, #20]
 800607a:	f003 0302 	and.w	r3, r3, #2
 800607e:	2b02      	cmp	r3, #2
 8006080:	d154      	bne.n	800612c <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006088:	b29b      	uxth	r3, r3
 800608a:	2b03      	cmp	r3, #3
 800608c:	d918      	bls.n	80060c0 <HAL_SPI_Transmit+0x2c4>
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006092:	2b40      	cmp	r3, #64	@ 0x40
 8006094:	d914      	bls.n	80060c0 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	6812      	ldr	r2, [r2, #0]
 80060a0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060a6:	1d1a      	adds	r2, r3, #4
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	3b04      	subs	r3, #4
 80060b6:	b29a      	uxth	r2, r3
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80060be:	e059      	b.n	8006174 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d917      	bls.n	80060fc <HAL_SPI_Transmit+0x300>
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d013      	beq.n	80060fc <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060d8:	881a      	ldrh	r2, [r3, #0]
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060e2:	1c9a      	adds	r2, r3, #2
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	3b02      	subs	r3, #2
 80060f2:	b29a      	uxth	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80060fa:	e03b      	b.n	8006174 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	3320      	adds	r3, #32
 8006106:	7812      	ldrb	r2, [r2, #0]
 8006108:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800610e:	1c5a      	adds	r2, r3, #1
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800611a:	b29b      	uxth	r3, r3
 800611c:	3b01      	subs	r3, #1
 800611e:	b29a      	uxth	r2, r3
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006126:	e025      	b.n	8006174 <HAL_SPI_Transmit+0x378>
 8006128:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800612c:	f7fc fc32 	bl	8002994 <HAL_GetTick>
 8006130:	4602      	mov	r2, r0
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	683a      	ldr	r2, [r7, #0]
 8006138:	429a      	cmp	r2, r3
 800613a:	d803      	bhi.n	8006144 <HAL_SPI_Transmit+0x348>
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006142:	d102      	bne.n	800614a <HAL_SPI_Transmit+0x34e>
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d114      	bne.n	8006174 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800614a:	68f8      	ldr	r0, [r7, #12]
 800614c:	f000 fab6 	bl	80066bc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006156:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2200      	movs	r2, #0
 800616c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e02c      	b.n	80061ce <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800617a:	b29b      	uxth	r3, r3
 800617c:	2b00      	cmp	r3, #0
 800617e:	f47f af79 	bne.w	8006074 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	9300      	str	r3, [sp, #0]
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	2200      	movs	r2, #0
 800618a:	2108      	movs	r1, #8
 800618c:	68f8      	ldr	r0, [r7, #12]
 800618e:	f000 fb35 	bl	80067fc <SPI_WaitOnFlagUntilTimeout>
 8006192:	4603      	mov	r3, r0
 8006194:	2b00      	cmp	r3, #0
 8006196:	d007      	beq.n	80061a8 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800619e:	f043 0220 	orr.w	r2, r3, #32
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80061a8:	68f8      	ldr	r0, [r7, #12]
 80061aa:	f000 fa87 	bl	80066bc <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2201      	movs	r2, #1
 80061b2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d001      	beq.n	80061cc <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 80061c8:	2301      	movs	r3, #1
 80061ca:	e000      	b.n	80061ce <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 80061cc:	2300      	movs	r3, #0
  }
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3718      	adds	r7, #24
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
 80061d6:	bf00      	nop

080061d8 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b088      	sub	sp, #32
 80061dc:	af00      	add	r7, sp, #0
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	60b9      	str	r1, [r7, #8]
 80061e2:	603b      	str	r3, [r7, #0]
 80061e4:	4613      	mov	r3, r2
 80061e6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061ec:	095b      	lsrs	r3, r3, #5
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	3301      	adds	r3, #1
 80061f2:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	3330      	adds	r3, #48	@ 0x30
 80061fa:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80061fc:	f7fc fbca 	bl	8002994 <HAL_GetTick>
 8006200:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006208:	b2db      	uxtb	r3, r3
 800620a:	2b01      	cmp	r3, #1
 800620c:	d001      	beq.n	8006212 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800620e:	2302      	movs	r3, #2
 8006210:	e250      	b.n	80066b4 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d002      	beq.n	800621e <HAL_SPI_Receive+0x46>
 8006218:	88fb      	ldrh	r3, [r7, #6]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d101      	bne.n	8006222 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e248      	b.n	80066b4 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006228:	2b01      	cmp	r3, #1
 800622a:	d101      	bne.n	8006230 <HAL_SPI_Receive+0x58>
 800622c:	2302      	movs	r3, #2
 800622e:	e241      	b.n	80066b4 <HAL_SPI_Receive+0x4dc>
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2201      	movs	r2, #1
 8006234:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2204      	movs	r2, #4
 800623c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2200      	movs	r2, #0
 8006244:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	68ba      	ldr	r2, [r7, #8]
 800624c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	88fa      	ldrh	r2, [r7, #6]
 8006252:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	88fa      	ldrh	r2, [r7, #6]
 800625a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2200      	movs	r2, #0
 8006262:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2200      	movs	r2, #0
 8006268:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2200      	movs	r2, #0
 8006270:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2200      	movs	r2, #0
 8006278:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006288:	d108      	bne.n	800629c <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006298:	601a      	str	r2, [r3, #0]
 800629a:	e009      	b.n	80062b0 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80062ae:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	685a      	ldr	r2, [r3, #4]
 80062b6:	4b95      	ldr	r3, [pc, #596]	@ (800650c <HAL_SPI_Receive+0x334>)
 80062b8:	4013      	ands	r3, r2
 80062ba:	88f9      	ldrh	r1, [r7, #6]
 80062bc:	68fa      	ldr	r2, [r7, #12]
 80062be:	6812      	ldr	r2, [r2, #0]
 80062c0:	430b      	orrs	r3, r1
 80062c2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f042 0201 	orr.w	r2, r2, #1
 80062d2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062dc:	d107      	bne.n	80062ee <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062ec:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	68db      	ldr	r3, [r3, #12]
 80062f2:	2b0f      	cmp	r3, #15
 80062f4:	d96c      	bls.n	80063d0 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80062f6:	e064      	b.n	80063c2 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	f003 0301 	and.w	r3, r3, #1
 800630a:	2b01      	cmp	r3, #1
 800630c:	d114      	bne.n	8006338 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006316:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006318:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800631e:	1d1a      	adds	r2, r3, #4
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800632a:	b29b      	uxth	r3, r3
 800632c:	3b01      	subs	r3, #1
 800632e:	b29a      	uxth	r2, r3
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006336:	e044      	b.n	80063c2 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800633e:	b29b      	uxth	r3, r3
 8006340:	8bfa      	ldrh	r2, [r7, #30]
 8006342:	429a      	cmp	r2, r3
 8006344:	d919      	bls.n	800637a <HAL_SPI_Receive+0x1a2>
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800634c:	2b00      	cmp	r3, #0
 800634e:	d014      	beq.n	800637a <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006358:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800635a:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006360:	1d1a      	adds	r2, r3, #4
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800636c:	b29b      	uxth	r3, r3
 800636e:	3b01      	subs	r3, #1
 8006370:	b29a      	uxth	r2, r3
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006378:	e023      	b.n	80063c2 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800637a:	f7fc fb0b 	bl	8002994 <HAL_GetTick>
 800637e:	4602      	mov	r2, r0
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	1ad3      	subs	r3, r2, r3
 8006384:	683a      	ldr	r2, [r7, #0]
 8006386:	429a      	cmp	r2, r3
 8006388:	d803      	bhi.n	8006392 <HAL_SPI_Receive+0x1ba>
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006390:	d102      	bne.n	8006398 <HAL_SPI_Receive+0x1c0>
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d114      	bne.n	80063c2 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006398:	68f8      	ldr	r0, [r7, #12]
 800639a:	f000 f98f 	bl	80066bc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80063a4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2201      	movs	r2, #1
 80063b2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2200      	movs	r2, #0
 80063ba:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80063be:	2303      	movs	r3, #3
 80063c0:	e178      	b.n	80066b4 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d194      	bne.n	80062f8 <HAL_SPI_Receive+0x120>
 80063ce:	e15e      	b.n	800668e <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	68db      	ldr	r3, [r3, #12]
 80063d4:	2b07      	cmp	r3, #7
 80063d6:	f240 8153 	bls.w	8006680 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80063da:	e08f      	b.n	80064fc <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	695b      	ldr	r3, [r3, #20]
 80063ea:	f003 0301 	and.w	r3, r3, #1
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d114      	bne.n	800641c <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063f6:	69ba      	ldr	r2, [r7, #24]
 80063f8:	8812      	ldrh	r2, [r2, #0]
 80063fa:	b292      	uxth	r2, r2
 80063fc:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006402:	1c9a      	adds	r2, r3, #2
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800640e:	b29b      	uxth	r3, r3
 8006410:	3b01      	subs	r3, #1
 8006412:	b29a      	uxth	r2, r3
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800641a:	e06f      	b.n	80064fc <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006422:	b29b      	uxth	r3, r3
 8006424:	8bfa      	ldrh	r2, [r7, #30]
 8006426:	429a      	cmp	r2, r3
 8006428:	d924      	bls.n	8006474 <HAL_SPI_Receive+0x29c>
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006430:	2b00      	cmp	r3, #0
 8006432:	d01f      	beq.n	8006474 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006438:	69ba      	ldr	r2, [r7, #24]
 800643a:	8812      	ldrh	r2, [r2, #0]
 800643c:	b292      	uxth	r2, r2
 800643e:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006444:	1c9a      	adds	r2, r3, #2
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800644e:	69ba      	ldr	r2, [r7, #24]
 8006450:	8812      	ldrh	r2, [r2, #0]
 8006452:	b292      	uxth	r2, r2
 8006454:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800645a:	1c9a      	adds	r2, r3, #2
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006466:	b29b      	uxth	r3, r3
 8006468:	3b02      	subs	r3, #2
 800646a:	b29a      	uxth	r2, r3
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006472:	e043      	b.n	80064fc <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800647a:	b29b      	uxth	r3, r3
 800647c:	2b01      	cmp	r3, #1
 800647e:	d119      	bne.n	80064b4 <HAL_SPI_Receive+0x2dc>
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006486:	2b00      	cmp	r3, #0
 8006488:	d014      	beq.n	80064b4 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800648e:	69ba      	ldr	r2, [r7, #24]
 8006490:	8812      	ldrh	r2, [r2, #0]
 8006492:	b292      	uxth	r2, r2
 8006494:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800649a:	1c9a      	adds	r2, r3, #2
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	3b01      	subs	r3, #1
 80064aa:	b29a      	uxth	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80064b2:	e023      	b.n	80064fc <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064b4:	f7fc fa6e 	bl	8002994 <HAL_GetTick>
 80064b8:	4602      	mov	r2, r0
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	1ad3      	subs	r3, r2, r3
 80064be:	683a      	ldr	r2, [r7, #0]
 80064c0:	429a      	cmp	r2, r3
 80064c2:	d803      	bhi.n	80064cc <HAL_SPI_Receive+0x2f4>
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ca:	d102      	bne.n	80064d2 <HAL_SPI_Receive+0x2fa>
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d114      	bne.n	80064fc <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80064d2:	68f8      	ldr	r0, [r7, #12]
 80064d4:	f000 f8f2 	bl	80066bc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064de:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2200      	movs	r2, #0
 80064f4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80064f8:	2303      	movs	r3, #3
 80064fa:	e0db      	b.n	80066b4 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006502:	b29b      	uxth	r3, r3
 8006504:	2b00      	cmp	r3, #0
 8006506:	f47f af69 	bne.w	80063dc <HAL_SPI_Receive+0x204>
 800650a:	e0c0      	b.n	800668e <HAL_SPI_Receive+0x4b6>
 800650c:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	695b      	ldr	r3, [r3, #20]
 8006516:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	695b      	ldr	r3, [r3, #20]
 800651e:	f003 0301 	and.w	r3, r3, #1
 8006522:	2b01      	cmp	r3, #1
 8006524:	d117      	bne.n	8006556 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006532:	7812      	ldrb	r2, [r2, #0]
 8006534:	b2d2      	uxtb	r2, r2
 8006536:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800653c:	1c5a      	adds	r2, r3, #1
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006548:	b29b      	uxth	r3, r3
 800654a:	3b01      	subs	r3, #1
 800654c:	b29a      	uxth	r2, r3
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006554:	e094      	b.n	8006680 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800655c:	b29b      	uxth	r3, r3
 800655e:	8bfa      	ldrh	r2, [r7, #30]
 8006560:	429a      	cmp	r2, r3
 8006562:	d946      	bls.n	80065f2 <HAL_SPI_Receive+0x41a>
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800656a:	2b00      	cmp	r3, #0
 800656c:	d041      	beq.n	80065f2 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800657a:	7812      	ldrb	r2, [r2, #0]
 800657c:	b2d2      	uxtb	r2, r2
 800657e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006584:	1c5a      	adds	r2, r3, #1
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006596:	7812      	ldrb	r2, [r2, #0]
 8006598:	b2d2      	uxtb	r2, r2
 800659a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80065a0:	1c5a      	adds	r2, r3, #1
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80065b2:	7812      	ldrb	r2, [r2, #0]
 80065b4:	b2d2      	uxtb	r2, r2
 80065b6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80065bc:	1c5a      	adds	r2, r3, #1
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80065ce:	7812      	ldrb	r2, [r2, #0]
 80065d0:	b2d2      	uxtb	r2, r2
 80065d2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80065d8:	1c5a      	adds	r2, r3, #1
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	3b04      	subs	r3, #4
 80065e8:	b29a      	uxth	r2, r3
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80065f0:	e046      	b.n	8006680 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	2b03      	cmp	r3, #3
 80065fc:	d81c      	bhi.n	8006638 <HAL_SPI_Receive+0x460>
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8006604:	2b00      	cmp	r3, #0
 8006606:	d017      	beq.n	8006638 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006614:	7812      	ldrb	r2, [r2, #0]
 8006616:	b2d2      	uxtb	r2, r2
 8006618:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800661e:	1c5a      	adds	r2, r3, #1
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800662a:	b29b      	uxth	r3, r3
 800662c:	3b01      	subs	r3, #1
 800662e:	b29a      	uxth	r2, r3
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006636:	e023      	b.n	8006680 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006638:	f7fc f9ac 	bl	8002994 <HAL_GetTick>
 800663c:	4602      	mov	r2, r0
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	1ad3      	subs	r3, r2, r3
 8006642:	683a      	ldr	r2, [r7, #0]
 8006644:	429a      	cmp	r2, r3
 8006646:	d803      	bhi.n	8006650 <HAL_SPI_Receive+0x478>
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800664e:	d102      	bne.n	8006656 <HAL_SPI_Receive+0x47e>
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d114      	bne.n	8006680 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006656:	68f8      	ldr	r0, [r7, #12]
 8006658:	f000 f830 	bl	80066bc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006662:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2201      	movs	r2, #1
 8006670:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2200      	movs	r2, #0
 8006678:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800667c:	2303      	movs	r3, #3
 800667e:	e019      	b.n	80066b4 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006686:	b29b      	uxth	r3, r3
 8006688:	2b00      	cmp	r3, #0
 800668a:	f47f af41 	bne.w	8006510 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800668e:	68f8      	ldr	r0, [r7, #12]
 8006690:	f000 f814 	bl	80066bc <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d001      	beq.n	80066b2 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	e000      	b.n	80066b4 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 80066b2:	2300      	movs	r3, #0
  }
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3720      	adds	r7, #32
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80066bc:	b480      	push	{r7}
 80066be:	b085      	sub	sp, #20
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	695b      	ldr	r3, [r3, #20]
 80066ca:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	699a      	ldr	r2, [r3, #24]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f042 0208 	orr.w	r2, r2, #8
 80066da:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	699a      	ldr	r2, [r3, #24]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f042 0210 	orr.w	r2, r2, #16
 80066ea:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f022 0201 	bic.w	r2, r2, #1
 80066fa:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	6919      	ldr	r1, [r3, #16]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681a      	ldr	r2, [r3, #0]
 8006706:	4b3c      	ldr	r3, [pc, #240]	@ (80067f8 <SPI_CloseTransfer+0x13c>)
 8006708:	400b      	ands	r3, r1
 800670a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	689a      	ldr	r2, [r3, #8]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800671a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006722:	b2db      	uxtb	r3, r3
 8006724:	2b04      	cmp	r3, #4
 8006726:	d014      	beq.n	8006752 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f003 0320 	and.w	r3, r3, #32
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00f      	beq.n	8006752 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006738:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	699a      	ldr	r2, [r3, #24]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f042 0220 	orr.w	r2, r2, #32
 8006750:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006758:	b2db      	uxtb	r3, r3
 800675a:	2b03      	cmp	r3, #3
 800675c:	d014      	beq.n	8006788 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006764:	2b00      	cmp	r3, #0
 8006766:	d00f      	beq.n	8006788 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800676e:	f043 0204 	orr.w	r2, r3, #4
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	699a      	ldr	r2, [r3, #24]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006786:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800678e:	2b00      	cmp	r3, #0
 8006790:	d00f      	beq.n	80067b2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006798:	f043 0201 	orr.w	r2, r3, #1
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	699a      	ldr	r2, [r3, #24]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067b0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d00f      	beq.n	80067dc <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067c2:	f043 0208 	orr.w	r2, r3, #8
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	699a      	ldr	r2, [r3, #24]
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80067da:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80067ec:	bf00      	nop
 80067ee:	3714      	adds	r7, #20
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr
 80067f8:	fffffc90 	.word	0xfffffc90

080067fc <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b084      	sub	sp, #16
 8006800:	af00      	add	r7, sp, #0
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	603b      	str	r3, [r7, #0]
 8006808:	4613      	mov	r3, r2
 800680a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800680c:	e010      	b.n	8006830 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800680e:	f7fc f8c1 	bl	8002994 <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	69bb      	ldr	r3, [r7, #24]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	683a      	ldr	r2, [r7, #0]
 800681a:	429a      	cmp	r2, r3
 800681c:	d803      	bhi.n	8006826 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006824:	d102      	bne.n	800682c <SPI_WaitOnFlagUntilTimeout+0x30>
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d101      	bne.n	8006830 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800682c:	2303      	movs	r3, #3
 800682e:	e00f      	b.n	8006850 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	695a      	ldr	r2, [r3, #20]
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	4013      	ands	r3, r2
 800683a:	68ba      	ldr	r2, [r7, #8]
 800683c:	429a      	cmp	r2, r3
 800683e:	bf0c      	ite	eq
 8006840:	2301      	moveq	r3, #1
 8006842:	2300      	movne	r3, #0
 8006844:	b2db      	uxtb	r3, r3
 8006846:	461a      	mov	r2, r3
 8006848:	79fb      	ldrb	r3, [r7, #7]
 800684a:	429a      	cmp	r2, r3
 800684c:	d0df      	beq.n	800680e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800684e:	2300      	movs	r3, #0
}
 8006850:	4618      	mov	r0, r3
 8006852:	3710      	adds	r7, #16
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}

08006858 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8006858:	b480      	push	{r7}
 800685a:	b085      	sub	sp, #20
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006864:	095b      	lsrs	r3, r3, #5
 8006866:	3301      	adds	r3, #1
 8006868:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	68db      	ldr	r3, [r3, #12]
 800686e:	3301      	adds	r3, #1
 8006870:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	3307      	adds	r3, #7
 8006876:	08db      	lsrs	r3, r3, #3
 8006878:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	68fa      	ldr	r2, [r7, #12]
 800687e:	fb02 f303 	mul.w	r3, r2, r3
}
 8006882:	4618      	mov	r0, r3
 8006884:	3714      	adds	r7, #20
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr

0800688e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800688e:	b580      	push	{r7, lr}
 8006890:	b082      	sub	sp, #8
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d101      	bne.n	80068a0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	e042      	b.n	8006926 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d106      	bne.n	80068b8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f000 f83b 	bl	800692e <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2224      	movs	r2, #36	@ 0x24
 80068bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f022 0201 	bic.w	r2, r2, #1
 80068ce:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d002      	beq.n	80068de <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f000 ff2d 	bl	8007738 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f000 f8be 	bl	8006a60 <UART_SetConfig>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d101      	bne.n	80068ee <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e01b      	b.n	8006926 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	685a      	ldr	r2, [r3, #4]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80068fc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	689a      	ldr	r2, [r3, #8]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800690c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f042 0201 	orr.w	r2, r2, #1
 800691c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 ffac 	bl	800787c <UART_CheckIdleState>
 8006924:	4603      	mov	r3, r0
}
 8006926:	4618      	mov	r0, r3
 8006928:	3708      	adds	r7, #8
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}

0800692e <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800692e:	b480      	push	{r7}
 8006930:	b083      	sub	sp, #12
 8006932:	af00      	add	r7, sp, #0
 8006934:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8006936:	bf00      	nop
 8006938:	370c      	adds	r7, #12
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr

08006942 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006942:	b580      	push	{r7, lr}
 8006944:	b08a      	sub	sp, #40	@ 0x28
 8006946:	af02      	add	r7, sp, #8
 8006948:	60f8      	str	r0, [r7, #12]
 800694a:	60b9      	str	r1, [r7, #8]
 800694c:	603b      	str	r3, [r7, #0]
 800694e:	4613      	mov	r3, r2
 8006950:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006958:	2b20      	cmp	r3, #32
 800695a:	d17b      	bne.n	8006a54 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d002      	beq.n	8006968 <HAL_UART_Transmit+0x26>
 8006962:	88fb      	ldrh	r3, [r7, #6]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d101      	bne.n	800696c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	e074      	b.n	8006a56 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2200      	movs	r2, #0
 8006970:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2221      	movs	r2, #33	@ 0x21
 8006978:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800697c:	f7fc f80a 	bl	8002994 <HAL_GetTick>
 8006980:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	88fa      	ldrh	r2, [r7, #6]
 8006986:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	88fa      	ldrh	r2, [r7, #6]
 800698e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800699a:	d108      	bne.n	80069ae <HAL_UART_Transmit+0x6c>
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	691b      	ldr	r3, [r3, #16]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d104      	bne.n	80069ae <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80069a4:	2300      	movs	r3, #0
 80069a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	61bb      	str	r3, [r7, #24]
 80069ac:	e003      	b.n	80069b6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80069b2:	2300      	movs	r3, #0
 80069b4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80069b6:	e030      	b.n	8006a1a <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	9300      	str	r3, [sp, #0]
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	2200      	movs	r2, #0
 80069c0:	2180      	movs	r1, #128	@ 0x80
 80069c2:	68f8      	ldr	r0, [r7, #12]
 80069c4:	f001 f804 	bl	80079d0 <UART_WaitOnFlagUntilTimeout>
 80069c8:	4603      	mov	r3, r0
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d005      	beq.n	80069da <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2220      	movs	r2, #32
 80069d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80069d6:	2303      	movs	r3, #3
 80069d8:	e03d      	b.n	8006a56 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80069da:	69fb      	ldr	r3, [r7, #28]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d10b      	bne.n	80069f8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80069e0:	69bb      	ldr	r3, [r7, #24]
 80069e2:	881b      	ldrh	r3, [r3, #0]
 80069e4:	461a      	mov	r2, r3
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069ee:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	3302      	adds	r3, #2
 80069f4:	61bb      	str	r3, [r7, #24]
 80069f6:	e007      	b.n	8006a08 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80069f8:	69fb      	ldr	r3, [r7, #28]
 80069fa:	781a      	ldrb	r2, [r3, #0]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006a02:	69fb      	ldr	r3, [r7, #28]
 8006a04:	3301      	adds	r3, #1
 8006a06:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	3b01      	subs	r3, #1
 8006a12:	b29a      	uxth	r2, r3
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d1c8      	bne.n	80069b8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	9300      	str	r3, [sp, #0]
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	2140      	movs	r1, #64	@ 0x40
 8006a30:	68f8      	ldr	r0, [r7, #12]
 8006a32:	f000 ffcd 	bl	80079d0 <UART_WaitOnFlagUntilTimeout>
 8006a36:	4603      	mov	r3, r0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d005      	beq.n	8006a48 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2220      	movs	r2, #32
 8006a40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e006      	b.n	8006a56 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2220      	movs	r2, #32
 8006a4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006a50:	2300      	movs	r3, #0
 8006a52:	e000      	b.n	8006a56 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006a54:	2302      	movs	r3, #2
  }
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	3720      	adds	r7, #32
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}
	...

08006a60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a64:	b092      	sub	sp, #72	@ 0x48
 8006a66:	af00      	add	r7, sp, #0
 8006a68:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	689a      	ldr	r2, [r3, #8]
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	691b      	ldr	r3, [r3, #16]
 8006a78:	431a      	orrs	r2, r3
 8006a7a:	697b      	ldr	r3, [r7, #20]
 8006a7c:	695b      	ldr	r3, [r3, #20]
 8006a7e:	431a      	orrs	r2, r3
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	69db      	ldr	r3, [r3, #28]
 8006a84:	4313      	orrs	r3, r2
 8006a86:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	4bbe      	ldr	r3, [pc, #760]	@ (8006d88 <UART_SetConfig+0x328>)
 8006a90:	4013      	ands	r3, r2
 8006a92:	697a      	ldr	r2, [r7, #20]
 8006a94:	6812      	ldr	r2, [r2, #0]
 8006a96:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006a98:	430b      	orrs	r3, r1
 8006a9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	68da      	ldr	r2, [r3, #12]
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	430a      	orrs	r2, r1
 8006ab0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	699b      	ldr	r3, [r3, #24]
 8006ab6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4ab3      	ldr	r2, [pc, #716]	@ (8006d8c <UART_SetConfig+0x32c>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d004      	beq.n	8006acc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	6a1b      	ldr	r3, [r3, #32]
 8006ac6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	689a      	ldr	r2, [r3, #8]
 8006ad2:	4baf      	ldr	r3, [pc, #700]	@ (8006d90 <UART_SetConfig+0x330>)
 8006ad4:	4013      	ands	r3, r2
 8006ad6:	697a      	ldr	r2, [r7, #20]
 8006ad8:	6812      	ldr	r2, [r2, #0]
 8006ada:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006adc:	430b      	orrs	r3, r1
 8006ade:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ae6:	f023 010f 	bic.w	r1, r3, #15
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	430a      	orrs	r2, r1
 8006af4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4aa6      	ldr	r2, [pc, #664]	@ (8006d94 <UART_SetConfig+0x334>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d177      	bne.n	8006bf0 <UART_SetConfig+0x190>
 8006b00:	4ba5      	ldr	r3, [pc, #660]	@ (8006d98 <UART_SetConfig+0x338>)
 8006b02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b04:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b08:	2b28      	cmp	r3, #40	@ 0x28
 8006b0a:	d86d      	bhi.n	8006be8 <UART_SetConfig+0x188>
 8006b0c:	a201      	add	r2, pc, #4	@ (adr r2, 8006b14 <UART_SetConfig+0xb4>)
 8006b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b12:	bf00      	nop
 8006b14:	08006bb9 	.word	0x08006bb9
 8006b18:	08006be9 	.word	0x08006be9
 8006b1c:	08006be9 	.word	0x08006be9
 8006b20:	08006be9 	.word	0x08006be9
 8006b24:	08006be9 	.word	0x08006be9
 8006b28:	08006be9 	.word	0x08006be9
 8006b2c:	08006be9 	.word	0x08006be9
 8006b30:	08006be9 	.word	0x08006be9
 8006b34:	08006bc1 	.word	0x08006bc1
 8006b38:	08006be9 	.word	0x08006be9
 8006b3c:	08006be9 	.word	0x08006be9
 8006b40:	08006be9 	.word	0x08006be9
 8006b44:	08006be9 	.word	0x08006be9
 8006b48:	08006be9 	.word	0x08006be9
 8006b4c:	08006be9 	.word	0x08006be9
 8006b50:	08006be9 	.word	0x08006be9
 8006b54:	08006bc9 	.word	0x08006bc9
 8006b58:	08006be9 	.word	0x08006be9
 8006b5c:	08006be9 	.word	0x08006be9
 8006b60:	08006be9 	.word	0x08006be9
 8006b64:	08006be9 	.word	0x08006be9
 8006b68:	08006be9 	.word	0x08006be9
 8006b6c:	08006be9 	.word	0x08006be9
 8006b70:	08006be9 	.word	0x08006be9
 8006b74:	08006bd1 	.word	0x08006bd1
 8006b78:	08006be9 	.word	0x08006be9
 8006b7c:	08006be9 	.word	0x08006be9
 8006b80:	08006be9 	.word	0x08006be9
 8006b84:	08006be9 	.word	0x08006be9
 8006b88:	08006be9 	.word	0x08006be9
 8006b8c:	08006be9 	.word	0x08006be9
 8006b90:	08006be9 	.word	0x08006be9
 8006b94:	08006bd9 	.word	0x08006bd9
 8006b98:	08006be9 	.word	0x08006be9
 8006b9c:	08006be9 	.word	0x08006be9
 8006ba0:	08006be9 	.word	0x08006be9
 8006ba4:	08006be9 	.word	0x08006be9
 8006ba8:	08006be9 	.word	0x08006be9
 8006bac:	08006be9 	.word	0x08006be9
 8006bb0:	08006be9 	.word	0x08006be9
 8006bb4:	08006be1 	.word	0x08006be1
 8006bb8:	2301      	movs	r3, #1
 8006bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bbe:	e326      	b.n	800720e <UART_SetConfig+0x7ae>
 8006bc0:	2304      	movs	r3, #4
 8006bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bc6:	e322      	b.n	800720e <UART_SetConfig+0x7ae>
 8006bc8:	2308      	movs	r3, #8
 8006bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bce:	e31e      	b.n	800720e <UART_SetConfig+0x7ae>
 8006bd0:	2310      	movs	r3, #16
 8006bd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bd6:	e31a      	b.n	800720e <UART_SetConfig+0x7ae>
 8006bd8:	2320      	movs	r3, #32
 8006bda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bde:	e316      	b.n	800720e <UART_SetConfig+0x7ae>
 8006be0:	2340      	movs	r3, #64	@ 0x40
 8006be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006be6:	e312      	b.n	800720e <UART_SetConfig+0x7ae>
 8006be8:	2380      	movs	r3, #128	@ 0x80
 8006bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bee:	e30e      	b.n	800720e <UART_SetConfig+0x7ae>
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a69      	ldr	r2, [pc, #420]	@ (8006d9c <UART_SetConfig+0x33c>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d130      	bne.n	8006c5c <UART_SetConfig+0x1fc>
 8006bfa:	4b67      	ldr	r3, [pc, #412]	@ (8006d98 <UART_SetConfig+0x338>)
 8006bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bfe:	f003 0307 	and.w	r3, r3, #7
 8006c02:	2b05      	cmp	r3, #5
 8006c04:	d826      	bhi.n	8006c54 <UART_SetConfig+0x1f4>
 8006c06:	a201      	add	r2, pc, #4	@ (adr r2, 8006c0c <UART_SetConfig+0x1ac>)
 8006c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c0c:	08006c25 	.word	0x08006c25
 8006c10:	08006c2d 	.word	0x08006c2d
 8006c14:	08006c35 	.word	0x08006c35
 8006c18:	08006c3d 	.word	0x08006c3d
 8006c1c:	08006c45 	.word	0x08006c45
 8006c20:	08006c4d 	.word	0x08006c4d
 8006c24:	2300      	movs	r3, #0
 8006c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c2a:	e2f0      	b.n	800720e <UART_SetConfig+0x7ae>
 8006c2c:	2304      	movs	r3, #4
 8006c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c32:	e2ec      	b.n	800720e <UART_SetConfig+0x7ae>
 8006c34:	2308      	movs	r3, #8
 8006c36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c3a:	e2e8      	b.n	800720e <UART_SetConfig+0x7ae>
 8006c3c:	2310      	movs	r3, #16
 8006c3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c42:	e2e4      	b.n	800720e <UART_SetConfig+0x7ae>
 8006c44:	2320      	movs	r3, #32
 8006c46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c4a:	e2e0      	b.n	800720e <UART_SetConfig+0x7ae>
 8006c4c:	2340      	movs	r3, #64	@ 0x40
 8006c4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c52:	e2dc      	b.n	800720e <UART_SetConfig+0x7ae>
 8006c54:	2380      	movs	r3, #128	@ 0x80
 8006c56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c5a:	e2d8      	b.n	800720e <UART_SetConfig+0x7ae>
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a4f      	ldr	r2, [pc, #316]	@ (8006da0 <UART_SetConfig+0x340>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d130      	bne.n	8006cc8 <UART_SetConfig+0x268>
 8006c66:	4b4c      	ldr	r3, [pc, #304]	@ (8006d98 <UART_SetConfig+0x338>)
 8006c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c6a:	f003 0307 	and.w	r3, r3, #7
 8006c6e:	2b05      	cmp	r3, #5
 8006c70:	d826      	bhi.n	8006cc0 <UART_SetConfig+0x260>
 8006c72:	a201      	add	r2, pc, #4	@ (adr r2, 8006c78 <UART_SetConfig+0x218>)
 8006c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c78:	08006c91 	.word	0x08006c91
 8006c7c:	08006c99 	.word	0x08006c99
 8006c80:	08006ca1 	.word	0x08006ca1
 8006c84:	08006ca9 	.word	0x08006ca9
 8006c88:	08006cb1 	.word	0x08006cb1
 8006c8c:	08006cb9 	.word	0x08006cb9
 8006c90:	2300      	movs	r3, #0
 8006c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c96:	e2ba      	b.n	800720e <UART_SetConfig+0x7ae>
 8006c98:	2304      	movs	r3, #4
 8006c9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c9e:	e2b6      	b.n	800720e <UART_SetConfig+0x7ae>
 8006ca0:	2308      	movs	r3, #8
 8006ca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ca6:	e2b2      	b.n	800720e <UART_SetConfig+0x7ae>
 8006ca8:	2310      	movs	r3, #16
 8006caa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cae:	e2ae      	b.n	800720e <UART_SetConfig+0x7ae>
 8006cb0:	2320      	movs	r3, #32
 8006cb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cb6:	e2aa      	b.n	800720e <UART_SetConfig+0x7ae>
 8006cb8:	2340      	movs	r3, #64	@ 0x40
 8006cba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cbe:	e2a6      	b.n	800720e <UART_SetConfig+0x7ae>
 8006cc0:	2380      	movs	r3, #128	@ 0x80
 8006cc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cc6:	e2a2      	b.n	800720e <UART_SetConfig+0x7ae>
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a35      	ldr	r2, [pc, #212]	@ (8006da4 <UART_SetConfig+0x344>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d130      	bne.n	8006d34 <UART_SetConfig+0x2d4>
 8006cd2:	4b31      	ldr	r3, [pc, #196]	@ (8006d98 <UART_SetConfig+0x338>)
 8006cd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cd6:	f003 0307 	and.w	r3, r3, #7
 8006cda:	2b05      	cmp	r3, #5
 8006cdc:	d826      	bhi.n	8006d2c <UART_SetConfig+0x2cc>
 8006cde:	a201      	add	r2, pc, #4	@ (adr r2, 8006ce4 <UART_SetConfig+0x284>)
 8006ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce4:	08006cfd 	.word	0x08006cfd
 8006ce8:	08006d05 	.word	0x08006d05
 8006cec:	08006d0d 	.word	0x08006d0d
 8006cf0:	08006d15 	.word	0x08006d15
 8006cf4:	08006d1d 	.word	0x08006d1d
 8006cf8:	08006d25 	.word	0x08006d25
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d02:	e284      	b.n	800720e <UART_SetConfig+0x7ae>
 8006d04:	2304      	movs	r3, #4
 8006d06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d0a:	e280      	b.n	800720e <UART_SetConfig+0x7ae>
 8006d0c:	2308      	movs	r3, #8
 8006d0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d12:	e27c      	b.n	800720e <UART_SetConfig+0x7ae>
 8006d14:	2310      	movs	r3, #16
 8006d16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d1a:	e278      	b.n	800720e <UART_SetConfig+0x7ae>
 8006d1c:	2320      	movs	r3, #32
 8006d1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d22:	e274      	b.n	800720e <UART_SetConfig+0x7ae>
 8006d24:	2340      	movs	r3, #64	@ 0x40
 8006d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d2a:	e270      	b.n	800720e <UART_SetConfig+0x7ae>
 8006d2c:	2380      	movs	r3, #128	@ 0x80
 8006d2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d32:	e26c      	b.n	800720e <UART_SetConfig+0x7ae>
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a1b      	ldr	r2, [pc, #108]	@ (8006da8 <UART_SetConfig+0x348>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d142      	bne.n	8006dc4 <UART_SetConfig+0x364>
 8006d3e:	4b16      	ldr	r3, [pc, #88]	@ (8006d98 <UART_SetConfig+0x338>)
 8006d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d42:	f003 0307 	and.w	r3, r3, #7
 8006d46:	2b05      	cmp	r3, #5
 8006d48:	d838      	bhi.n	8006dbc <UART_SetConfig+0x35c>
 8006d4a:	a201      	add	r2, pc, #4	@ (adr r2, 8006d50 <UART_SetConfig+0x2f0>)
 8006d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d50:	08006d69 	.word	0x08006d69
 8006d54:	08006d71 	.word	0x08006d71
 8006d58:	08006d79 	.word	0x08006d79
 8006d5c:	08006d81 	.word	0x08006d81
 8006d60:	08006dad 	.word	0x08006dad
 8006d64:	08006db5 	.word	0x08006db5
 8006d68:	2300      	movs	r3, #0
 8006d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d6e:	e24e      	b.n	800720e <UART_SetConfig+0x7ae>
 8006d70:	2304      	movs	r3, #4
 8006d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d76:	e24a      	b.n	800720e <UART_SetConfig+0x7ae>
 8006d78:	2308      	movs	r3, #8
 8006d7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d7e:	e246      	b.n	800720e <UART_SetConfig+0x7ae>
 8006d80:	2310      	movs	r3, #16
 8006d82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d86:	e242      	b.n	800720e <UART_SetConfig+0x7ae>
 8006d88:	cfff69f3 	.word	0xcfff69f3
 8006d8c:	58000c00 	.word	0x58000c00
 8006d90:	11fff4ff 	.word	0x11fff4ff
 8006d94:	40011000 	.word	0x40011000
 8006d98:	58024400 	.word	0x58024400
 8006d9c:	40004400 	.word	0x40004400
 8006da0:	40004800 	.word	0x40004800
 8006da4:	40004c00 	.word	0x40004c00
 8006da8:	40005000 	.word	0x40005000
 8006dac:	2320      	movs	r3, #32
 8006dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006db2:	e22c      	b.n	800720e <UART_SetConfig+0x7ae>
 8006db4:	2340      	movs	r3, #64	@ 0x40
 8006db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dba:	e228      	b.n	800720e <UART_SetConfig+0x7ae>
 8006dbc:	2380      	movs	r3, #128	@ 0x80
 8006dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dc2:	e224      	b.n	800720e <UART_SetConfig+0x7ae>
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4ab1      	ldr	r2, [pc, #708]	@ (8007090 <UART_SetConfig+0x630>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d176      	bne.n	8006ebc <UART_SetConfig+0x45c>
 8006dce:	4bb1      	ldr	r3, [pc, #708]	@ (8007094 <UART_SetConfig+0x634>)
 8006dd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dd2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006dd6:	2b28      	cmp	r3, #40	@ 0x28
 8006dd8:	d86c      	bhi.n	8006eb4 <UART_SetConfig+0x454>
 8006dda:	a201      	add	r2, pc, #4	@ (adr r2, 8006de0 <UART_SetConfig+0x380>)
 8006ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006de0:	08006e85 	.word	0x08006e85
 8006de4:	08006eb5 	.word	0x08006eb5
 8006de8:	08006eb5 	.word	0x08006eb5
 8006dec:	08006eb5 	.word	0x08006eb5
 8006df0:	08006eb5 	.word	0x08006eb5
 8006df4:	08006eb5 	.word	0x08006eb5
 8006df8:	08006eb5 	.word	0x08006eb5
 8006dfc:	08006eb5 	.word	0x08006eb5
 8006e00:	08006e8d 	.word	0x08006e8d
 8006e04:	08006eb5 	.word	0x08006eb5
 8006e08:	08006eb5 	.word	0x08006eb5
 8006e0c:	08006eb5 	.word	0x08006eb5
 8006e10:	08006eb5 	.word	0x08006eb5
 8006e14:	08006eb5 	.word	0x08006eb5
 8006e18:	08006eb5 	.word	0x08006eb5
 8006e1c:	08006eb5 	.word	0x08006eb5
 8006e20:	08006e95 	.word	0x08006e95
 8006e24:	08006eb5 	.word	0x08006eb5
 8006e28:	08006eb5 	.word	0x08006eb5
 8006e2c:	08006eb5 	.word	0x08006eb5
 8006e30:	08006eb5 	.word	0x08006eb5
 8006e34:	08006eb5 	.word	0x08006eb5
 8006e38:	08006eb5 	.word	0x08006eb5
 8006e3c:	08006eb5 	.word	0x08006eb5
 8006e40:	08006e9d 	.word	0x08006e9d
 8006e44:	08006eb5 	.word	0x08006eb5
 8006e48:	08006eb5 	.word	0x08006eb5
 8006e4c:	08006eb5 	.word	0x08006eb5
 8006e50:	08006eb5 	.word	0x08006eb5
 8006e54:	08006eb5 	.word	0x08006eb5
 8006e58:	08006eb5 	.word	0x08006eb5
 8006e5c:	08006eb5 	.word	0x08006eb5
 8006e60:	08006ea5 	.word	0x08006ea5
 8006e64:	08006eb5 	.word	0x08006eb5
 8006e68:	08006eb5 	.word	0x08006eb5
 8006e6c:	08006eb5 	.word	0x08006eb5
 8006e70:	08006eb5 	.word	0x08006eb5
 8006e74:	08006eb5 	.word	0x08006eb5
 8006e78:	08006eb5 	.word	0x08006eb5
 8006e7c:	08006eb5 	.word	0x08006eb5
 8006e80:	08006ead 	.word	0x08006ead
 8006e84:	2301      	movs	r3, #1
 8006e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e8a:	e1c0      	b.n	800720e <UART_SetConfig+0x7ae>
 8006e8c:	2304      	movs	r3, #4
 8006e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e92:	e1bc      	b.n	800720e <UART_SetConfig+0x7ae>
 8006e94:	2308      	movs	r3, #8
 8006e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e9a:	e1b8      	b.n	800720e <UART_SetConfig+0x7ae>
 8006e9c:	2310      	movs	r3, #16
 8006e9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ea2:	e1b4      	b.n	800720e <UART_SetConfig+0x7ae>
 8006ea4:	2320      	movs	r3, #32
 8006ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eaa:	e1b0      	b.n	800720e <UART_SetConfig+0x7ae>
 8006eac:	2340      	movs	r3, #64	@ 0x40
 8006eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eb2:	e1ac      	b.n	800720e <UART_SetConfig+0x7ae>
 8006eb4:	2380      	movs	r3, #128	@ 0x80
 8006eb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eba:	e1a8      	b.n	800720e <UART_SetConfig+0x7ae>
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4a75      	ldr	r2, [pc, #468]	@ (8007098 <UART_SetConfig+0x638>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d130      	bne.n	8006f28 <UART_SetConfig+0x4c8>
 8006ec6:	4b73      	ldr	r3, [pc, #460]	@ (8007094 <UART_SetConfig+0x634>)
 8006ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eca:	f003 0307 	and.w	r3, r3, #7
 8006ece:	2b05      	cmp	r3, #5
 8006ed0:	d826      	bhi.n	8006f20 <UART_SetConfig+0x4c0>
 8006ed2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ed8 <UART_SetConfig+0x478>)
 8006ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed8:	08006ef1 	.word	0x08006ef1
 8006edc:	08006ef9 	.word	0x08006ef9
 8006ee0:	08006f01 	.word	0x08006f01
 8006ee4:	08006f09 	.word	0x08006f09
 8006ee8:	08006f11 	.word	0x08006f11
 8006eec:	08006f19 	.word	0x08006f19
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ef6:	e18a      	b.n	800720e <UART_SetConfig+0x7ae>
 8006ef8:	2304      	movs	r3, #4
 8006efa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006efe:	e186      	b.n	800720e <UART_SetConfig+0x7ae>
 8006f00:	2308      	movs	r3, #8
 8006f02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f06:	e182      	b.n	800720e <UART_SetConfig+0x7ae>
 8006f08:	2310      	movs	r3, #16
 8006f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f0e:	e17e      	b.n	800720e <UART_SetConfig+0x7ae>
 8006f10:	2320      	movs	r3, #32
 8006f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f16:	e17a      	b.n	800720e <UART_SetConfig+0x7ae>
 8006f18:	2340      	movs	r3, #64	@ 0x40
 8006f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f1e:	e176      	b.n	800720e <UART_SetConfig+0x7ae>
 8006f20:	2380      	movs	r3, #128	@ 0x80
 8006f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f26:	e172      	b.n	800720e <UART_SetConfig+0x7ae>
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a5b      	ldr	r2, [pc, #364]	@ (800709c <UART_SetConfig+0x63c>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d130      	bne.n	8006f94 <UART_SetConfig+0x534>
 8006f32:	4b58      	ldr	r3, [pc, #352]	@ (8007094 <UART_SetConfig+0x634>)
 8006f34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f36:	f003 0307 	and.w	r3, r3, #7
 8006f3a:	2b05      	cmp	r3, #5
 8006f3c:	d826      	bhi.n	8006f8c <UART_SetConfig+0x52c>
 8006f3e:	a201      	add	r2, pc, #4	@ (adr r2, 8006f44 <UART_SetConfig+0x4e4>)
 8006f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f44:	08006f5d 	.word	0x08006f5d
 8006f48:	08006f65 	.word	0x08006f65
 8006f4c:	08006f6d 	.word	0x08006f6d
 8006f50:	08006f75 	.word	0x08006f75
 8006f54:	08006f7d 	.word	0x08006f7d
 8006f58:	08006f85 	.word	0x08006f85
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f62:	e154      	b.n	800720e <UART_SetConfig+0x7ae>
 8006f64:	2304      	movs	r3, #4
 8006f66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f6a:	e150      	b.n	800720e <UART_SetConfig+0x7ae>
 8006f6c:	2308      	movs	r3, #8
 8006f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f72:	e14c      	b.n	800720e <UART_SetConfig+0x7ae>
 8006f74:	2310      	movs	r3, #16
 8006f76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f7a:	e148      	b.n	800720e <UART_SetConfig+0x7ae>
 8006f7c:	2320      	movs	r3, #32
 8006f7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f82:	e144      	b.n	800720e <UART_SetConfig+0x7ae>
 8006f84:	2340      	movs	r3, #64	@ 0x40
 8006f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f8a:	e140      	b.n	800720e <UART_SetConfig+0x7ae>
 8006f8c:	2380      	movs	r3, #128	@ 0x80
 8006f8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f92:	e13c      	b.n	800720e <UART_SetConfig+0x7ae>
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a41      	ldr	r2, [pc, #260]	@ (80070a0 <UART_SetConfig+0x640>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	f040 8082 	bne.w	80070a4 <UART_SetConfig+0x644>
 8006fa0:	4b3c      	ldr	r3, [pc, #240]	@ (8007094 <UART_SetConfig+0x634>)
 8006fa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fa4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006fa8:	2b28      	cmp	r3, #40	@ 0x28
 8006faa:	d86d      	bhi.n	8007088 <UART_SetConfig+0x628>
 8006fac:	a201      	add	r2, pc, #4	@ (adr r2, 8006fb4 <UART_SetConfig+0x554>)
 8006fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fb2:	bf00      	nop
 8006fb4:	08007059 	.word	0x08007059
 8006fb8:	08007089 	.word	0x08007089
 8006fbc:	08007089 	.word	0x08007089
 8006fc0:	08007089 	.word	0x08007089
 8006fc4:	08007089 	.word	0x08007089
 8006fc8:	08007089 	.word	0x08007089
 8006fcc:	08007089 	.word	0x08007089
 8006fd0:	08007089 	.word	0x08007089
 8006fd4:	08007061 	.word	0x08007061
 8006fd8:	08007089 	.word	0x08007089
 8006fdc:	08007089 	.word	0x08007089
 8006fe0:	08007089 	.word	0x08007089
 8006fe4:	08007089 	.word	0x08007089
 8006fe8:	08007089 	.word	0x08007089
 8006fec:	08007089 	.word	0x08007089
 8006ff0:	08007089 	.word	0x08007089
 8006ff4:	08007069 	.word	0x08007069
 8006ff8:	08007089 	.word	0x08007089
 8006ffc:	08007089 	.word	0x08007089
 8007000:	08007089 	.word	0x08007089
 8007004:	08007089 	.word	0x08007089
 8007008:	08007089 	.word	0x08007089
 800700c:	08007089 	.word	0x08007089
 8007010:	08007089 	.word	0x08007089
 8007014:	08007071 	.word	0x08007071
 8007018:	08007089 	.word	0x08007089
 800701c:	08007089 	.word	0x08007089
 8007020:	08007089 	.word	0x08007089
 8007024:	08007089 	.word	0x08007089
 8007028:	08007089 	.word	0x08007089
 800702c:	08007089 	.word	0x08007089
 8007030:	08007089 	.word	0x08007089
 8007034:	08007079 	.word	0x08007079
 8007038:	08007089 	.word	0x08007089
 800703c:	08007089 	.word	0x08007089
 8007040:	08007089 	.word	0x08007089
 8007044:	08007089 	.word	0x08007089
 8007048:	08007089 	.word	0x08007089
 800704c:	08007089 	.word	0x08007089
 8007050:	08007089 	.word	0x08007089
 8007054:	08007081 	.word	0x08007081
 8007058:	2301      	movs	r3, #1
 800705a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800705e:	e0d6      	b.n	800720e <UART_SetConfig+0x7ae>
 8007060:	2304      	movs	r3, #4
 8007062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007066:	e0d2      	b.n	800720e <UART_SetConfig+0x7ae>
 8007068:	2308      	movs	r3, #8
 800706a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800706e:	e0ce      	b.n	800720e <UART_SetConfig+0x7ae>
 8007070:	2310      	movs	r3, #16
 8007072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007076:	e0ca      	b.n	800720e <UART_SetConfig+0x7ae>
 8007078:	2320      	movs	r3, #32
 800707a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800707e:	e0c6      	b.n	800720e <UART_SetConfig+0x7ae>
 8007080:	2340      	movs	r3, #64	@ 0x40
 8007082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007086:	e0c2      	b.n	800720e <UART_SetConfig+0x7ae>
 8007088:	2380      	movs	r3, #128	@ 0x80
 800708a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800708e:	e0be      	b.n	800720e <UART_SetConfig+0x7ae>
 8007090:	40011400 	.word	0x40011400
 8007094:	58024400 	.word	0x58024400
 8007098:	40007800 	.word	0x40007800
 800709c:	40007c00 	.word	0x40007c00
 80070a0:	40011800 	.word	0x40011800
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4aad      	ldr	r2, [pc, #692]	@ (8007360 <UART_SetConfig+0x900>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d176      	bne.n	800719c <UART_SetConfig+0x73c>
 80070ae:	4bad      	ldr	r3, [pc, #692]	@ (8007364 <UART_SetConfig+0x904>)
 80070b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80070b6:	2b28      	cmp	r3, #40	@ 0x28
 80070b8:	d86c      	bhi.n	8007194 <UART_SetConfig+0x734>
 80070ba:	a201      	add	r2, pc, #4	@ (adr r2, 80070c0 <UART_SetConfig+0x660>)
 80070bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070c0:	08007165 	.word	0x08007165
 80070c4:	08007195 	.word	0x08007195
 80070c8:	08007195 	.word	0x08007195
 80070cc:	08007195 	.word	0x08007195
 80070d0:	08007195 	.word	0x08007195
 80070d4:	08007195 	.word	0x08007195
 80070d8:	08007195 	.word	0x08007195
 80070dc:	08007195 	.word	0x08007195
 80070e0:	0800716d 	.word	0x0800716d
 80070e4:	08007195 	.word	0x08007195
 80070e8:	08007195 	.word	0x08007195
 80070ec:	08007195 	.word	0x08007195
 80070f0:	08007195 	.word	0x08007195
 80070f4:	08007195 	.word	0x08007195
 80070f8:	08007195 	.word	0x08007195
 80070fc:	08007195 	.word	0x08007195
 8007100:	08007175 	.word	0x08007175
 8007104:	08007195 	.word	0x08007195
 8007108:	08007195 	.word	0x08007195
 800710c:	08007195 	.word	0x08007195
 8007110:	08007195 	.word	0x08007195
 8007114:	08007195 	.word	0x08007195
 8007118:	08007195 	.word	0x08007195
 800711c:	08007195 	.word	0x08007195
 8007120:	0800717d 	.word	0x0800717d
 8007124:	08007195 	.word	0x08007195
 8007128:	08007195 	.word	0x08007195
 800712c:	08007195 	.word	0x08007195
 8007130:	08007195 	.word	0x08007195
 8007134:	08007195 	.word	0x08007195
 8007138:	08007195 	.word	0x08007195
 800713c:	08007195 	.word	0x08007195
 8007140:	08007185 	.word	0x08007185
 8007144:	08007195 	.word	0x08007195
 8007148:	08007195 	.word	0x08007195
 800714c:	08007195 	.word	0x08007195
 8007150:	08007195 	.word	0x08007195
 8007154:	08007195 	.word	0x08007195
 8007158:	08007195 	.word	0x08007195
 800715c:	08007195 	.word	0x08007195
 8007160:	0800718d 	.word	0x0800718d
 8007164:	2301      	movs	r3, #1
 8007166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800716a:	e050      	b.n	800720e <UART_SetConfig+0x7ae>
 800716c:	2304      	movs	r3, #4
 800716e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007172:	e04c      	b.n	800720e <UART_SetConfig+0x7ae>
 8007174:	2308      	movs	r3, #8
 8007176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800717a:	e048      	b.n	800720e <UART_SetConfig+0x7ae>
 800717c:	2310      	movs	r3, #16
 800717e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007182:	e044      	b.n	800720e <UART_SetConfig+0x7ae>
 8007184:	2320      	movs	r3, #32
 8007186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800718a:	e040      	b.n	800720e <UART_SetConfig+0x7ae>
 800718c:	2340      	movs	r3, #64	@ 0x40
 800718e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007192:	e03c      	b.n	800720e <UART_SetConfig+0x7ae>
 8007194:	2380      	movs	r3, #128	@ 0x80
 8007196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800719a:	e038      	b.n	800720e <UART_SetConfig+0x7ae>
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a71      	ldr	r2, [pc, #452]	@ (8007368 <UART_SetConfig+0x908>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d130      	bne.n	8007208 <UART_SetConfig+0x7a8>
 80071a6:	4b6f      	ldr	r3, [pc, #444]	@ (8007364 <UART_SetConfig+0x904>)
 80071a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071aa:	f003 0307 	and.w	r3, r3, #7
 80071ae:	2b05      	cmp	r3, #5
 80071b0:	d826      	bhi.n	8007200 <UART_SetConfig+0x7a0>
 80071b2:	a201      	add	r2, pc, #4	@ (adr r2, 80071b8 <UART_SetConfig+0x758>)
 80071b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071b8:	080071d1 	.word	0x080071d1
 80071bc:	080071d9 	.word	0x080071d9
 80071c0:	080071e1 	.word	0x080071e1
 80071c4:	080071e9 	.word	0x080071e9
 80071c8:	080071f1 	.word	0x080071f1
 80071cc:	080071f9 	.word	0x080071f9
 80071d0:	2302      	movs	r3, #2
 80071d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071d6:	e01a      	b.n	800720e <UART_SetConfig+0x7ae>
 80071d8:	2304      	movs	r3, #4
 80071da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071de:	e016      	b.n	800720e <UART_SetConfig+0x7ae>
 80071e0:	2308      	movs	r3, #8
 80071e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071e6:	e012      	b.n	800720e <UART_SetConfig+0x7ae>
 80071e8:	2310      	movs	r3, #16
 80071ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071ee:	e00e      	b.n	800720e <UART_SetConfig+0x7ae>
 80071f0:	2320      	movs	r3, #32
 80071f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071f6:	e00a      	b.n	800720e <UART_SetConfig+0x7ae>
 80071f8:	2340      	movs	r3, #64	@ 0x40
 80071fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071fe:	e006      	b.n	800720e <UART_SetConfig+0x7ae>
 8007200:	2380      	movs	r3, #128	@ 0x80
 8007202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007206:	e002      	b.n	800720e <UART_SetConfig+0x7ae>
 8007208:	2380      	movs	r3, #128	@ 0x80
 800720a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a55      	ldr	r2, [pc, #340]	@ (8007368 <UART_SetConfig+0x908>)
 8007214:	4293      	cmp	r3, r2
 8007216:	f040 80f8 	bne.w	800740a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800721a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800721e:	2b20      	cmp	r3, #32
 8007220:	dc46      	bgt.n	80072b0 <UART_SetConfig+0x850>
 8007222:	2b02      	cmp	r3, #2
 8007224:	db75      	blt.n	8007312 <UART_SetConfig+0x8b2>
 8007226:	3b02      	subs	r3, #2
 8007228:	2b1e      	cmp	r3, #30
 800722a:	d872      	bhi.n	8007312 <UART_SetConfig+0x8b2>
 800722c:	a201      	add	r2, pc, #4	@ (adr r2, 8007234 <UART_SetConfig+0x7d4>)
 800722e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007232:	bf00      	nop
 8007234:	080072b7 	.word	0x080072b7
 8007238:	08007313 	.word	0x08007313
 800723c:	080072bf 	.word	0x080072bf
 8007240:	08007313 	.word	0x08007313
 8007244:	08007313 	.word	0x08007313
 8007248:	08007313 	.word	0x08007313
 800724c:	080072cf 	.word	0x080072cf
 8007250:	08007313 	.word	0x08007313
 8007254:	08007313 	.word	0x08007313
 8007258:	08007313 	.word	0x08007313
 800725c:	08007313 	.word	0x08007313
 8007260:	08007313 	.word	0x08007313
 8007264:	08007313 	.word	0x08007313
 8007268:	08007313 	.word	0x08007313
 800726c:	080072df 	.word	0x080072df
 8007270:	08007313 	.word	0x08007313
 8007274:	08007313 	.word	0x08007313
 8007278:	08007313 	.word	0x08007313
 800727c:	08007313 	.word	0x08007313
 8007280:	08007313 	.word	0x08007313
 8007284:	08007313 	.word	0x08007313
 8007288:	08007313 	.word	0x08007313
 800728c:	08007313 	.word	0x08007313
 8007290:	08007313 	.word	0x08007313
 8007294:	08007313 	.word	0x08007313
 8007298:	08007313 	.word	0x08007313
 800729c:	08007313 	.word	0x08007313
 80072a0:	08007313 	.word	0x08007313
 80072a4:	08007313 	.word	0x08007313
 80072a8:	08007313 	.word	0x08007313
 80072ac:	08007305 	.word	0x08007305
 80072b0:	2b40      	cmp	r3, #64	@ 0x40
 80072b2:	d02a      	beq.n	800730a <UART_SetConfig+0x8aa>
 80072b4:	e02d      	b.n	8007312 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80072b6:	f7fe f85b 	bl	8005370 <HAL_RCCEx_GetD3PCLK1Freq>
 80072ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80072bc:	e02f      	b.n	800731e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80072be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80072c2:	4618      	mov	r0, r3
 80072c4:	f7fe f86a 	bl	800539c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80072c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072cc:	e027      	b.n	800731e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80072ce:	f107 0318 	add.w	r3, r7, #24
 80072d2:	4618      	mov	r0, r3
 80072d4:	f7fe f9b6 	bl	8005644 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80072d8:	69fb      	ldr	r3, [r7, #28]
 80072da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072dc:	e01f      	b.n	800731e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80072de:	4b21      	ldr	r3, [pc, #132]	@ (8007364 <UART_SetConfig+0x904>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 0320 	and.w	r3, r3, #32
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d009      	beq.n	80072fe <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80072ea:	4b1e      	ldr	r3, [pc, #120]	@ (8007364 <UART_SetConfig+0x904>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	08db      	lsrs	r3, r3, #3
 80072f0:	f003 0303 	and.w	r3, r3, #3
 80072f4:	4a1d      	ldr	r2, [pc, #116]	@ (800736c <UART_SetConfig+0x90c>)
 80072f6:	fa22 f303 	lsr.w	r3, r2, r3
 80072fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80072fc:	e00f      	b.n	800731e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80072fe:	4b1b      	ldr	r3, [pc, #108]	@ (800736c <UART_SetConfig+0x90c>)
 8007300:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007302:	e00c      	b.n	800731e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007304:	4b1a      	ldr	r3, [pc, #104]	@ (8007370 <UART_SetConfig+0x910>)
 8007306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007308:	e009      	b.n	800731e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800730a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800730e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007310:	e005      	b.n	800731e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007312:	2300      	movs	r3, #0
 8007314:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007316:	2301      	movs	r3, #1
 8007318:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800731c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800731e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007320:	2b00      	cmp	r3, #0
 8007322:	f000 81ee 	beq.w	8007702 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800732a:	4a12      	ldr	r2, [pc, #72]	@ (8007374 <UART_SetConfig+0x914>)
 800732c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007330:	461a      	mov	r2, r3
 8007332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007334:	fbb3 f3f2 	udiv	r3, r3, r2
 8007338:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800733a:	697b      	ldr	r3, [r7, #20]
 800733c:	685a      	ldr	r2, [r3, #4]
 800733e:	4613      	mov	r3, r2
 8007340:	005b      	lsls	r3, r3, #1
 8007342:	4413      	add	r3, r2
 8007344:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007346:	429a      	cmp	r2, r3
 8007348:	d305      	bcc.n	8007356 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007350:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007352:	429a      	cmp	r2, r3
 8007354:	d910      	bls.n	8007378 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8007356:	2301      	movs	r3, #1
 8007358:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800735c:	e1d1      	b.n	8007702 <UART_SetConfig+0xca2>
 800735e:	bf00      	nop
 8007360:	40011c00 	.word	0x40011c00
 8007364:	58024400 	.word	0x58024400
 8007368:	58000c00 	.word	0x58000c00
 800736c:	03d09000 	.word	0x03d09000
 8007370:	003d0900 	.word	0x003d0900
 8007374:	08054924 	.word	0x08054924
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800737a:	2200      	movs	r2, #0
 800737c:	60bb      	str	r3, [r7, #8]
 800737e:	60fa      	str	r2, [r7, #12]
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007384:	4ac0      	ldr	r2, [pc, #768]	@ (8007688 <UART_SetConfig+0xc28>)
 8007386:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800738a:	b29b      	uxth	r3, r3
 800738c:	2200      	movs	r2, #0
 800738e:	603b      	str	r3, [r7, #0]
 8007390:	607a      	str	r2, [r7, #4]
 8007392:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007396:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800739a:	f7f9 f809 	bl	80003b0 <__aeabi_uldivmod>
 800739e:	4602      	mov	r2, r0
 80073a0:	460b      	mov	r3, r1
 80073a2:	4610      	mov	r0, r2
 80073a4:	4619      	mov	r1, r3
 80073a6:	f04f 0200 	mov.w	r2, #0
 80073aa:	f04f 0300 	mov.w	r3, #0
 80073ae:	020b      	lsls	r3, r1, #8
 80073b0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80073b4:	0202      	lsls	r2, r0, #8
 80073b6:	6979      	ldr	r1, [r7, #20]
 80073b8:	6849      	ldr	r1, [r1, #4]
 80073ba:	0849      	lsrs	r1, r1, #1
 80073bc:	2000      	movs	r0, #0
 80073be:	460c      	mov	r4, r1
 80073c0:	4605      	mov	r5, r0
 80073c2:	eb12 0804 	adds.w	r8, r2, r4
 80073c6:	eb43 0905 	adc.w	r9, r3, r5
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	2200      	movs	r2, #0
 80073d0:	469a      	mov	sl, r3
 80073d2:	4693      	mov	fp, r2
 80073d4:	4652      	mov	r2, sl
 80073d6:	465b      	mov	r3, fp
 80073d8:	4640      	mov	r0, r8
 80073da:	4649      	mov	r1, r9
 80073dc:	f7f8 ffe8 	bl	80003b0 <__aeabi_uldivmod>
 80073e0:	4602      	mov	r2, r0
 80073e2:	460b      	mov	r3, r1
 80073e4:	4613      	mov	r3, r2
 80073e6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80073e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80073ee:	d308      	bcc.n	8007402 <UART_SetConfig+0x9a2>
 80073f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80073f6:	d204      	bcs.n	8007402 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80073fe:	60da      	str	r2, [r3, #12]
 8007400:	e17f      	b.n	8007702 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8007402:	2301      	movs	r3, #1
 8007404:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007408:	e17b      	b.n	8007702 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	69db      	ldr	r3, [r3, #28]
 800740e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007412:	f040 80bd 	bne.w	8007590 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8007416:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800741a:	2b20      	cmp	r3, #32
 800741c:	dc48      	bgt.n	80074b0 <UART_SetConfig+0xa50>
 800741e:	2b00      	cmp	r3, #0
 8007420:	db7b      	blt.n	800751a <UART_SetConfig+0xaba>
 8007422:	2b20      	cmp	r3, #32
 8007424:	d879      	bhi.n	800751a <UART_SetConfig+0xaba>
 8007426:	a201      	add	r2, pc, #4	@ (adr r2, 800742c <UART_SetConfig+0x9cc>)
 8007428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800742c:	080074b7 	.word	0x080074b7
 8007430:	080074bf 	.word	0x080074bf
 8007434:	0800751b 	.word	0x0800751b
 8007438:	0800751b 	.word	0x0800751b
 800743c:	080074c7 	.word	0x080074c7
 8007440:	0800751b 	.word	0x0800751b
 8007444:	0800751b 	.word	0x0800751b
 8007448:	0800751b 	.word	0x0800751b
 800744c:	080074d7 	.word	0x080074d7
 8007450:	0800751b 	.word	0x0800751b
 8007454:	0800751b 	.word	0x0800751b
 8007458:	0800751b 	.word	0x0800751b
 800745c:	0800751b 	.word	0x0800751b
 8007460:	0800751b 	.word	0x0800751b
 8007464:	0800751b 	.word	0x0800751b
 8007468:	0800751b 	.word	0x0800751b
 800746c:	080074e7 	.word	0x080074e7
 8007470:	0800751b 	.word	0x0800751b
 8007474:	0800751b 	.word	0x0800751b
 8007478:	0800751b 	.word	0x0800751b
 800747c:	0800751b 	.word	0x0800751b
 8007480:	0800751b 	.word	0x0800751b
 8007484:	0800751b 	.word	0x0800751b
 8007488:	0800751b 	.word	0x0800751b
 800748c:	0800751b 	.word	0x0800751b
 8007490:	0800751b 	.word	0x0800751b
 8007494:	0800751b 	.word	0x0800751b
 8007498:	0800751b 	.word	0x0800751b
 800749c:	0800751b 	.word	0x0800751b
 80074a0:	0800751b 	.word	0x0800751b
 80074a4:	0800751b 	.word	0x0800751b
 80074a8:	0800751b 	.word	0x0800751b
 80074ac:	0800750d 	.word	0x0800750d
 80074b0:	2b40      	cmp	r3, #64	@ 0x40
 80074b2:	d02e      	beq.n	8007512 <UART_SetConfig+0xab2>
 80074b4:	e031      	b.n	800751a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074b6:	f7fc fd8f 	bl	8003fd8 <HAL_RCC_GetPCLK1Freq>
 80074ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80074bc:	e033      	b.n	8007526 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80074be:	f7fc fda1 	bl	8004004 <HAL_RCC_GetPCLK2Freq>
 80074c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80074c4:	e02f      	b.n	8007526 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80074c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7fd ff66 	bl	800539c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80074d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074d4:	e027      	b.n	8007526 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074d6:	f107 0318 	add.w	r3, r7, #24
 80074da:	4618      	mov	r0, r3
 80074dc:	f7fe f8b2 	bl	8005644 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80074e0:	69fb      	ldr	r3, [r7, #28]
 80074e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074e4:	e01f      	b.n	8007526 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80074e6:	4b69      	ldr	r3, [pc, #420]	@ (800768c <UART_SetConfig+0xc2c>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f003 0320 	and.w	r3, r3, #32
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d009      	beq.n	8007506 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80074f2:	4b66      	ldr	r3, [pc, #408]	@ (800768c <UART_SetConfig+0xc2c>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	08db      	lsrs	r3, r3, #3
 80074f8:	f003 0303 	and.w	r3, r3, #3
 80074fc:	4a64      	ldr	r2, [pc, #400]	@ (8007690 <UART_SetConfig+0xc30>)
 80074fe:	fa22 f303 	lsr.w	r3, r2, r3
 8007502:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007504:	e00f      	b.n	8007526 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8007506:	4b62      	ldr	r3, [pc, #392]	@ (8007690 <UART_SetConfig+0xc30>)
 8007508:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800750a:	e00c      	b.n	8007526 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800750c:	4b61      	ldr	r3, [pc, #388]	@ (8007694 <UART_SetConfig+0xc34>)
 800750e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007510:	e009      	b.n	8007526 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007512:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007516:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007518:	e005      	b.n	8007526 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800751a:	2300      	movs	r3, #0
 800751c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800751e:	2301      	movs	r3, #1
 8007520:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007524:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007526:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007528:	2b00      	cmp	r3, #0
 800752a:	f000 80ea 	beq.w	8007702 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007532:	4a55      	ldr	r2, [pc, #340]	@ (8007688 <UART_SetConfig+0xc28>)
 8007534:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007538:	461a      	mov	r2, r3
 800753a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800753c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007540:	005a      	lsls	r2, r3, #1
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	085b      	lsrs	r3, r3, #1
 8007548:	441a      	add	r2, r3
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007552:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007556:	2b0f      	cmp	r3, #15
 8007558:	d916      	bls.n	8007588 <UART_SetConfig+0xb28>
 800755a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800755c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007560:	d212      	bcs.n	8007588 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007564:	b29b      	uxth	r3, r3
 8007566:	f023 030f 	bic.w	r3, r3, #15
 800756a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800756c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800756e:	085b      	lsrs	r3, r3, #1
 8007570:	b29b      	uxth	r3, r3
 8007572:	f003 0307 	and.w	r3, r3, #7
 8007576:	b29a      	uxth	r2, r3
 8007578:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800757a:	4313      	orrs	r3, r2
 800757c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007584:	60da      	str	r2, [r3, #12]
 8007586:	e0bc      	b.n	8007702 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8007588:	2301      	movs	r3, #1
 800758a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800758e:	e0b8      	b.n	8007702 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007590:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007594:	2b20      	cmp	r3, #32
 8007596:	dc4b      	bgt.n	8007630 <UART_SetConfig+0xbd0>
 8007598:	2b00      	cmp	r3, #0
 800759a:	f2c0 8087 	blt.w	80076ac <UART_SetConfig+0xc4c>
 800759e:	2b20      	cmp	r3, #32
 80075a0:	f200 8084 	bhi.w	80076ac <UART_SetConfig+0xc4c>
 80075a4:	a201      	add	r2, pc, #4	@ (adr r2, 80075ac <UART_SetConfig+0xb4c>)
 80075a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075aa:	bf00      	nop
 80075ac:	08007637 	.word	0x08007637
 80075b0:	0800763f 	.word	0x0800763f
 80075b4:	080076ad 	.word	0x080076ad
 80075b8:	080076ad 	.word	0x080076ad
 80075bc:	08007647 	.word	0x08007647
 80075c0:	080076ad 	.word	0x080076ad
 80075c4:	080076ad 	.word	0x080076ad
 80075c8:	080076ad 	.word	0x080076ad
 80075cc:	08007657 	.word	0x08007657
 80075d0:	080076ad 	.word	0x080076ad
 80075d4:	080076ad 	.word	0x080076ad
 80075d8:	080076ad 	.word	0x080076ad
 80075dc:	080076ad 	.word	0x080076ad
 80075e0:	080076ad 	.word	0x080076ad
 80075e4:	080076ad 	.word	0x080076ad
 80075e8:	080076ad 	.word	0x080076ad
 80075ec:	08007667 	.word	0x08007667
 80075f0:	080076ad 	.word	0x080076ad
 80075f4:	080076ad 	.word	0x080076ad
 80075f8:	080076ad 	.word	0x080076ad
 80075fc:	080076ad 	.word	0x080076ad
 8007600:	080076ad 	.word	0x080076ad
 8007604:	080076ad 	.word	0x080076ad
 8007608:	080076ad 	.word	0x080076ad
 800760c:	080076ad 	.word	0x080076ad
 8007610:	080076ad 	.word	0x080076ad
 8007614:	080076ad 	.word	0x080076ad
 8007618:	080076ad 	.word	0x080076ad
 800761c:	080076ad 	.word	0x080076ad
 8007620:	080076ad 	.word	0x080076ad
 8007624:	080076ad 	.word	0x080076ad
 8007628:	080076ad 	.word	0x080076ad
 800762c:	0800769f 	.word	0x0800769f
 8007630:	2b40      	cmp	r3, #64	@ 0x40
 8007632:	d037      	beq.n	80076a4 <UART_SetConfig+0xc44>
 8007634:	e03a      	b.n	80076ac <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007636:	f7fc fccf 	bl	8003fd8 <HAL_RCC_GetPCLK1Freq>
 800763a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800763c:	e03c      	b.n	80076b8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800763e:	f7fc fce1 	bl	8004004 <HAL_RCC_GetPCLK2Freq>
 8007642:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007644:	e038      	b.n	80076b8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007646:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800764a:	4618      	mov	r0, r3
 800764c:	f7fd fea6 	bl	800539c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007652:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007654:	e030      	b.n	80076b8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007656:	f107 0318 	add.w	r3, r7, #24
 800765a:	4618      	mov	r0, r3
 800765c:	f7fd fff2 	bl	8005644 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007660:	69fb      	ldr	r3, [r7, #28]
 8007662:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007664:	e028      	b.n	80076b8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007666:	4b09      	ldr	r3, [pc, #36]	@ (800768c <UART_SetConfig+0xc2c>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f003 0320 	and.w	r3, r3, #32
 800766e:	2b00      	cmp	r3, #0
 8007670:	d012      	beq.n	8007698 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007672:	4b06      	ldr	r3, [pc, #24]	@ (800768c <UART_SetConfig+0xc2c>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	08db      	lsrs	r3, r3, #3
 8007678:	f003 0303 	and.w	r3, r3, #3
 800767c:	4a04      	ldr	r2, [pc, #16]	@ (8007690 <UART_SetConfig+0xc30>)
 800767e:	fa22 f303 	lsr.w	r3, r2, r3
 8007682:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007684:	e018      	b.n	80076b8 <UART_SetConfig+0xc58>
 8007686:	bf00      	nop
 8007688:	08054924 	.word	0x08054924
 800768c:	58024400 	.word	0x58024400
 8007690:	03d09000 	.word	0x03d09000
 8007694:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8007698:	4b24      	ldr	r3, [pc, #144]	@ (800772c <UART_SetConfig+0xccc>)
 800769a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800769c:	e00c      	b.n	80076b8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800769e:	4b24      	ldr	r3, [pc, #144]	@ (8007730 <UART_SetConfig+0xcd0>)
 80076a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076a2:	e009      	b.n	80076b8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80076a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076aa:	e005      	b.n	80076b8 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80076ac:	2300      	movs	r3, #0
 80076ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80076b6:	bf00      	nop
    }

    if (pclk != 0U)
 80076b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d021      	beq.n	8007702 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076c2:	4a1c      	ldr	r2, [pc, #112]	@ (8007734 <UART_SetConfig+0xcd4>)
 80076c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076c8:	461a      	mov	r2, r3
 80076ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076cc:	fbb3 f2f2 	udiv	r2, r3, r2
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	085b      	lsrs	r3, r3, #1
 80076d6:	441a      	add	r2, r3
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80076e0:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076e4:	2b0f      	cmp	r3, #15
 80076e6:	d909      	bls.n	80076fc <UART_SetConfig+0xc9c>
 80076e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076ee:	d205      	bcs.n	80076fc <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80076f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076f2:	b29a      	uxth	r2, r3
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	60da      	str	r2, [r3, #12]
 80076fa:	e002      	b.n	8007702 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80076fc:	2301      	movs	r3, #1
 80076fe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	2201      	movs	r2, #1
 8007706:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	2201      	movs	r2, #1
 800770e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	2200      	movs	r2, #0
 8007716:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	2200      	movs	r2, #0
 800771c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800771e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007722:	4618      	mov	r0, r3
 8007724:	3748      	adds	r7, #72	@ 0x48
 8007726:	46bd      	mov	sp, r7
 8007728:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800772c:	03d09000 	.word	0x03d09000
 8007730:	003d0900 	.word	0x003d0900
 8007734:	08054924 	.word	0x08054924

08007738 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007738:	b480      	push	{r7}
 800773a:	b083      	sub	sp, #12
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007744:	f003 0308 	and.w	r3, r3, #8
 8007748:	2b00      	cmp	r3, #0
 800774a:	d00a      	beq.n	8007762 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	430a      	orrs	r2, r1
 8007760:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007766:	f003 0301 	and.w	r3, r3, #1
 800776a:	2b00      	cmp	r3, #0
 800776c:	d00a      	beq.n	8007784 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	430a      	orrs	r2, r1
 8007782:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007788:	f003 0302 	and.w	r3, r3, #2
 800778c:	2b00      	cmp	r3, #0
 800778e:	d00a      	beq.n	80077a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	430a      	orrs	r2, r1
 80077a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077aa:	f003 0304 	and.w	r3, r3, #4
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d00a      	beq.n	80077c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	430a      	orrs	r2, r1
 80077c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077cc:	f003 0310 	and.w	r3, r3, #16
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d00a      	beq.n	80077ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	430a      	orrs	r2, r1
 80077e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ee:	f003 0320 	and.w	r3, r3, #32
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d00a      	beq.n	800780c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	689b      	ldr	r3, [r3, #8]
 80077fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	430a      	orrs	r2, r1
 800780a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007810:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007814:	2b00      	cmp	r3, #0
 8007816:	d01a      	beq.n	800784e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	430a      	orrs	r2, r1
 800782c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007832:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007836:	d10a      	bne.n	800784e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	685b      	ldr	r3, [r3, #4]
 800783e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	430a      	orrs	r2, r1
 800784c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007856:	2b00      	cmp	r3, #0
 8007858:	d00a      	beq.n	8007870 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	430a      	orrs	r2, r1
 800786e:	605a      	str	r2, [r3, #4]
  }
}
 8007870:	bf00      	nop
 8007872:	370c      	adds	r7, #12
 8007874:	46bd      	mov	sp, r7
 8007876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787a:	4770      	bx	lr

0800787c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b098      	sub	sp, #96	@ 0x60
 8007880:	af02      	add	r7, sp, #8
 8007882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2200      	movs	r2, #0
 8007888:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800788c:	f7fb f882 	bl	8002994 <HAL_GetTick>
 8007890:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f003 0308 	and.w	r3, r3, #8
 800789c:	2b08      	cmp	r3, #8
 800789e:	d12f      	bne.n	8007900 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80078a4:	9300      	str	r3, [sp, #0]
 80078a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078a8:	2200      	movs	r2, #0
 80078aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f000 f88e 	bl	80079d0 <UART_WaitOnFlagUntilTimeout>
 80078b4:	4603      	mov	r3, r0
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d022      	beq.n	8007900 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078c2:	e853 3f00 	ldrex	r3, [r3]
 80078c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80078c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	461a      	mov	r2, r3
 80078d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80078da:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80078de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078e0:	e841 2300 	strex	r3, r2, [r1]
 80078e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80078e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d1e6      	bne.n	80078ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2220      	movs	r2, #32
 80078f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078fc:	2303      	movs	r3, #3
 80078fe:	e063      	b.n	80079c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f003 0304 	and.w	r3, r3, #4
 800790a:	2b04      	cmp	r3, #4
 800790c:	d149      	bne.n	80079a2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800790e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007912:	9300      	str	r3, [sp, #0]
 8007914:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007916:	2200      	movs	r2, #0
 8007918:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f000 f857 	bl	80079d0 <UART_WaitOnFlagUntilTimeout>
 8007922:	4603      	mov	r3, r0
 8007924:	2b00      	cmp	r3, #0
 8007926:	d03c      	beq.n	80079a2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800792e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007930:	e853 3f00 	ldrex	r3, [r3]
 8007934:	623b      	str	r3, [r7, #32]
   return(result);
 8007936:	6a3b      	ldr	r3, [r7, #32]
 8007938:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800793c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	461a      	mov	r2, r3
 8007944:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007946:	633b      	str	r3, [r7, #48]	@ 0x30
 8007948:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800794a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800794c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800794e:	e841 2300 	strex	r3, r2, [r1]
 8007952:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007956:	2b00      	cmp	r3, #0
 8007958:	d1e6      	bne.n	8007928 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	3308      	adds	r3, #8
 8007960:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	e853 3f00 	ldrex	r3, [r3]
 8007968:	60fb      	str	r3, [r7, #12]
   return(result);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	f023 0301 	bic.w	r3, r3, #1
 8007970:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	3308      	adds	r3, #8
 8007978:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800797a:	61fa      	str	r2, [r7, #28]
 800797c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800797e:	69b9      	ldr	r1, [r7, #24]
 8007980:	69fa      	ldr	r2, [r7, #28]
 8007982:	e841 2300 	strex	r3, r2, [r1]
 8007986:	617b      	str	r3, [r7, #20]
   return(result);
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d1e5      	bne.n	800795a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2220      	movs	r2, #32
 8007992:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2200      	movs	r2, #0
 800799a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800799e:	2303      	movs	r3, #3
 80079a0:	e012      	b.n	80079c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2220      	movs	r2, #32
 80079a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2220      	movs	r2, #32
 80079ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2200      	movs	r2, #0
 80079b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2200      	movs	r2, #0
 80079bc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2200      	movs	r2, #0
 80079c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80079c6:	2300      	movs	r3, #0
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3758      	adds	r7, #88	@ 0x58
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b084      	sub	sp, #16
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	603b      	str	r3, [r7, #0]
 80079dc:	4613      	mov	r3, r2
 80079de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079e0:	e04f      	b.n	8007a82 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079e2:	69bb      	ldr	r3, [r7, #24]
 80079e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079e8:	d04b      	beq.n	8007a82 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079ea:	f7fa ffd3 	bl	8002994 <HAL_GetTick>
 80079ee:	4602      	mov	r2, r0
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	1ad3      	subs	r3, r2, r3
 80079f4:	69ba      	ldr	r2, [r7, #24]
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d302      	bcc.n	8007a00 <UART_WaitOnFlagUntilTimeout+0x30>
 80079fa:	69bb      	ldr	r3, [r7, #24]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d101      	bne.n	8007a04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007a00:	2303      	movs	r3, #3
 8007a02:	e04e      	b.n	8007aa2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f003 0304 	and.w	r3, r3, #4
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d037      	beq.n	8007a82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	2b80      	cmp	r3, #128	@ 0x80
 8007a16:	d034      	beq.n	8007a82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	2b40      	cmp	r3, #64	@ 0x40
 8007a1c:	d031      	beq.n	8007a82 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	69db      	ldr	r3, [r3, #28]
 8007a24:	f003 0308 	and.w	r3, r3, #8
 8007a28:	2b08      	cmp	r3, #8
 8007a2a:	d110      	bne.n	8007a4e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	2208      	movs	r2, #8
 8007a32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007a34:	68f8      	ldr	r0, [r7, #12]
 8007a36:	f000 f839 	bl	8007aac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2208      	movs	r2, #8
 8007a3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	2200      	movs	r2, #0
 8007a46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e029      	b.n	8007aa2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	69db      	ldr	r3, [r3, #28]
 8007a54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a5c:	d111      	bne.n	8007a82 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007a66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007a68:	68f8      	ldr	r0, [r7, #12]
 8007a6a:	f000 f81f 	bl	8007aac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2220      	movs	r2, #32
 8007a72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007a7e:	2303      	movs	r3, #3
 8007a80:	e00f      	b.n	8007aa2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	69da      	ldr	r2, [r3, #28]
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	4013      	ands	r3, r2
 8007a8c:	68ba      	ldr	r2, [r7, #8]
 8007a8e:	429a      	cmp	r2, r3
 8007a90:	bf0c      	ite	eq
 8007a92:	2301      	moveq	r3, #1
 8007a94:	2300      	movne	r3, #0
 8007a96:	b2db      	uxtb	r3, r3
 8007a98:	461a      	mov	r2, r3
 8007a9a:	79fb      	ldrb	r3, [r7, #7]
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d0a0      	beq.n	80079e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007aa0:	2300      	movs	r3, #0
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3710      	adds	r7, #16
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}
	...

08007aac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b095      	sub	sp, #84	@ 0x54
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007abc:	e853 3f00 	ldrex	r3, [r3]
 8007ac0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ac8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	461a      	mov	r2, r3
 8007ad0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ad2:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ad4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ad8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ada:	e841 2300 	strex	r3, r2, [r1]
 8007ade:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d1e6      	bne.n	8007ab4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	3308      	adds	r3, #8
 8007aec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aee:	6a3b      	ldr	r3, [r7, #32]
 8007af0:	e853 3f00 	ldrex	r3, [r3]
 8007af4:	61fb      	str	r3, [r7, #28]
   return(result);
 8007af6:	69fa      	ldr	r2, [r7, #28]
 8007af8:	4b1e      	ldr	r3, [pc, #120]	@ (8007b74 <UART_EndRxTransfer+0xc8>)
 8007afa:	4013      	ands	r3, r2
 8007afc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	3308      	adds	r3, #8
 8007b04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007b08:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b0e:	e841 2300 	strex	r3, r2, [r1]
 8007b12:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d1e5      	bne.n	8007ae6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	d118      	bne.n	8007b54 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	e853 3f00 	ldrex	r3, [r3]
 8007b2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	f023 0310 	bic.w	r3, r3, #16
 8007b36:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	461a      	mov	r2, r3
 8007b3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b40:	61bb      	str	r3, [r7, #24]
 8007b42:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b44:	6979      	ldr	r1, [r7, #20]
 8007b46:	69ba      	ldr	r2, [r7, #24]
 8007b48:	e841 2300 	strex	r3, r2, [r1]
 8007b4c:	613b      	str	r3, [r7, #16]
   return(result);
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d1e6      	bne.n	8007b22 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2220      	movs	r2, #32
 8007b58:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2200      	movs	r2, #0
 8007b66:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007b68:	bf00      	nop
 8007b6a:	3754      	adds	r7, #84	@ 0x54
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b72:	4770      	bx	lr
 8007b74:	effffffe 	.word	0xeffffffe

08007b78 <random>:
 8007b78:	4b16      	ldr	r3, [pc, #88]	@ (8007bd4 <random+0x5c>)
 8007b7a:	b510      	push	{r4, lr}
 8007b7c:	681c      	ldr	r4, [r3, #0]
 8007b7e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8007b80:	b9b3      	cbnz	r3, 8007bb0 <random+0x38>
 8007b82:	2018      	movs	r0, #24
 8007b84:	f000 fb24 	bl	80081d0 <malloc>
 8007b88:	4602      	mov	r2, r0
 8007b8a:	6320      	str	r0, [r4, #48]	@ 0x30
 8007b8c:	b920      	cbnz	r0, 8007b98 <random+0x20>
 8007b8e:	4b12      	ldr	r3, [pc, #72]	@ (8007bd8 <random+0x60>)
 8007b90:	4812      	ldr	r0, [pc, #72]	@ (8007bdc <random+0x64>)
 8007b92:	214c      	movs	r1, #76	@ 0x4c
 8007b94:	f000 fab4 	bl	8008100 <__assert_func>
 8007b98:	4911      	ldr	r1, [pc, #68]	@ (8007be0 <random+0x68>)
 8007b9a:	4b12      	ldr	r3, [pc, #72]	@ (8007be4 <random+0x6c>)
 8007b9c:	e9c0 1300 	strd	r1, r3, [r0]
 8007ba0:	4b11      	ldr	r3, [pc, #68]	@ (8007be8 <random+0x70>)
 8007ba2:	6083      	str	r3, [r0, #8]
 8007ba4:	230b      	movs	r3, #11
 8007ba6:	8183      	strh	r3, [r0, #12]
 8007ba8:	2100      	movs	r1, #0
 8007baa:	2001      	movs	r0, #1
 8007bac:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007bb0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007bb2:	480e      	ldr	r0, [pc, #56]	@ (8007bec <random+0x74>)
 8007bb4:	690b      	ldr	r3, [r1, #16]
 8007bb6:	694c      	ldr	r4, [r1, #20]
 8007bb8:	4a0d      	ldr	r2, [pc, #52]	@ (8007bf0 <random+0x78>)
 8007bba:	4358      	muls	r0, r3
 8007bbc:	fb02 0004 	mla	r0, r2, r4, r0
 8007bc0:	fba3 3202 	umull	r3, r2, r3, r2
 8007bc4:	3301      	adds	r3, #1
 8007bc6:	eb40 0002 	adc.w	r0, r0, r2
 8007bca:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8007bce:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8007bd2:	bd10      	pop	{r4, pc}
 8007bd4:	24000090 	.word	0x24000090
 8007bd8:	0805493c 	.word	0x0805493c
 8007bdc:	08054953 	.word	0x08054953
 8007be0:	abcd330e 	.word	0xabcd330e
 8007be4:	e66d1234 	.word	0xe66d1234
 8007be8:	0005deec 	.word	0x0005deec
 8007bec:	5851f42d 	.word	0x5851f42d
 8007bf0:	4c957f2d 	.word	0x4c957f2d

08007bf4 <std>:
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	b510      	push	{r4, lr}
 8007bf8:	4604      	mov	r4, r0
 8007bfa:	e9c0 3300 	strd	r3, r3, [r0]
 8007bfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c02:	6083      	str	r3, [r0, #8]
 8007c04:	8181      	strh	r1, [r0, #12]
 8007c06:	6643      	str	r3, [r0, #100]	@ 0x64
 8007c08:	81c2      	strh	r2, [r0, #14]
 8007c0a:	6183      	str	r3, [r0, #24]
 8007c0c:	4619      	mov	r1, r3
 8007c0e:	2208      	movs	r2, #8
 8007c10:	305c      	adds	r0, #92	@ 0x5c
 8007c12:	f000 f9f9 	bl	8008008 <memset>
 8007c16:	4b0d      	ldr	r3, [pc, #52]	@ (8007c4c <std+0x58>)
 8007c18:	6263      	str	r3, [r4, #36]	@ 0x24
 8007c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c50 <std+0x5c>)
 8007c1c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8007c54 <std+0x60>)
 8007c20:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007c22:	4b0d      	ldr	r3, [pc, #52]	@ (8007c58 <std+0x64>)
 8007c24:	6323      	str	r3, [r4, #48]	@ 0x30
 8007c26:	4b0d      	ldr	r3, [pc, #52]	@ (8007c5c <std+0x68>)
 8007c28:	6224      	str	r4, [r4, #32]
 8007c2a:	429c      	cmp	r4, r3
 8007c2c:	d006      	beq.n	8007c3c <std+0x48>
 8007c2e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007c32:	4294      	cmp	r4, r2
 8007c34:	d002      	beq.n	8007c3c <std+0x48>
 8007c36:	33d0      	adds	r3, #208	@ 0xd0
 8007c38:	429c      	cmp	r4, r3
 8007c3a:	d105      	bne.n	8007c48 <std+0x54>
 8007c3c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007c40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c44:	f000 ba58 	b.w	80080f8 <__retarget_lock_init_recursive>
 8007c48:	bd10      	pop	{r4, pc}
 8007c4a:	bf00      	nop
 8007c4c:	08007e59 	.word	0x08007e59
 8007c50:	08007e7b 	.word	0x08007e7b
 8007c54:	08007eb3 	.word	0x08007eb3
 8007c58:	08007ed7 	.word	0x08007ed7
 8007c5c:	24000300 	.word	0x24000300

08007c60 <stdio_exit_handler>:
 8007c60:	4a02      	ldr	r2, [pc, #8]	@ (8007c6c <stdio_exit_handler+0xc>)
 8007c62:	4903      	ldr	r1, [pc, #12]	@ (8007c70 <stdio_exit_handler+0x10>)
 8007c64:	4803      	ldr	r0, [pc, #12]	@ (8007c74 <stdio_exit_handler+0x14>)
 8007c66:	f000 b869 	b.w	8007d3c <_fwalk_sglue>
 8007c6a:	bf00      	nop
 8007c6c:	24000084 	.word	0x24000084
 8007c70:	080089e1 	.word	0x080089e1
 8007c74:	24000094 	.word	0x24000094

08007c78 <cleanup_stdio>:
 8007c78:	6841      	ldr	r1, [r0, #4]
 8007c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8007cac <cleanup_stdio+0x34>)
 8007c7c:	4299      	cmp	r1, r3
 8007c7e:	b510      	push	{r4, lr}
 8007c80:	4604      	mov	r4, r0
 8007c82:	d001      	beq.n	8007c88 <cleanup_stdio+0x10>
 8007c84:	f000 feac 	bl	80089e0 <_fflush_r>
 8007c88:	68a1      	ldr	r1, [r4, #8]
 8007c8a:	4b09      	ldr	r3, [pc, #36]	@ (8007cb0 <cleanup_stdio+0x38>)
 8007c8c:	4299      	cmp	r1, r3
 8007c8e:	d002      	beq.n	8007c96 <cleanup_stdio+0x1e>
 8007c90:	4620      	mov	r0, r4
 8007c92:	f000 fea5 	bl	80089e0 <_fflush_r>
 8007c96:	68e1      	ldr	r1, [r4, #12]
 8007c98:	4b06      	ldr	r3, [pc, #24]	@ (8007cb4 <cleanup_stdio+0x3c>)
 8007c9a:	4299      	cmp	r1, r3
 8007c9c:	d004      	beq.n	8007ca8 <cleanup_stdio+0x30>
 8007c9e:	4620      	mov	r0, r4
 8007ca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ca4:	f000 be9c 	b.w	80089e0 <_fflush_r>
 8007ca8:	bd10      	pop	{r4, pc}
 8007caa:	bf00      	nop
 8007cac:	24000300 	.word	0x24000300
 8007cb0:	24000368 	.word	0x24000368
 8007cb4:	240003d0 	.word	0x240003d0

08007cb8 <global_stdio_init.part.0>:
 8007cb8:	b510      	push	{r4, lr}
 8007cba:	4b0b      	ldr	r3, [pc, #44]	@ (8007ce8 <global_stdio_init.part.0+0x30>)
 8007cbc:	4c0b      	ldr	r4, [pc, #44]	@ (8007cec <global_stdio_init.part.0+0x34>)
 8007cbe:	4a0c      	ldr	r2, [pc, #48]	@ (8007cf0 <global_stdio_init.part.0+0x38>)
 8007cc0:	601a      	str	r2, [r3, #0]
 8007cc2:	4620      	mov	r0, r4
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	2104      	movs	r1, #4
 8007cc8:	f7ff ff94 	bl	8007bf4 <std>
 8007ccc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	2109      	movs	r1, #9
 8007cd4:	f7ff ff8e 	bl	8007bf4 <std>
 8007cd8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007cdc:	2202      	movs	r2, #2
 8007cde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ce2:	2112      	movs	r1, #18
 8007ce4:	f7ff bf86 	b.w	8007bf4 <std>
 8007ce8:	24000438 	.word	0x24000438
 8007cec:	24000300 	.word	0x24000300
 8007cf0:	08007c61 	.word	0x08007c61

08007cf4 <__sfp_lock_acquire>:
 8007cf4:	4801      	ldr	r0, [pc, #4]	@ (8007cfc <__sfp_lock_acquire+0x8>)
 8007cf6:	f000 ba00 	b.w	80080fa <__retarget_lock_acquire_recursive>
 8007cfa:	bf00      	nop
 8007cfc:	24000441 	.word	0x24000441

08007d00 <__sfp_lock_release>:
 8007d00:	4801      	ldr	r0, [pc, #4]	@ (8007d08 <__sfp_lock_release+0x8>)
 8007d02:	f000 b9fb 	b.w	80080fc <__retarget_lock_release_recursive>
 8007d06:	bf00      	nop
 8007d08:	24000441 	.word	0x24000441

08007d0c <__sinit>:
 8007d0c:	b510      	push	{r4, lr}
 8007d0e:	4604      	mov	r4, r0
 8007d10:	f7ff fff0 	bl	8007cf4 <__sfp_lock_acquire>
 8007d14:	6a23      	ldr	r3, [r4, #32]
 8007d16:	b11b      	cbz	r3, 8007d20 <__sinit+0x14>
 8007d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d1c:	f7ff bff0 	b.w	8007d00 <__sfp_lock_release>
 8007d20:	4b04      	ldr	r3, [pc, #16]	@ (8007d34 <__sinit+0x28>)
 8007d22:	6223      	str	r3, [r4, #32]
 8007d24:	4b04      	ldr	r3, [pc, #16]	@ (8007d38 <__sinit+0x2c>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d1f5      	bne.n	8007d18 <__sinit+0xc>
 8007d2c:	f7ff ffc4 	bl	8007cb8 <global_stdio_init.part.0>
 8007d30:	e7f2      	b.n	8007d18 <__sinit+0xc>
 8007d32:	bf00      	nop
 8007d34:	08007c79 	.word	0x08007c79
 8007d38:	24000438 	.word	0x24000438

08007d3c <_fwalk_sglue>:
 8007d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d40:	4607      	mov	r7, r0
 8007d42:	4688      	mov	r8, r1
 8007d44:	4614      	mov	r4, r2
 8007d46:	2600      	movs	r6, #0
 8007d48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d4c:	f1b9 0901 	subs.w	r9, r9, #1
 8007d50:	d505      	bpl.n	8007d5e <_fwalk_sglue+0x22>
 8007d52:	6824      	ldr	r4, [r4, #0]
 8007d54:	2c00      	cmp	r4, #0
 8007d56:	d1f7      	bne.n	8007d48 <_fwalk_sglue+0xc>
 8007d58:	4630      	mov	r0, r6
 8007d5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d5e:	89ab      	ldrh	r3, [r5, #12]
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d907      	bls.n	8007d74 <_fwalk_sglue+0x38>
 8007d64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d68:	3301      	adds	r3, #1
 8007d6a:	d003      	beq.n	8007d74 <_fwalk_sglue+0x38>
 8007d6c:	4629      	mov	r1, r5
 8007d6e:	4638      	mov	r0, r7
 8007d70:	47c0      	blx	r8
 8007d72:	4306      	orrs	r6, r0
 8007d74:	3568      	adds	r5, #104	@ 0x68
 8007d76:	e7e9      	b.n	8007d4c <_fwalk_sglue+0x10>

08007d78 <iprintf>:
 8007d78:	b40f      	push	{r0, r1, r2, r3}
 8007d7a:	b507      	push	{r0, r1, r2, lr}
 8007d7c:	4906      	ldr	r1, [pc, #24]	@ (8007d98 <iprintf+0x20>)
 8007d7e:	ab04      	add	r3, sp, #16
 8007d80:	6808      	ldr	r0, [r1, #0]
 8007d82:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d86:	6881      	ldr	r1, [r0, #8]
 8007d88:	9301      	str	r3, [sp, #4]
 8007d8a:	f000 fb01 	bl	8008390 <_vfiprintf_r>
 8007d8e:	b003      	add	sp, #12
 8007d90:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d94:	b004      	add	sp, #16
 8007d96:	4770      	bx	lr
 8007d98:	24000090 	.word	0x24000090

08007d9c <_puts_r>:
 8007d9c:	6a03      	ldr	r3, [r0, #32]
 8007d9e:	b570      	push	{r4, r5, r6, lr}
 8007da0:	6884      	ldr	r4, [r0, #8]
 8007da2:	4605      	mov	r5, r0
 8007da4:	460e      	mov	r6, r1
 8007da6:	b90b      	cbnz	r3, 8007dac <_puts_r+0x10>
 8007da8:	f7ff ffb0 	bl	8007d0c <__sinit>
 8007dac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007dae:	07db      	lsls	r3, r3, #31
 8007db0:	d405      	bmi.n	8007dbe <_puts_r+0x22>
 8007db2:	89a3      	ldrh	r3, [r4, #12]
 8007db4:	0598      	lsls	r0, r3, #22
 8007db6:	d402      	bmi.n	8007dbe <_puts_r+0x22>
 8007db8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007dba:	f000 f99e 	bl	80080fa <__retarget_lock_acquire_recursive>
 8007dbe:	89a3      	ldrh	r3, [r4, #12]
 8007dc0:	0719      	lsls	r1, r3, #28
 8007dc2:	d502      	bpl.n	8007dca <_puts_r+0x2e>
 8007dc4:	6923      	ldr	r3, [r4, #16]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d135      	bne.n	8007e36 <_puts_r+0x9a>
 8007dca:	4621      	mov	r1, r4
 8007dcc:	4628      	mov	r0, r5
 8007dce:	f000 f8c5 	bl	8007f5c <__swsetup_r>
 8007dd2:	b380      	cbz	r0, 8007e36 <_puts_r+0x9a>
 8007dd4:	f04f 35ff 	mov.w	r5, #4294967295
 8007dd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007dda:	07da      	lsls	r2, r3, #31
 8007ddc:	d405      	bmi.n	8007dea <_puts_r+0x4e>
 8007dde:	89a3      	ldrh	r3, [r4, #12]
 8007de0:	059b      	lsls	r3, r3, #22
 8007de2:	d402      	bmi.n	8007dea <_puts_r+0x4e>
 8007de4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007de6:	f000 f989 	bl	80080fc <__retarget_lock_release_recursive>
 8007dea:	4628      	mov	r0, r5
 8007dec:	bd70      	pop	{r4, r5, r6, pc}
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	da04      	bge.n	8007dfc <_puts_r+0x60>
 8007df2:	69a2      	ldr	r2, [r4, #24]
 8007df4:	429a      	cmp	r2, r3
 8007df6:	dc17      	bgt.n	8007e28 <_puts_r+0x8c>
 8007df8:	290a      	cmp	r1, #10
 8007dfa:	d015      	beq.n	8007e28 <_puts_r+0x8c>
 8007dfc:	6823      	ldr	r3, [r4, #0]
 8007dfe:	1c5a      	adds	r2, r3, #1
 8007e00:	6022      	str	r2, [r4, #0]
 8007e02:	7019      	strb	r1, [r3, #0]
 8007e04:	68a3      	ldr	r3, [r4, #8]
 8007e06:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007e0a:	3b01      	subs	r3, #1
 8007e0c:	60a3      	str	r3, [r4, #8]
 8007e0e:	2900      	cmp	r1, #0
 8007e10:	d1ed      	bne.n	8007dee <_puts_r+0x52>
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	da11      	bge.n	8007e3a <_puts_r+0x9e>
 8007e16:	4622      	mov	r2, r4
 8007e18:	210a      	movs	r1, #10
 8007e1a:	4628      	mov	r0, r5
 8007e1c:	f000 f85f 	bl	8007ede <__swbuf_r>
 8007e20:	3001      	adds	r0, #1
 8007e22:	d0d7      	beq.n	8007dd4 <_puts_r+0x38>
 8007e24:	250a      	movs	r5, #10
 8007e26:	e7d7      	b.n	8007dd8 <_puts_r+0x3c>
 8007e28:	4622      	mov	r2, r4
 8007e2a:	4628      	mov	r0, r5
 8007e2c:	f000 f857 	bl	8007ede <__swbuf_r>
 8007e30:	3001      	adds	r0, #1
 8007e32:	d1e7      	bne.n	8007e04 <_puts_r+0x68>
 8007e34:	e7ce      	b.n	8007dd4 <_puts_r+0x38>
 8007e36:	3e01      	subs	r6, #1
 8007e38:	e7e4      	b.n	8007e04 <_puts_r+0x68>
 8007e3a:	6823      	ldr	r3, [r4, #0]
 8007e3c:	1c5a      	adds	r2, r3, #1
 8007e3e:	6022      	str	r2, [r4, #0]
 8007e40:	220a      	movs	r2, #10
 8007e42:	701a      	strb	r2, [r3, #0]
 8007e44:	e7ee      	b.n	8007e24 <_puts_r+0x88>
	...

08007e48 <puts>:
 8007e48:	4b02      	ldr	r3, [pc, #8]	@ (8007e54 <puts+0xc>)
 8007e4a:	4601      	mov	r1, r0
 8007e4c:	6818      	ldr	r0, [r3, #0]
 8007e4e:	f7ff bfa5 	b.w	8007d9c <_puts_r>
 8007e52:	bf00      	nop
 8007e54:	24000090 	.word	0x24000090

08007e58 <__sread>:
 8007e58:	b510      	push	{r4, lr}
 8007e5a:	460c      	mov	r4, r1
 8007e5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e60:	f000 f8fc 	bl	800805c <_read_r>
 8007e64:	2800      	cmp	r0, #0
 8007e66:	bfab      	itete	ge
 8007e68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007e6a:	89a3      	ldrhlt	r3, [r4, #12]
 8007e6c:	181b      	addge	r3, r3, r0
 8007e6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007e72:	bfac      	ite	ge
 8007e74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007e76:	81a3      	strhlt	r3, [r4, #12]
 8007e78:	bd10      	pop	{r4, pc}

08007e7a <__swrite>:
 8007e7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e7e:	461f      	mov	r7, r3
 8007e80:	898b      	ldrh	r3, [r1, #12]
 8007e82:	05db      	lsls	r3, r3, #23
 8007e84:	4605      	mov	r5, r0
 8007e86:	460c      	mov	r4, r1
 8007e88:	4616      	mov	r6, r2
 8007e8a:	d505      	bpl.n	8007e98 <__swrite+0x1e>
 8007e8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e90:	2302      	movs	r3, #2
 8007e92:	2200      	movs	r2, #0
 8007e94:	f000 f8d0 	bl	8008038 <_lseek_r>
 8007e98:	89a3      	ldrh	r3, [r4, #12]
 8007e9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007ea2:	81a3      	strh	r3, [r4, #12]
 8007ea4:	4632      	mov	r2, r6
 8007ea6:	463b      	mov	r3, r7
 8007ea8:	4628      	mov	r0, r5
 8007eaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007eae:	f000 b8e7 	b.w	8008080 <_write_r>

08007eb2 <__sseek>:
 8007eb2:	b510      	push	{r4, lr}
 8007eb4:	460c      	mov	r4, r1
 8007eb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eba:	f000 f8bd 	bl	8008038 <_lseek_r>
 8007ebe:	1c43      	adds	r3, r0, #1
 8007ec0:	89a3      	ldrh	r3, [r4, #12]
 8007ec2:	bf15      	itete	ne
 8007ec4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007ec6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007eca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007ece:	81a3      	strheq	r3, [r4, #12]
 8007ed0:	bf18      	it	ne
 8007ed2:	81a3      	strhne	r3, [r4, #12]
 8007ed4:	bd10      	pop	{r4, pc}

08007ed6 <__sclose>:
 8007ed6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eda:	f000 b89d 	b.w	8008018 <_close_r>

08007ede <__swbuf_r>:
 8007ede:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ee0:	460e      	mov	r6, r1
 8007ee2:	4614      	mov	r4, r2
 8007ee4:	4605      	mov	r5, r0
 8007ee6:	b118      	cbz	r0, 8007ef0 <__swbuf_r+0x12>
 8007ee8:	6a03      	ldr	r3, [r0, #32]
 8007eea:	b90b      	cbnz	r3, 8007ef0 <__swbuf_r+0x12>
 8007eec:	f7ff ff0e 	bl	8007d0c <__sinit>
 8007ef0:	69a3      	ldr	r3, [r4, #24]
 8007ef2:	60a3      	str	r3, [r4, #8]
 8007ef4:	89a3      	ldrh	r3, [r4, #12]
 8007ef6:	071a      	lsls	r2, r3, #28
 8007ef8:	d501      	bpl.n	8007efe <__swbuf_r+0x20>
 8007efa:	6923      	ldr	r3, [r4, #16]
 8007efc:	b943      	cbnz	r3, 8007f10 <__swbuf_r+0x32>
 8007efe:	4621      	mov	r1, r4
 8007f00:	4628      	mov	r0, r5
 8007f02:	f000 f82b 	bl	8007f5c <__swsetup_r>
 8007f06:	b118      	cbz	r0, 8007f10 <__swbuf_r+0x32>
 8007f08:	f04f 37ff 	mov.w	r7, #4294967295
 8007f0c:	4638      	mov	r0, r7
 8007f0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f10:	6823      	ldr	r3, [r4, #0]
 8007f12:	6922      	ldr	r2, [r4, #16]
 8007f14:	1a98      	subs	r0, r3, r2
 8007f16:	6963      	ldr	r3, [r4, #20]
 8007f18:	b2f6      	uxtb	r6, r6
 8007f1a:	4283      	cmp	r3, r0
 8007f1c:	4637      	mov	r7, r6
 8007f1e:	dc05      	bgt.n	8007f2c <__swbuf_r+0x4e>
 8007f20:	4621      	mov	r1, r4
 8007f22:	4628      	mov	r0, r5
 8007f24:	f000 fd5c 	bl	80089e0 <_fflush_r>
 8007f28:	2800      	cmp	r0, #0
 8007f2a:	d1ed      	bne.n	8007f08 <__swbuf_r+0x2a>
 8007f2c:	68a3      	ldr	r3, [r4, #8]
 8007f2e:	3b01      	subs	r3, #1
 8007f30:	60a3      	str	r3, [r4, #8]
 8007f32:	6823      	ldr	r3, [r4, #0]
 8007f34:	1c5a      	adds	r2, r3, #1
 8007f36:	6022      	str	r2, [r4, #0]
 8007f38:	701e      	strb	r6, [r3, #0]
 8007f3a:	6962      	ldr	r2, [r4, #20]
 8007f3c:	1c43      	adds	r3, r0, #1
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d004      	beq.n	8007f4c <__swbuf_r+0x6e>
 8007f42:	89a3      	ldrh	r3, [r4, #12]
 8007f44:	07db      	lsls	r3, r3, #31
 8007f46:	d5e1      	bpl.n	8007f0c <__swbuf_r+0x2e>
 8007f48:	2e0a      	cmp	r6, #10
 8007f4a:	d1df      	bne.n	8007f0c <__swbuf_r+0x2e>
 8007f4c:	4621      	mov	r1, r4
 8007f4e:	4628      	mov	r0, r5
 8007f50:	f000 fd46 	bl	80089e0 <_fflush_r>
 8007f54:	2800      	cmp	r0, #0
 8007f56:	d0d9      	beq.n	8007f0c <__swbuf_r+0x2e>
 8007f58:	e7d6      	b.n	8007f08 <__swbuf_r+0x2a>
	...

08007f5c <__swsetup_r>:
 8007f5c:	b538      	push	{r3, r4, r5, lr}
 8007f5e:	4b29      	ldr	r3, [pc, #164]	@ (8008004 <__swsetup_r+0xa8>)
 8007f60:	4605      	mov	r5, r0
 8007f62:	6818      	ldr	r0, [r3, #0]
 8007f64:	460c      	mov	r4, r1
 8007f66:	b118      	cbz	r0, 8007f70 <__swsetup_r+0x14>
 8007f68:	6a03      	ldr	r3, [r0, #32]
 8007f6a:	b90b      	cbnz	r3, 8007f70 <__swsetup_r+0x14>
 8007f6c:	f7ff fece 	bl	8007d0c <__sinit>
 8007f70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f74:	0719      	lsls	r1, r3, #28
 8007f76:	d422      	bmi.n	8007fbe <__swsetup_r+0x62>
 8007f78:	06da      	lsls	r2, r3, #27
 8007f7a:	d407      	bmi.n	8007f8c <__swsetup_r+0x30>
 8007f7c:	2209      	movs	r2, #9
 8007f7e:	602a      	str	r2, [r5, #0]
 8007f80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f84:	81a3      	strh	r3, [r4, #12]
 8007f86:	f04f 30ff 	mov.w	r0, #4294967295
 8007f8a:	e033      	b.n	8007ff4 <__swsetup_r+0x98>
 8007f8c:	0758      	lsls	r0, r3, #29
 8007f8e:	d512      	bpl.n	8007fb6 <__swsetup_r+0x5a>
 8007f90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f92:	b141      	cbz	r1, 8007fa6 <__swsetup_r+0x4a>
 8007f94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f98:	4299      	cmp	r1, r3
 8007f9a:	d002      	beq.n	8007fa2 <__swsetup_r+0x46>
 8007f9c:	4628      	mov	r0, r5
 8007f9e:	f000 f8cd 	bl	800813c <_free_r>
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	6363      	str	r3, [r4, #52]	@ 0x34
 8007fa6:	89a3      	ldrh	r3, [r4, #12]
 8007fa8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007fac:	81a3      	strh	r3, [r4, #12]
 8007fae:	2300      	movs	r3, #0
 8007fb0:	6063      	str	r3, [r4, #4]
 8007fb2:	6923      	ldr	r3, [r4, #16]
 8007fb4:	6023      	str	r3, [r4, #0]
 8007fb6:	89a3      	ldrh	r3, [r4, #12]
 8007fb8:	f043 0308 	orr.w	r3, r3, #8
 8007fbc:	81a3      	strh	r3, [r4, #12]
 8007fbe:	6923      	ldr	r3, [r4, #16]
 8007fc0:	b94b      	cbnz	r3, 8007fd6 <__swsetup_r+0x7a>
 8007fc2:	89a3      	ldrh	r3, [r4, #12]
 8007fc4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007fc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fcc:	d003      	beq.n	8007fd6 <__swsetup_r+0x7a>
 8007fce:	4621      	mov	r1, r4
 8007fd0:	4628      	mov	r0, r5
 8007fd2:	f000 fd65 	bl	8008aa0 <__smakebuf_r>
 8007fd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fda:	f013 0201 	ands.w	r2, r3, #1
 8007fde:	d00a      	beq.n	8007ff6 <__swsetup_r+0x9a>
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	60a2      	str	r2, [r4, #8]
 8007fe4:	6962      	ldr	r2, [r4, #20]
 8007fe6:	4252      	negs	r2, r2
 8007fe8:	61a2      	str	r2, [r4, #24]
 8007fea:	6922      	ldr	r2, [r4, #16]
 8007fec:	b942      	cbnz	r2, 8008000 <__swsetup_r+0xa4>
 8007fee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007ff2:	d1c5      	bne.n	8007f80 <__swsetup_r+0x24>
 8007ff4:	bd38      	pop	{r3, r4, r5, pc}
 8007ff6:	0799      	lsls	r1, r3, #30
 8007ff8:	bf58      	it	pl
 8007ffa:	6962      	ldrpl	r2, [r4, #20]
 8007ffc:	60a2      	str	r2, [r4, #8]
 8007ffe:	e7f4      	b.n	8007fea <__swsetup_r+0x8e>
 8008000:	2000      	movs	r0, #0
 8008002:	e7f7      	b.n	8007ff4 <__swsetup_r+0x98>
 8008004:	24000090 	.word	0x24000090

08008008 <memset>:
 8008008:	4402      	add	r2, r0
 800800a:	4603      	mov	r3, r0
 800800c:	4293      	cmp	r3, r2
 800800e:	d100      	bne.n	8008012 <memset+0xa>
 8008010:	4770      	bx	lr
 8008012:	f803 1b01 	strb.w	r1, [r3], #1
 8008016:	e7f9      	b.n	800800c <memset+0x4>

08008018 <_close_r>:
 8008018:	b538      	push	{r3, r4, r5, lr}
 800801a:	4d06      	ldr	r5, [pc, #24]	@ (8008034 <_close_r+0x1c>)
 800801c:	2300      	movs	r3, #0
 800801e:	4604      	mov	r4, r0
 8008020:	4608      	mov	r0, r1
 8008022:	602b      	str	r3, [r5, #0]
 8008024:	f7fa f91f 	bl	8002266 <_close>
 8008028:	1c43      	adds	r3, r0, #1
 800802a:	d102      	bne.n	8008032 <_close_r+0x1a>
 800802c:	682b      	ldr	r3, [r5, #0]
 800802e:	b103      	cbz	r3, 8008032 <_close_r+0x1a>
 8008030:	6023      	str	r3, [r4, #0]
 8008032:	bd38      	pop	{r3, r4, r5, pc}
 8008034:	2400043c 	.word	0x2400043c

08008038 <_lseek_r>:
 8008038:	b538      	push	{r3, r4, r5, lr}
 800803a:	4d07      	ldr	r5, [pc, #28]	@ (8008058 <_lseek_r+0x20>)
 800803c:	4604      	mov	r4, r0
 800803e:	4608      	mov	r0, r1
 8008040:	4611      	mov	r1, r2
 8008042:	2200      	movs	r2, #0
 8008044:	602a      	str	r2, [r5, #0]
 8008046:	461a      	mov	r2, r3
 8008048:	f7fa f934 	bl	80022b4 <_lseek>
 800804c:	1c43      	adds	r3, r0, #1
 800804e:	d102      	bne.n	8008056 <_lseek_r+0x1e>
 8008050:	682b      	ldr	r3, [r5, #0]
 8008052:	b103      	cbz	r3, 8008056 <_lseek_r+0x1e>
 8008054:	6023      	str	r3, [r4, #0]
 8008056:	bd38      	pop	{r3, r4, r5, pc}
 8008058:	2400043c 	.word	0x2400043c

0800805c <_read_r>:
 800805c:	b538      	push	{r3, r4, r5, lr}
 800805e:	4d07      	ldr	r5, [pc, #28]	@ (800807c <_read_r+0x20>)
 8008060:	4604      	mov	r4, r0
 8008062:	4608      	mov	r0, r1
 8008064:	4611      	mov	r1, r2
 8008066:	2200      	movs	r2, #0
 8008068:	602a      	str	r2, [r5, #0]
 800806a:	461a      	mov	r2, r3
 800806c:	f7fa f8c2 	bl	80021f4 <_read>
 8008070:	1c43      	adds	r3, r0, #1
 8008072:	d102      	bne.n	800807a <_read_r+0x1e>
 8008074:	682b      	ldr	r3, [r5, #0]
 8008076:	b103      	cbz	r3, 800807a <_read_r+0x1e>
 8008078:	6023      	str	r3, [r4, #0]
 800807a:	bd38      	pop	{r3, r4, r5, pc}
 800807c:	2400043c 	.word	0x2400043c

08008080 <_write_r>:
 8008080:	b538      	push	{r3, r4, r5, lr}
 8008082:	4d07      	ldr	r5, [pc, #28]	@ (80080a0 <_write_r+0x20>)
 8008084:	4604      	mov	r4, r0
 8008086:	4608      	mov	r0, r1
 8008088:	4611      	mov	r1, r2
 800808a:	2200      	movs	r2, #0
 800808c:	602a      	str	r2, [r5, #0]
 800808e:	461a      	mov	r2, r3
 8008090:	f7fa f8cd 	bl	800222e <_write>
 8008094:	1c43      	adds	r3, r0, #1
 8008096:	d102      	bne.n	800809e <_write_r+0x1e>
 8008098:	682b      	ldr	r3, [r5, #0]
 800809a:	b103      	cbz	r3, 800809e <_write_r+0x1e>
 800809c:	6023      	str	r3, [r4, #0]
 800809e:	bd38      	pop	{r3, r4, r5, pc}
 80080a0:	2400043c 	.word	0x2400043c

080080a4 <__errno>:
 80080a4:	4b01      	ldr	r3, [pc, #4]	@ (80080ac <__errno+0x8>)
 80080a6:	6818      	ldr	r0, [r3, #0]
 80080a8:	4770      	bx	lr
 80080aa:	bf00      	nop
 80080ac:	24000090 	.word	0x24000090

080080b0 <__libc_init_array>:
 80080b0:	b570      	push	{r4, r5, r6, lr}
 80080b2:	4d0d      	ldr	r5, [pc, #52]	@ (80080e8 <__libc_init_array+0x38>)
 80080b4:	4c0d      	ldr	r4, [pc, #52]	@ (80080ec <__libc_init_array+0x3c>)
 80080b6:	1b64      	subs	r4, r4, r5
 80080b8:	10a4      	asrs	r4, r4, #2
 80080ba:	2600      	movs	r6, #0
 80080bc:	42a6      	cmp	r6, r4
 80080be:	d109      	bne.n	80080d4 <__libc_init_array+0x24>
 80080c0:	4d0b      	ldr	r5, [pc, #44]	@ (80080f0 <__libc_init_array+0x40>)
 80080c2:	4c0c      	ldr	r4, [pc, #48]	@ (80080f4 <__libc_init_array+0x44>)
 80080c4:	f000 fda6 	bl	8008c14 <_init>
 80080c8:	1b64      	subs	r4, r4, r5
 80080ca:	10a4      	asrs	r4, r4, #2
 80080cc:	2600      	movs	r6, #0
 80080ce:	42a6      	cmp	r6, r4
 80080d0:	d105      	bne.n	80080de <__libc_init_array+0x2e>
 80080d2:	bd70      	pop	{r4, r5, r6, pc}
 80080d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80080d8:	4798      	blx	r3
 80080da:	3601      	adds	r6, #1
 80080dc:	e7ee      	b.n	80080bc <__libc_init_array+0xc>
 80080de:	f855 3b04 	ldr.w	r3, [r5], #4
 80080e2:	4798      	blx	r3
 80080e4:	3601      	adds	r6, #1
 80080e6:	e7f2      	b.n	80080ce <__libc_init_array+0x1e>
 80080e8:	08054a24 	.word	0x08054a24
 80080ec:	08054a24 	.word	0x08054a24
 80080f0:	08054a24 	.word	0x08054a24
 80080f4:	08054a28 	.word	0x08054a28

080080f8 <__retarget_lock_init_recursive>:
 80080f8:	4770      	bx	lr

080080fa <__retarget_lock_acquire_recursive>:
 80080fa:	4770      	bx	lr

080080fc <__retarget_lock_release_recursive>:
 80080fc:	4770      	bx	lr
	...

08008100 <__assert_func>:
 8008100:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008102:	4614      	mov	r4, r2
 8008104:	461a      	mov	r2, r3
 8008106:	4b09      	ldr	r3, [pc, #36]	@ (800812c <__assert_func+0x2c>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4605      	mov	r5, r0
 800810c:	68d8      	ldr	r0, [r3, #12]
 800810e:	b14c      	cbz	r4, 8008124 <__assert_func+0x24>
 8008110:	4b07      	ldr	r3, [pc, #28]	@ (8008130 <__assert_func+0x30>)
 8008112:	9100      	str	r1, [sp, #0]
 8008114:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008118:	4906      	ldr	r1, [pc, #24]	@ (8008134 <__assert_func+0x34>)
 800811a:	462b      	mov	r3, r5
 800811c:	f000 fc88 	bl	8008a30 <fiprintf>
 8008120:	f000 fd2c 	bl	8008b7c <abort>
 8008124:	4b04      	ldr	r3, [pc, #16]	@ (8008138 <__assert_func+0x38>)
 8008126:	461c      	mov	r4, r3
 8008128:	e7f3      	b.n	8008112 <__assert_func+0x12>
 800812a:	bf00      	nop
 800812c:	24000090 	.word	0x24000090
 8008130:	080549ad 	.word	0x080549ad
 8008134:	080549ba 	.word	0x080549ba
 8008138:	080549e8 	.word	0x080549e8

0800813c <_free_r>:
 800813c:	b538      	push	{r3, r4, r5, lr}
 800813e:	4605      	mov	r5, r0
 8008140:	2900      	cmp	r1, #0
 8008142:	d041      	beq.n	80081c8 <_free_r+0x8c>
 8008144:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008148:	1f0c      	subs	r4, r1, #4
 800814a:	2b00      	cmp	r3, #0
 800814c:	bfb8      	it	lt
 800814e:	18e4      	addlt	r4, r4, r3
 8008150:	f000 f8e8 	bl	8008324 <__malloc_lock>
 8008154:	4a1d      	ldr	r2, [pc, #116]	@ (80081cc <_free_r+0x90>)
 8008156:	6813      	ldr	r3, [r2, #0]
 8008158:	b933      	cbnz	r3, 8008168 <_free_r+0x2c>
 800815a:	6063      	str	r3, [r4, #4]
 800815c:	6014      	str	r4, [r2, #0]
 800815e:	4628      	mov	r0, r5
 8008160:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008164:	f000 b8e4 	b.w	8008330 <__malloc_unlock>
 8008168:	42a3      	cmp	r3, r4
 800816a:	d908      	bls.n	800817e <_free_r+0x42>
 800816c:	6820      	ldr	r0, [r4, #0]
 800816e:	1821      	adds	r1, r4, r0
 8008170:	428b      	cmp	r3, r1
 8008172:	bf01      	itttt	eq
 8008174:	6819      	ldreq	r1, [r3, #0]
 8008176:	685b      	ldreq	r3, [r3, #4]
 8008178:	1809      	addeq	r1, r1, r0
 800817a:	6021      	streq	r1, [r4, #0]
 800817c:	e7ed      	b.n	800815a <_free_r+0x1e>
 800817e:	461a      	mov	r2, r3
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	b10b      	cbz	r3, 8008188 <_free_r+0x4c>
 8008184:	42a3      	cmp	r3, r4
 8008186:	d9fa      	bls.n	800817e <_free_r+0x42>
 8008188:	6811      	ldr	r1, [r2, #0]
 800818a:	1850      	adds	r0, r2, r1
 800818c:	42a0      	cmp	r0, r4
 800818e:	d10b      	bne.n	80081a8 <_free_r+0x6c>
 8008190:	6820      	ldr	r0, [r4, #0]
 8008192:	4401      	add	r1, r0
 8008194:	1850      	adds	r0, r2, r1
 8008196:	4283      	cmp	r3, r0
 8008198:	6011      	str	r1, [r2, #0]
 800819a:	d1e0      	bne.n	800815e <_free_r+0x22>
 800819c:	6818      	ldr	r0, [r3, #0]
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	6053      	str	r3, [r2, #4]
 80081a2:	4408      	add	r0, r1
 80081a4:	6010      	str	r0, [r2, #0]
 80081a6:	e7da      	b.n	800815e <_free_r+0x22>
 80081a8:	d902      	bls.n	80081b0 <_free_r+0x74>
 80081aa:	230c      	movs	r3, #12
 80081ac:	602b      	str	r3, [r5, #0]
 80081ae:	e7d6      	b.n	800815e <_free_r+0x22>
 80081b0:	6820      	ldr	r0, [r4, #0]
 80081b2:	1821      	adds	r1, r4, r0
 80081b4:	428b      	cmp	r3, r1
 80081b6:	bf04      	itt	eq
 80081b8:	6819      	ldreq	r1, [r3, #0]
 80081ba:	685b      	ldreq	r3, [r3, #4]
 80081bc:	6063      	str	r3, [r4, #4]
 80081be:	bf04      	itt	eq
 80081c0:	1809      	addeq	r1, r1, r0
 80081c2:	6021      	streq	r1, [r4, #0]
 80081c4:	6054      	str	r4, [r2, #4]
 80081c6:	e7ca      	b.n	800815e <_free_r+0x22>
 80081c8:	bd38      	pop	{r3, r4, r5, pc}
 80081ca:	bf00      	nop
 80081cc:	24000448 	.word	0x24000448

080081d0 <malloc>:
 80081d0:	4b02      	ldr	r3, [pc, #8]	@ (80081dc <malloc+0xc>)
 80081d2:	4601      	mov	r1, r0
 80081d4:	6818      	ldr	r0, [r3, #0]
 80081d6:	f000 b825 	b.w	8008224 <_malloc_r>
 80081da:	bf00      	nop
 80081dc:	24000090 	.word	0x24000090

080081e0 <sbrk_aligned>:
 80081e0:	b570      	push	{r4, r5, r6, lr}
 80081e2:	4e0f      	ldr	r6, [pc, #60]	@ (8008220 <sbrk_aligned+0x40>)
 80081e4:	460c      	mov	r4, r1
 80081e6:	6831      	ldr	r1, [r6, #0]
 80081e8:	4605      	mov	r5, r0
 80081ea:	b911      	cbnz	r1, 80081f2 <sbrk_aligned+0x12>
 80081ec:	f000 fcb6 	bl	8008b5c <_sbrk_r>
 80081f0:	6030      	str	r0, [r6, #0]
 80081f2:	4621      	mov	r1, r4
 80081f4:	4628      	mov	r0, r5
 80081f6:	f000 fcb1 	bl	8008b5c <_sbrk_r>
 80081fa:	1c43      	adds	r3, r0, #1
 80081fc:	d103      	bne.n	8008206 <sbrk_aligned+0x26>
 80081fe:	f04f 34ff 	mov.w	r4, #4294967295
 8008202:	4620      	mov	r0, r4
 8008204:	bd70      	pop	{r4, r5, r6, pc}
 8008206:	1cc4      	adds	r4, r0, #3
 8008208:	f024 0403 	bic.w	r4, r4, #3
 800820c:	42a0      	cmp	r0, r4
 800820e:	d0f8      	beq.n	8008202 <sbrk_aligned+0x22>
 8008210:	1a21      	subs	r1, r4, r0
 8008212:	4628      	mov	r0, r5
 8008214:	f000 fca2 	bl	8008b5c <_sbrk_r>
 8008218:	3001      	adds	r0, #1
 800821a:	d1f2      	bne.n	8008202 <sbrk_aligned+0x22>
 800821c:	e7ef      	b.n	80081fe <sbrk_aligned+0x1e>
 800821e:	bf00      	nop
 8008220:	24000444 	.word	0x24000444

08008224 <_malloc_r>:
 8008224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008228:	1ccd      	adds	r5, r1, #3
 800822a:	f025 0503 	bic.w	r5, r5, #3
 800822e:	3508      	adds	r5, #8
 8008230:	2d0c      	cmp	r5, #12
 8008232:	bf38      	it	cc
 8008234:	250c      	movcc	r5, #12
 8008236:	2d00      	cmp	r5, #0
 8008238:	4606      	mov	r6, r0
 800823a:	db01      	blt.n	8008240 <_malloc_r+0x1c>
 800823c:	42a9      	cmp	r1, r5
 800823e:	d904      	bls.n	800824a <_malloc_r+0x26>
 8008240:	230c      	movs	r3, #12
 8008242:	6033      	str	r3, [r6, #0]
 8008244:	2000      	movs	r0, #0
 8008246:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800824a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008320 <_malloc_r+0xfc>
 800824e:	f000 f869 	bl	8008324 <__malloc_lock>
 8008252:	f8d8 3000 	ldr.w	r3, [r8]
 8008256:	461c      	mov	r4, r3
 8008258:	bb44      	cbnz	r4, 80082ac <_malloc_r+0x88>
 800825a:	4629      	mov	r1, r5
 800825c:	4630      	mov	r0, r6
 800825e:	f7ff ffbf 	bl	80081e0 <sbrk_aligned>
 8008262:	1c43      	adds	r3, r0, #1
 8008264:	4604      	mov	r4, r0
 8008266:	d158      	bne.n	800831a <_malloc_r+0xf6>
 8008268:	f8d8 4000 	ldr.w	r4, [r8]
 800826c:	4627      	mov	r7, r4
 800826e:	2f00      	cmp	r7, #0
 8008270:	d143      	bne.n	80082fa <_malloc_r+0xd6>
 8008272:	2c00      	cmp	r4, #0
 8008274:	d04b      	beq.n	800830e <_malloc_r+0xea>
 8008276:	6823      	ldr	r3, [r4, #0]
 8008278:	4639      	mov	r1, r7
 800827a:	4630      	mov	r0, r6
 800827c:	eb04 0903 	add.w	r9, r4, r3
 8008280:	f000 fc6c 	bl	8008b5c <_sbrk_r>
 8008284:	4581      	cmp	r9, r0
 8008286:	d142      	bne.n	800830e <_malloc_r+0xea>
 8008288:	6821      	ldr	r1, [r4, #0]
 800828a:	1a6d      	subs	r5, r5, r1
 800828c:	4629      	mov	r1, r5
 800828e:	4630      	mov	r0, r6
 8008290:	f7ff ffa6 	bl	80081e0 <sbrk_aligned>
 8008294:	3001      	adds	r0, #1
 8008296:	d03a      	beq.n	800830e <_malloc_r+0xea>
 8008298:	6823      	ldr	r3, [r4, #0]
 800829a:	442b      	add	r3, r5
 800829c:	6023      	str	r3, [r4, #0]
 800829e:	f8d8 3000 	ldr.w	r3, [r8]
 80082a2:	685a      	ldr	r2, [r3, #4]
 80082a4:	bb62      	cbnz	r2, 8008300 <_malloc_r+0xdc>
 80082a6:	f8c8 7000 	str.w	r7, [r8]
 80082aa:	e00f      	b.n	80082cc <_malloc_r+0xa8>
 80082ac:	6822      	ldr	r2, [r4, #0]
 80082ae:	1b52      	subs	r2, r2, r5
 80082b0:	d420      	bmi.n	80082f4 <_malloc_r+0xd0>
 80082b2:	2a0b      	cmp	r2, #11
 80082b4:	d917      	bls.n	80082e6 <_malloc_r+0xc2>
 80082b6:	1961      	adds	r1, r4, r5
 80082b8:	42a3      	cmp	r3, r4
 80082ba:	6025      	str	r5, [r4, #0]
 80082bc:	bf18      	it	ne
 80082be:	6059      	strne	r1, [r3, #4]
 80082c0:	6863      	ldr	r3, [r4, #4]
 80082c2:	bf08      	it	eq
 80082c4:	f8c8 1000 	streq.w	r1, [r8]
 80082c8:	5162      	str	r2, [r4, r5]
 80082ca:	604b      	str	r3, [r1, #4]
 80082cc:	4630      	mov	r0, r6
 80082ce:	f000 f82f 	bl	8008330 <__malloc_unlock>
 80082d2:	f104 000b 	add.w	r0, r4, #11
 80082d6:	1d23      	adds	r3, r4, #4
 80082d8:	f020 0007 	bic.w	r0, r0, #7
 80082dc:	1ac2      	subs	r2, r0, r3
 80082de:	bf1c      	itt	ne
 80082e0:	1a1b      	subne	r3, r3, r0
 80082e2:	50a3      	strne	r3, [r4, r2]
 80082e4:	e7af      	b.n	8008246 <_malloc_r+0x22>
 80082e6:	6862      	ldr	r2, [r4, #4]
 80082e8:	42a3      	cmp	r3, r4
 80082ea:	bf0c      	ite	eq
 80082ec:	f8c8 2000 	streq.w	r2, [r8]
 80082f0:	605a      	strne	r2, [r3, #4]
 80082f2:	e7eb      	b.n	80082cc <_malloc_r+0xa8>
 80082f4:	4623      	mov	r3, r4
 80082f6:	6864      	ldr	r4, [r4, #4]
 80082f8:	e7ae      	b.n	8008258 <_malloc_r+0x34>
 80082fa:	463c      	mov	r4, r7
 80082fc:	687f      	ldr	r7, [r7, #4]
 80082fe:	e7b6      	b.n	800826e <_malloc_r+0x4a>
 8008300:	461a      	mov	r2, r3
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	42a3      	cmp	r3, r4
 8008306:	d1fb      	bne.n	8008300 <_malloc_r+0xdc>
 8008308:	2300      	movs	r3, #0
 800830a:	6053      	str	r3, [r2, #4]
 800830c:	e7de      	b.n	80082cc <_malloc_r+0xa8>
 800830e:	230c      	movs	r3, #12
 8008310:	6033      	str	r3, [r6, #0]
 8008312:	4630      	mov	r0, r6
 8008314:	f000 f80c 	bl	8008330 <__malloc_unlock>
 8008318:	e794      	b.n	8008244 <_malloc_r+0x20>
 800831a:	6005      	str	r5, [r0, #0]
 800831c:	e7d6      	b.n	80082cc <_malloc_r+0xa8>
 800831e:	bf00      	nop
 8008320:	24000448 	.word	0x24000448

08008324 <__malloc_lock>:
 8008324:	4801      	ldr	r0, [pc, #4]	@ (800832c <__malloc_lock+0x8>)
 8008326:	f7ff bee8 	b.w	80080fa <__retarget_lock_acquire_recursive>
 800832a:	bf00      	nop
 800832c:	24000440 	.word	0x24000440

08008330 <__malloc_unlock>:
 8008330:	4801      	ldr	r0, [pc, #4]	@ (8008338 <__malloc_unlock+0x8>)
 8008332:	f7ff bee3 	b.w	80080fc <__retarget_lock_release_recursive>
 8008336:	bf00      	nop
 8008338:	24000440 	.word	0x24000440

0800833c <__sfputc_r>:
 800833c:	6893      	ldr	r3, [r2, #8]
 800833e:	3b01      	subs	r3, #1
 8008340:	2b00      	cmp	r3, #0
 8008342:	b410      	push	{r4}
 8008344:	6093      	str	r3, [r2, #8]
 8008346:	da08      	bge.n	800835a <__sfputc_r+0x1e>
 8008348:	6994      	ldr	r4, [r2, #24]
 800834a:	42a3      	cmp	r3, r4
 800834c:	db01      	blt.n	8008352 <__sfputc_r+0x16>
 800834e:	290a      	cmp	r1, #10
 8008350:	d103      	bne.n	800835a <__sfputc_r+0x1e>
 8008352:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008356:	f7ff bdc2 	b.w	8007ede <__swbuf_r>
 800835a:	6813      	ldr	r3, [r2, #0]
 800835c:	1c58      	adds	r0, r3, #1
 800835e:	6010      	str	r0, [r2, #0]
 8008360:	7019      	strb	r1, [r3, #0]
 8008362:	4608      	mov	r0, r1
 8008364:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008368:	4770      	bx	lr

0800836a <__sfputs_r>:
 800836a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800836c:	4606      	mov	r6, r0
 800836e:	460f      	mov	r7, r1
 8008370:	4614      	mov	r4, r2
 8008372:	18d5      	adds	r5, r2, r3
 8008374:	42ac      	cmp	r4, r5
 8008376:	d101      	bne.n	800837c <__sfputs_r+0x12>
 8008378:	2000      	movs	r0, #0
 800837a:	e007      	b.n	800838c <__sfputs_r+0x22>
 800837c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008380:	463a      	mov	r2, r7
 8008382:	4630      	mov	r0, r6
 8008384:	f7ff ffda 	bl	800833c <__sfputc_r>
 8008388:	1c43      	adds	r3, r0, #1
 800838a:	d1f3      	bne.n	8008374 <__sfputs_r+0xa>
 800838c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008390 <_vfiprintf_r>:
 8008390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008394:	460d      	mov	r5, r1
 8008396:	b09d      	sub	sp, #116	@ 0x74
 8008398:	4614      	mov	r4, r2
 800839a:	4698      	mov	r8, r3
 800839c:	4606      	mov	r6, r0
 800839e:	b118      	cbz	r0, 80083a8 <_vfiprintf_r+0x18>
 80083a0:	6a03      	ldr	r3, [r0, #32]
 80083a2:	b90b      	cbnz	r3, 80083a8 <_vfiprintf_r+0x18>
 80083a4:	f7ff fcb2 	bl	8007d0c <__sinit>
 80083a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083aa:	07d9      	lsls	r1, r3, #31
 80083ac:	d405      	bmi.n	80083ba <_vfiprintf_r+0x2a>
 80083ae:	89ab      	ldrh	r3, [r5, #12]
 80083b0:	059a      	lsls	r2, r3, #22
 80083b2:	d402      	bmi.n	80083ba <_vfiprintf_r+0x2a>
 80083b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083b6:	f7ff fea0 	bl	80080fa <__retarget_lock_acquire_recursive>
 80083ba:	89ab      	ldrh	r3, [r5, #12]
 80083bc:	071b      	lsls	r3, r3, #28
 80083be:	d501      	bpl.n	80083c4 <_vfiprintf_r+0x34>
 80083c0:	692b      	ldr	r3, [r5, #16]
 80083c2:	b99b      	cbnz	r3, 80083ec <_vfiprintf_r+0x5c>
 80083c4:	4629      	mov	r1, r5
 80083c6:	4630      	mov	r0, r6
 80083c8:	f7ff fdc8 	bl	8007f5c <__swsetup_r>
 80083cc:	b170      	cbz	r0, 80083ec <_vfiprintf_r+0x5c>
 80083ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083d0:	07dc      	lsls	r4, r3, #31
 80083d2:	d504      	bpl.n	80083de <_vfiprintf_r+0x4e>
 80083d4:	f04f 30ff 	mov.w	r0, #4294967295
 80083d8:	b01d      	add	sp, #116	@ 0x74
 80083da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083de:	89ab      	ldrh	r3, [r5, #12]
 80083e0:	0598      	lsls	r0, r3, #22
 80083e2:	d4f7      	bmi.n	80083d4 <_vfiprintf_r+0x44>
 80083e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083e6:	f7ff fe89 	bl	80080fc <__retarget_lock_release_recursive>
 80083ea:	e7f3      	b.n	80083d4 <_vfiprintf_r+0x44>
 80083ec:	2300      	movs	r3, #0
 80083ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80083f0:	2320      	movs	r3, #32
 80083f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80083f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80083fa:	2330      	movs	r3, #48	@ 0x30
 80083fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80085ac <_vfiprintf_r+0x21c>
 8008400:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008404:	f04f 0901 	mov.w	r9, #1
 8008408:	4623      	mov	r3, r4
 800840a:	469a      	mov	sl, r3
 800840c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008410:	b10a      	cbz	r2, 8008416 <_vfiprintf_r+0x86>
 8008412:	2a25      	cmp	r2, #37	@ 0x25
 8008414:	d1f9      	bne.n	800840a <_vfiprintf_r+0x7a>
 8008416:	ebba 0b04 	subs.w	fp, sl, r4
 800841a:	d00b      	beq.n	8008434 <_vfiprintf_r+0xa4>
 800841c:	465b      	mov	r3, fp
 800841e:	4622      	mov	r2, r4
 8008420:	4629      	mov	r1, r5
 8008422:	4630      	mov	r0, r6
 8008424:	f7ff ffa1 	bl	800836a <__sfputs_r>
 8008428:	3001      	adds	r0, #1
 800842a:	f000 80a7 	beq.w	800857c <_vfiprintf_r+0x1ec>
 800842e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008430:	445a      	add	r2, fp
 8008432:	9209      	str	r2, [sp, #36]	@ 0x24
 8008434:	f89a 3000 	ldrb.w	r3, [sl]
 8008438:	2b00      	cmp	r3, #0
 800843a:	f000 809f 	beq.w	800857c <_vfiprintf_r+0x1ec>
 800843e:	2300      	movs	r3, #0
 8008440:	f04f 32ff 	mov.w	r2, #4294967295
 8008444:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008448:	f10a 0a01 	add.w	sl, sl, #1
 800844c:	9304      	str	r3, [sp, #16]
 800844e:	9307      	str	r3, [sp, #28]
 8008450:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008454:	931a      	str	r3, [sp, #104]	@ 0x68
 8008456:	4654      	mov	r4, sl
 8008458:	2205      	movs	r2, #5
 800845a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800845e:	4853      	ldr	r0, [pc, #332]	@ (80085ac <_vfiprintf_r+0x21c>)
 8008460:	f7f7 ff56 	bl	8000310 <memchr>
 8008464:	9a04      	ldr	r2, [sp, #16]
 8008466:	b9d8      	cbnz	r0, 80084a0 <_vfiprintf_r+0x110>
 8008468:	06d1      	lsls	r1, r2, #27
 800846a:	bf44      	itt	mi
 800846c:	2320      	movmi	r3, #32
 800846e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008472:	0713      	lsls	r3, r2, #28
 8008474:	bf44      	itt	mi
 8008476:	232b      	movmi	r3, #43	@ 0x2b
 8008478:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800847c:	f89a 3000 	ldrb.w	r3, [sl]
 8008480:	2b2a      	cmp	r3, #42	@ 0x2a
 8008482:	d015      	beq.n	80084b0 <_vfiprintf_r+0x120>
 8008484:	9a07      	ldr	r2, [sp, #28]
 8008486:	4654      	mov	r4, sl
 8008488:	2000      	movs	r0, #0
 800848a:	f04f 0c0a 	mov.w	ip, #10
 800848e:	4621      	mov	r1, r4
 8008490:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008494:	3b30      	subs	r3, #48	@ 0x30
 8008496:	2b09      	cmp	r3, #9
 8008498:	d94b      	bls.n	8008532 <_vfiprintf_r+0x1a2>
 800849a:	b1b0      	cbz	r0, 80084ca <_vfiprintf_r+0x13a>
 800849c:	9207      	str	r2, [sp, #28]
 800849e:	e014      	b.n	80084ca <_vfiprintf_r+0x13a>
 80084a0:	eba0 0308 	sub.w	r3, r0, r8
 80084a4:	fa09 f303 	lsl.w	r3, r9, r3
 80084a8:	4313      	orrs	r3, r2
 80084aa:	9304      	str	r3, [sp, #16]
 80084ac:	46a2      	mov	sl, r4
 80084ae:	e7d2      	b.n	8008456 <_vfiprintf_r+0xc6>
 80084b0:	9b03      	ldr	r3, [sp, #12]
 80084b2:	1d19      	adds	r1, r3, #4
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	9103      	str	r1, [sp, #12]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	bfbb      	ittet	lt
 80084bc:	425b      	neglt	r3, r3
 80084be:	f042 0202 	orrlt.w	r2, r2, #2
 80084c2:	9307      	strge	r3, [sp, #28]
 80084c4:	9307      	strlt	r3, [sp, #28]
 80084c6:	bfb8      	it	lt
 80084c8:	9204      	strlt	r2, [sp, #16]
 80084ca:	7823      	ldrb	r3, [r4, #0]
 80084cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80084ce:	d10a      	bne.n	80084e6 <_vfiprintf_r+0x156>
 80084d0:	7863      	ldrb	r3, [r4, #1]
 80084d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80084d4:	d132      	bne.n	800853c <_vfiprintf_r+0x1ac>
 80084d6:	9b03      	ldr	r3, [sp, #12]
 80084d8:	1d1a      	adds	r2, r3, #4
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	9203      	str	r2, [sp, #12]
 80084de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084e2:	3402      	adds	r4, #2
 80084e4:	9305      	str	r3, [sp, #20]
 80084e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80085bc <_vfiprintf_r+0x22c>
 80084ea:	7821      	ldrb	r1, [r4, #0]
 80084ec:	2203      	movs	r2, #3
 80084ee:	4650      	mov	r0, sl
 80084f0:	f7f7 ff0e 	bl	8000310 <memchr>
 80084f4:	b138      	cbz	r0, 8008506 <_vfiprintf_r+0x176>
 80084f6:	9b04      	ldr	r3, [sp, #16]
 80084f8:	eba0 000a 	sub.w	r0, r0, sl
 80084fc:	2240      	movs	r2, #64	@ 0x40
 80084fe:	4082      	lsls	r2, r0
 8008500:	4313      	orrs	r3, r2
 8008502:	3401      	adds	r4, #1
 8008504:	9304      	str	r3, [sp, #16]
 8008506:	f814 1b01 	ldrb.w	r1, [r4], #1
 800850a:	4829      	ldr	r0, [pc, #164]	@ (80085b0 <_vfiprintf_r+0x220>)
 800850c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008510:	2206      	movs	r2, #6
 8008512:	f7f7 fefd 	bl	8000310 <memchr>
 8008516:	2800      	cmp	r0, #0
 8008518:	d03f      	beq.n	800859a <_vfiprintf_r+0x20a>
 800851a:	4b26      	ldr	r3, [pc, #152]	@ (80085b4 <_vfiprintf_r+0x224>)
 800851c:	bb1b      	cbnz	r3, 8008566 <_vfiprintf_r+0x1d6>
 800851e:	9b03      	ldr	r3, [sp, #12]
 8008520:	3307      	adds	r3, #7
 8008522:	f023 0307 	bic.w	r3, r3, #7
 8008526:	3308      	adds	r3, #8
 8008528:	9303      	str	r3, [sp, #12]
 800852a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800852c:	443b      	add	r3, r7
 800852e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008530:	e76a      	b.n	8008408 <_vfiprintf_r+0x78>
 8008532:	fb0c 3202 	mla	r2, ip, r2, r3
 8008536:	460c      	mov	r4, r1
 8008538:	2001      	movs	r0, #1
 800853a:	e7a8      	b.n	800848e <_vfiprintf_r+0xfe>
 800853c:	2300      	movs	r3, #0
 800853e:	3401      	adds	r4, #1
 8008540:	9305      	str	r3, [sp, #20]
 8008542:	4619      	mov	r1, r3
 8008544:	f04f 0c0a 	mov.w	ip, #10
 8008548:	4620      	mov	r0, r4
 800854a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800854e:	3a30      	subs	r2, #48	@ 0x30
 8008550:	2a09      	cmp	r2, #9
 8008552:	d903      	bls.n	800855c <_vfiprintf_r+0x1cc>
 8008554:	2b00      	cmp	r3, #0
 8008556:	d0c6      	beq.n	80084e6 <_vfiprintf_r+0x156>
 8008558:	9105      	str	r1, [sp, #20]
 800855a:	e7c4      	b.n	80084e6 <_vfiprintf_r+0x156>
 800855c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008560:	4604      	mov	r4, r0
 8008562:	2301      	movs	r3, #1
 8008564:	e7f0      	b.n	8008548 <_vfiprintf_r+0x1b8>
 8008566:	ab03      	add	r3, sp, #12
 8008568:	9300      	str	r3, [sp, #0]
 800856a:	462a      	mov	r2, r5
 800856c:	4b12      	ldr	r3, [pc, #72]	@ (80085b8 <_vfiprintf_r+0x228>)
 800856e:	a904      	add	r1, sp, #16
 8008570:	4630      	mov	r0, r6
 8008572:	f3af 8000 	nop.w
 8008576:	4607      	mov	r7, r0
 8008578:	1c78      	adds	r0, r7, #1
 800857a:	d1d6      	bne.n	800852a <_vfiprintf_r+0x19a>
 800857c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800857e:	07d9      	lsls	r1, r3, #31
 8008580:	d405      	bmi.n	800858e <_vfiprintf_r+0x1fe>
 8008582:	89ab      	ldrh	r3, [r5, #12]
 8008584:	059a      	lsls	r2, r3, #22
 8008586:	d402      	bmi.n	800858e <_vfiprintf_r+0x1fe>
 8008588:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800858a:	f7ff fdb7 	bl	80080fc <__retarget_lock_release_recursive>
 800858e:	89ab      	ldrh	r3, [r5, #12]
 8008590:	065b      	lsls	r3, r3, #25
 8008592:	f53f af1f 	bmi.w	80083d4 <_vfiprintf_r+0x44>
 8008596:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008598:	e71e      	b.n	80083d8 <_vfiprintf_r+0x48>
 800859a:	ab03      	add	r3, sp, #12
 800859c:	9300      	str	r3, [sp, #0]
 800859e:	462a      	mov	r2, r5
 80085a0:	4b05      	ldr	r3, [pc, #20]	@ (80085b8 <_vfiprintf_r+0x228>)
 80085a2:	a904      	add	r1, sp, #16
 80085a4:	4630      	mov	r0, r6
 80085a6:	f000 f879 	bl	800869c <_printf_i>
 80085aa:	e7e4      	b.n	8008576 <_vfiprintf_r+0x1e6>
 80085ac:	080549e9 	.word	0x080549e9
 80085b0:	080549f3 	.word	0x080549f3
 80085b4:	00000000 	.word	0x00000000
 80085b8:	0800836b 	.word	0x0800836b
 80085bc:	080549ef 	.word	0x080549ef

080085c0 <_printf_common>:
 80085c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085c4:	4616      	mov	r6, r2
 80085c6:	4698      	mov	r8, r3
 80085c8:	688a      	ldr	r2, [r1, #8]
 80085ca:	690b      	ldr	r3, [r1, #16]
 80085cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80085d0:	4293      	cmp	r3, r2
 80085d2:	bfb8      	it	lt
 80085d4:	4613      	movlt	r3, r2
 80085d6:	6033      	str	r3, [r6, #0]
 80085d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80085dc:	4607      	mov	r7, r0
 80085de:	460c      	mov	r4, r1
 80085e0:	b10a      	cbz	r2, 80085e6 <_printf_common+0x26>
 80085e2:	3301      	adds	r3, #1
 80085e4:	6033      	str	r3, [r6, #0]
 80085e6:	6823      	ldr	r3, [r4, #0]
 80085e8:	0699      	lsls	r1, r3, #26
 80085ea:	bf42      	ittt	mi
 80085ec:	6833      	ldrmi	r3, [r6, #0]
 80085ee:	3302      	addmi	r3, #2
 80085f0:	6033      	strmi	r3, [r6, #0]
 80085f2:	6825      	ldr	r5, [r4, #0]
 80085f4:	f015 0506 	ands.w	r5, r5, #6
 80085f8:	d106      	bne.n	8008608 <_printf_common+0x48>
 80085fa:	f104 0a19 	add.w	sl, r4, #25
 80085fe:	68e3      	ldr	r3, [r4, #12]
 8008600:	6832      	ldr	r2, [r6, #0]
 8008602:	1a9b      	subs	r3, r3, r2
 8008604:	42ab      	cmp	r3, r5
 8008606:	dc26      	bgt.n	8008656 <_printf_common+0x96>
 8008608:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800860c:	6822      	ldr	r2, [r4, #0]
 800860e:	3b00      	subs	r3, #0
 8008610:	bf18      	it	ne
 8008612:	2301      	movne	r3, #1
 8008614:	0692      	lsls	r2, r2, #26
 8008616:	d42b      	bmi.n	8008670 <_printf_common+0xb0>
 8008618:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800861c:	4641      	mov	r1, r8
 800861e:	4638      	mov	r0, r7
 8008620:	47c8      	blx	r9
 8008622:	3001      	adds	r0, #1
 8008624:	d01e      	beq.n	8008664 <_printf_common+0xa4>
 8008626:	6823      	ldr	r3, [r4, #0]
 8008628:	6922      	ldr	r2, [r4, #16]
 800862a:	f003 0306 	and.w	r3, r3, #6
 800862e:	2b04      	cmp	r3, #4
 8008630:	bf02      	ittt	eq
 8008632:	68e5      	ldreq	r5, [r4, #12]
 8008634:	6833      	ldreq	r3, [r6, #0]
 8008636:	1aed      	subeq	r5, r5, r3
 8008638:	68a3      	ldr	r3, [r4, #8]
 800863a:	bf0c      	ite	eq
 800863c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008640:	2500      	movne	r5, #0
 8008642:	4293      	cmp	r3, r2
 8008644:	bfc4      	itt	gt
 8008646:	1a9b      	subgt	r3, r3, r2
 8008648:	18ed      	addgt	r5, r5, r3
 800864a:	2600      	movs	r6, #0
 800864c:	341a      	adds	r4, #26
 800864e:	42b5      	cmp	r5, r6
 8008650:	d11a      	bne.n	8008688 <_printf_common+0xc8>
 8008652:	2000      	movs	r0, #0
 8008654:	e008      	b.n	8008668 <_printf_common+0xa8>
 8008656:	2301      	movs	r3, #1
 8008658:	4652      	mov	r2, sl
 800865a:	4641      	mov	r1, r8
 800865c:	4638      	mov	r0, r7
 800865e:	47c8      	blx	r9
 8008660:	3001      	adds	r0, #1
 8008662:	d103      	bne.n	800866c <_printf_common+0xac>
 8008664:	f04f 30ff 	mov.w	r0, #4294967295
 8008668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800866c:	3501      	adds	r5, #1
 800866e:	e7c6      	b.n	80085fe <_printf_common+0x3e>
 8008670:	18e1      	adds	r1, r4, r3
 8008672:	1c5a      	adds	r2, r3, #1
 8008674:	2030      	movs	r0, #48	@ 0x30
 8008676:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800867a:	4422      	add	r2, r4
 800867c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008680:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008684:	3302      	adds	r3, #2
 8008686:	e7c7      	b.n	8008618 <_printf_common+0x58>
 8008688:	2301      	movs	r3, #1
 800868a:	4622      	mov	r2, r4
 800868c:	4641      	mov	r1, r8
 800868e:	4638      	mov	r0, r7
 8008690:	47c8      	blx	r9
 8008692:	3001      	adds	r0, #1
 8008694:	d0e6      	beq.n	8008664 <_printf_common+0xa4>
 8008696:	3601      	adds	r6, #1
 8008698:	e7d9      	b.n	800864e <_printf_common+0x8e>
	...

0800869c <_printf_i>:
 800869c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086a0:	7e0f      	ldrb	r7, [r1, #24]
 80086a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80086a4:	2f78      	cmp	r7, #120	@ 0x78
 80086a6:	4691      	mov	r9, r2
 80086a8:	4680      	mov	r8, r0
 80086aa:	460c      	mov	r4, r1
 80086ac:	469a      	mov	sl, r3
 80086ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80086b2:	d807      	bhi.n	80086c4 <_printf_i+0x28>
 80086b4:	2f62      	cmp	r7, #98	@ 0x62
 80086b6:	d80a      	bhi.n	80086ce <_printf_i+0x32>
 80086b8:	2f00      	cmp	r7, #0
 80086ba:	f000 80d1 	beq.w	8008860 <_printf_i+0x1c4>
 80086be:	2f58      	cmp	r7, #88	@ 0x58
 80086c0:	f000 80b8 	beq.w	8008834 <_printf_i+0x198>
 80086c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80086cc:	e03a      	b.n	8008744 <_printf_i+0xa8>
 80086ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80086d2:	2b15      	cmp	r3, #21
 80086d4:	d8f6      	bhi.n	80086c4 <_printf_i+0x28>
 80086d6:	a101      	add	r1, pc, #4	@ (adr r1, 80086dc <_printf_i+0x40>)
 80086d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80086dc:	08008735 	.word	0x08008735
 80086e0:	08008749 	.word	0x08008749
 80086e4:	080086c5 	.word	0x080086c5
 80086e8:	080086c5 	.word	0x080086c5
 80086ec:	080086c5 	.word	0x080086c5
 80086f0:	080086c5 	.word	0x080086c5
 80086f4:	08008749 	.word	0x08008749
 80086f8:	080086c5 	.word	0x080086c5
 80086fc:	080086c5 	.word	0x080086c5
 8008700:	080086c5 	.word	0x080086c5
 8008704:	080086c5 	.word	0x080086c5
 8008708:	08008847 	.word	0x08008847
 800870c:	08008773 	.word	0x08008773
 8008710:	08008801 	.word	0x08008801
 8008714:	080086c5 	.word	0x080086c5
 8008718:	080086c5 	.word	0x080086c5
 800871c:	08008869 	.word	0x08008869
 8008720:	080086c5 	.word	0x080086c5
 8008724:	08008773 	.word	0x08008773
 8008728:	080086c5 	.word	0x080086c5
 800872c:	080086c5 	.word	0x080086c5
 8008730:	08008809 	.word	0x08008809
 8008734:	6833      	ldr	r3, [r6, #0]
 8008736:	1d1a      	adds	r2, r3, #4
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	6032      	str	r2, [r6, #0]
 800873c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008740:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008744:	2301      	movs	r3, #1
 8008746:	e09c      	b.n	8008882 <_printf_i+0x1e6>
 8008748:	6833      	ldr	r3, [r6, #0]
 800874a:	6820      	ldr	r0, [r4, #0]
 800874c:	1d19      	adds	r1, r3, #4
 800874e:	6031      	str	r1, [r6, #0]
 8008750:	0606      	lsls	r6, r0, #24
 8008752:	d501      	bpl.n	8008758 <_printf_i+0xbc>
 8008754:	681d      	ldr	r5, [r3, #0]
 8008756:	e003      	b.n	8008760 <_printf_i+0xc4>
 8008758:	0645      	lsls	r5, r0, #25
 800875a:	d5fb      	bpl.n	8008754 <_printf_i+0xb8>
 800875c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008760:	2d00      	cmp	r5, #0
 8008762:	da03      	bge.n	800876c <_printf_i+0xd0>
 8008764:	232d      	movs	r3, #45	@ 0x2d
 8008766:	426d      	negs	r5, r5
 8008768:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800876c:	4858      	ldr	r0, [pc, #352]	@ (80088d0 <_printf_i+0x234>)
 800876e:	230a      	movs	r3, #10
 8008770:	e011      	b.n	8008796 <_printf_i+0xfa>
 8008772:	6821      	ldr	r1, [r4, #0]
 8008774:	6833      	ldr	r3, [r6, #0]
 8008776:	0608      	lsls	r0, r1, #24
 8008778:	f853 5b04 	ldr.w	r5, [r3], #4
 800877c:	d402      	bmi.n	8008784 <_printf_i+0xe8>
 800877e:	0649      	lsls	r1, r1, #25
 8008780:	bf48      	it	mi
 8008782:	b2ad      	uxthmi	r5, r5
 8008784:	2f6f      	cmp	r7, #111	@ 0x6f
 8008786:	4852      	ldr	r0, [pc, #328]	@ (80088d0 <_printf_i+0x234>)
 8008788:	6033      	str	r3, [r6, #0]
 800878a:	bf14      	ite	ne
 800878c:	230a      	movne	r3, #10
 800878e:	2308      	moveq	r3, #8
 8008790:	2100      	movs	r1, #0
 8008792:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008796:	6866      	ldr	r6, [r4, #4]
 8008798:	60a6      	str	r6, [r4, #8]
 800879a:	2e00      	cmp	r6, #0
 800879c:	db05      	blt.n	80087aa <_printf_i+0x10e>
 800879e:	6821      	ldr	r1, [r4, #0]
 80087a0:	432e      	orrs	r6, r5
 80087a2:	f021 0104 	bic.w	r1, r1, #4
 80087a6:	6021      	str	r1, [r4, #0]
 80087a8:	d04b      	beq.n	8008842 <_printf_i+0x1a6>
 80087aa:	4616      	mov	r6, r2
 80087ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80087b0:	fb03 5711 	mls	r7, r3, r1, r5
 80087b4:	5dc7      	ldrb	r7, [r0, r7]
 80087b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80087ba:	462f      	mov	r7, r5
 80087bc:	42bb      	cmp	r3, r7
 80087be:	460d      	mov	r5, r1
 80087c0:	d9f4      	bls.n	80087ac <_printf_i+0x110>
 80087c2:	2b08      	cmp	r3, #8
 80087c4:	d10b      	bne.n	80087de <_printf_i+0x142>
 80087c6:	6823      	ldr	r3, [r4, #0]
 80087c8:	07df      	lsls	r7, r3, #31
 80087ca:	d508      	bpl.n	80087de <_printf_i+0x142>
 80087cc:	6923      	ldr	r3, [r4, #16]
 80087ce:	6861      	ldr	r1, [r4, #4]
 80087d0:	4299      	cmp	r1, r3
 80087d2:	bfde      	ittt	le
 80087d4:	2330      	movle	r3, #48	@ 0x30
 80087d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80087da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80087de:	1b92      	subs	r2, r2, r6
 80087e0:	6122      	str	r2, [r4, #16]
 80087e2:	f8cd a000 	str.w	sl, [sp]
 80087e6:	464b      	mov	r3, r9
 80087e8:	aa03      	add	r2, sp, #12
 80087ea:	4621      	mov	r1, r4
 80087ec:	4640      	mov	r0, r8
 80087ee:	f7ff fee7 	bl	80085c0 <_printf_common>
 80087f2:	3001      	adds	r0, #1
 80087f4:	d14a      	bne.n	800888c <_printf_i+0x1f0>
 80087f6:	f04f 30ff 	mov.w	r0, #4294967295
 80087fa:	b004      	add	sp, #16
 80087fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008800:	6823      	ldr	r3, [r4, #0]
 8008802:	f043 0320 	orr.w	r3, r3, #32
 8008806:	6023      	str	r3, [r4, #0]
 8008808:	4832      	ldr	r0, [pc, #200]	@ (80088d4 <_printf_i+0x238>)
 800880a:	2778      	movs	r7, #120	@ 0x78
 800880c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008810:	6823      	ldr	r3, [r4, #0]
 8008812:	6831      	ldr	r1, [r6, #0]
 8008814:	061f      	lsls	r7, r3, #24
 8008816:	f851 5b04 	ldr.w	r5, [r1], #4
 800881a:	d402      	bmi.n	8008822 <_printf_i+0x186>
 800881c:	065f      	lsls	r7, r3, #25
 800881e:	bf48      	it	mi
 8008820:	b2ad      	uxthmi	r5, r5
 8008822:	6031      	str	r1, [r6, #0]
 8008824:	07d9      	lsls	r1, r3, #31
 8008826:	bf44      	itt	mi
 8008828:	f043 0320 	orrmi.w	r3, r3, #32
 800882c:	6023      	strmi	r3, [r4, #0]
 800882e:	b11d      	cbz	r5, 8008838 <_printf_i+0x19c>
 8008830:	2310      	movs	r3, #16
 8008832:	e7ad      	b.n	8008790 <_printf_i+0xf4>
 8008834:	4826      	ldr	r0, [pc, #152]	@ (80088d0 <_printf_i+0x234>)
 8008836:	e7e9      	b.n	800880c <_printf_i+0x170>
 8008838:	6823      	ldr	r3, [r4, #0]
 800883a:	f023 0320 	bic.w	r3, r3, #32
 800883e:	6023      	str	r3, [r4, #0]
 8008840:	e7f6      	b.n	8008830 <_printf_i+0x194>
 8008842:	4616      	mov	r6, r2
 8008844:	e7bd      	b.n	80087c2 <_printf_i+0x126>
 8008846:	6833      	ldr	r3, [r6, #0]
 8008848:	6825      	ldr	r5, [r4, #0]
 800884a:	6961      	ldr	r1, [r4, #20]
 800884c:	1d18      	adds	r0, r3, #4
 800884e:	6030      	str	r0, [r6, #0]
 8008850:	062e      	lsls	r6, r5, #24
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	d501      	bpl.n	800885a <_printf_i+0x1be>
 8008856:	6019      	str	r1, [r3, #0]
 8008858:	e002      	b.n	8008860 <_printf_i+0x1c4>
 800885a:	0668      	lsls	r0, r5, #25
 800885c:	d5fb      	bpl.n	8008856 <_printf_i+0x1ba>
 800885e:	8019      	strh	r1, [r3, #0]
 8008860:	2300      	movs	r3, #0
 8008862:	6123      	str	r3, [r4, #16]
 8008864:	4616      	mov	r6, r2
 8008866:	e7bc      	b.n	80087e2 <_printf_i+0x146>
 8008868:	6833      	ldr	r3, [r6, #0]
 800886a:	1d1a      	adds	r2, r3, #4
 800886c:	6032      	str	r2, [r6, #0]
 800886e:	681e      	ldr	r6, [r3, #0]
 8008870:	6862      	ldr	r2, [r4, #4]
 8008872:	2100      	movs	r1, #0
 8008874:	4630      	mov	r0, r6
 8008876:	f7f7 fd4b 	bl	8000310 <memchr>
 800887a:	b108      	cbz	r0, 8008880 <_printf_i+0x1e4>
 800887c:	1b80      	subs	r0, r0, r6
 800887e:	6060      	str	r0, [r4, #4]
 8008880:	6863      	ldr	r3, [r4, #4]
 8008882:	6123      	str	r3, [r4, #16]
 8008884:	2300      	movs	r3, #0
 8008886:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800888a:	e7aa      	b.n	80087e2 <_printf_i+0x146>
 800888c:	6923      	ldr	r3, [r4, #16]
 800888e:	4632      	mov	r2, r6
 8008890:	4649      	mov	r1, r9
 8008892:	4640      	mov	r0, r8
 8008894:	47d0      	blx	sl
 8008896:	3001      	adds	r0, #1
 8008898:	d0ad      	beq.n	80087f6 <_printf_i+0x15a>
 800889a:	6823      	ldr	r3, [r4, #0]
 800889c:	079b      	lsls	r3, r3, #30
 800889e:	d413      	bmi.n	80088c8 <_printf_i+0x22c>
 80088a0:	68e0      	ldr	r0, [r4, #12]
 80088a2:	9b03      	ldr	r3, [sp, #12]
 80088a4:	4298      	cmp	r0, r3
 80088a6:	bfb8      	it	lt
 80088a8:	4618      	movlt	r0, r3
 80088aa:	e7a6      	b.n	80087fa <_printf_i+0x15e>
 80088ac:	2301      	movs	r3, #1
 80088ae:	4632      	mov	r2, r6
 80088b0:	4649      	mov	r1, r9
 80088b2:	4640      	mov	r0, r8
 80088b4:	47d0      	blx	sl
 80088b6:	3001      	adds	r0, #1
 80088b8:	d09d      	beq.n	80087f6 <_printf_i+0x15a>
 80088ba:	3501      	adds	r5, #1
 80088bc:	68e3      	ldr	r3, [r4, #12]
 80088be:	9903      	ldr	r1, [sp, #12]
 80088c0:	1a5b      	subs	r3, r3, r1
 80088c2:	42ab      	cmp	r3, r5
 80088c4:	dcf2      	bgt.n	80088ac <_printf_i+0x210>
 80088c6:	e7eb      	b.n	80088a0 <_printf_i+0x204>
 80088c8:	2500      	movs	r5, #0
 80088ca:	f104 0619 	add.w	r6, r4, #25
 80088ce:	e7f5      	b.n	80088bc <_printf_i+0x220>
 80088d0:	080549fa 	.word	0x080549fa
 80088d4:	08054a0b 	.word	0x08054a0b

080088d8 <__sflush_r>:
 80088d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088e0:	0716      	lsls	r6, r2, #28
 80088e2:	4605      	mov	r5, r0
 80088e4:	460c      	mov	r4, r1
 80088e6:	d454      	bmi.n	8008992 <__sflush_r+0xba>
 80088e8:	684b      	ldr	r3, [r1, #4]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	dc02      	bgt.n	80088f4 <__sflush_r+0x1c>
 80088ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	dd48      	ble.n	8008986 <__sflush_r+0xae>
 80088f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088f6:	2e00      	cmp	r6, #0
 80088f8:	d045      	beq.n	8008986 <__sflush_r+0xae>
 80088fa:	2300      	movs	r3, #0
 80088fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008900:	682f      	ldr	r7, [r5, #0]
 8008902:	6a21      	ldr	r1, [r4, #32]
 8008904:	602b      	str	r3, [r5, #0]
 8008906:	d030      	beq.n	800896a <__sflush_r+0x92>
 8008908:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800890a:	89a3      	ldrh	r3, [r4, #12]
 800890c:	0759      	lsls	r1, r3, #29
 800890e:	d505      	bpl.n	800891c <__sflush_r+0x44>
 8008910:	6863      	ldr	r3, [r4, #4]
 8008912:	1ad2      	subs	r2, r2, r3
 8008914:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008916:	b10b      	cbz	r3, 800891c <__sflush_r+0x44>
 8008918:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800891a:	1ad2      	subs	r2, r2, r3
 800891c:	2300      	movs	r3, #0
 800891e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008920:	6a21      	ldr	r1, [r4, #32]
 8008922:	4628      	mov	r0, r5
 8008924:	47b0      	blx	r6
 8008926:	1c43      	adds	r3, r0, #1
 8008928:	89a3      	ldrh	r3, [r4, #12]
 800892a:	d106      	bne.n	800893a <__sflush_r+0x62>
 800892c:	6829      	ldr	r1, [r5, #0]
 800892e:	291d      	cmp	r1, #29
 8008930:	d82b      	bhi.n	800898a <__sflush_r+0xb2>
 8008932:	4a2a      	ldr	r2, [pc, #168]	@ (80089dc <__sflush_r+0x104>)
 8008934:	40ca      	lsrs	r2, r1
 8008936:	07d6      	lsls	r6, r2, #31
 8008938:	d527      	bpl.n	800898a <__sflush_r+0xb2>
 800893a:	2200      	movs	r2, #0
 800893c:	6062      	str	r2, [r4, #4]
 800893e:	04d9      	lsls	r1, r3, #19
 8008940:	6922      	ldr	r2, [r4, #16]
 8008942:	6022      	str	r2, [r4, #0]
 8008944:	d504      	bpl.n	8008950 <__sflush_r+0x78>
 8008946:	1c42      	adds	r2, r0, #1
 8008948:	d101      	bne.n	800894e <__sflush_r+0x76>
 800894a:	682b      	ldr	r3, [r5, #0]
 800894c:	b903      	cbnz	r3, 8008950 <__sflush_r+0x78>
 800894e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008950:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008952:	602f      	str	r7, [r5, #0]
 8008954:	b1b9      	cbz	r1, 8008986 <__sflush_r+0xae>
 8008956:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800895a:	4299      	cmp	r1, r3
 800895c:	d002      	beq.n	8008964 <__sflush_r+0x8c>
 800895e:	4628      	mov	r0, r5
 8008960:	f7ff fbec 	bl	800813c <_free_r>
 8008964:	2300      	movs	r3, #0
 8008966:	6363      	str	r3, [r4, #52]	@ 0x34
 8008968:	e00d      	b.n	8008986 <__sflush_r+0xae>
 800896a:	2301      	movs	r3, #1
 800896c:	4628      	mov	r0, r5
 800896e:	47b0      	blx	r6
 8008970:	4602      	mov	r2, r0
 8008972:	1c50      	adds	r0, r2, #1
 8008974:	d1c9      	bne.n	800890a <__sflush_r+0x32>
 8008976:	682b      	ldr	r3, [r5, #0]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d0c6      	beq.n	800890a <__sflush_r+0x32>
 800897c:	2b1d      	cmp	r3, #29
 800897e:	d001      	beq.n	8008984 <__sflush_r+0xac>
 8008980:	2b16      	cmp	r3, #22
 8008982:	d11e      	bne.n	80089c2 <__sflush_r+0xea>
 8008984:	602f      	str	r7, [r5, #0]
 8008986:	2000      	movs	r0, #0
 8008988:	e022      	b.n	80089d0 <__sflush_r+0xf8>
 800898a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800898e:	b21b      	sxth	r3, r3
 8008990:	e01b      	b.n	80089ca <__sflush_r+0xf2>
 8008992:	690f      	ldr	r7, [r1, #16]
 8008994:	2f00      	cmp	r7, #0
 8008996:	d0f6      	beq.n	8008986 <__sflush_r+0xae>
 8008998:	0793      	lsls	r3, r2, #30
 800899a:	680e      	ldr	r6, [r1, #0]
 800899c:	bf08      	it	eq
 800899e:	694b      	ldreq	r3, [r1, #20]
 80089a0:	600f      	str	r7, [r1, #0]
 80089a2:	bf18      	it	ne
 80089a4:	2300      	movne	r3, #0
 80089a6:	eba6 0807 	sub.w	r8, r6, r7
 80089aa:	608b      	str	r3, [r1, #8]
 80089ac:	f1b8 0f00 	cmp.w	r8, #0
 80089b0:	dde9      	ble.n	8008986 <__sflush_r+0xae>
 80089b2:	6a21      	ldr	r1, [r4, #32]
 80089b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80089b6:	4643      	mov	r3, r8
 80089b8:	463a      	mov	r2, r7
 80089ba:	4628      	mov	r0, r5
 80089bc:	47b0      	blx	r6
 80089be:	2800      	cmp	r0, #0
 80089c0:	dc08      	bgt.n	80089d4 <__sflush_r+0xfc>
 80089c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089ca:	81a3      	strh	r3, [r4, #12]
 80089cc:	f04f 30ff 	mov.w	r0, #4294967295
 80089d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089d4:	4407      	add	r7, r0
 80089d6:	eba8 0800 	sub.w	r8, r8, r0
 80089da:	e7e7      	b.n	80089ac <__sflush_r+0xd4>
 80089dc:	20400001 	.word	0x20400001

080089e0 <_fflush_r>:
 80089e0:	b538      	push	{r3, r4, r5, lr}
 80089e2:	690b      	ldr	r3, [r1, #16]
 80089e4:	4605      	mov	r5, r0
 80089e6:	460c      	mov	r4, r1
 80089e8:	b913      	cbnz	r3, 80089f0 <_fflush_r+0x10>
 80089ea:	2500      	movs	r5, #0
 80089ec:	4628      	mov	r0, r5
 80089ee:	bd38      	pop	{r3, r4, r5, pc}
 80089f0:	b118      	cbz	r0, 80089fa <_fflush_r+0x1a>
 80089f2:	6a03      	ldr	r3, [r0, #32]
 80089f4:	b90b      	cbnz	r3, 80089fa <_fflush_r+0x1a>
 80089f6:	f7ff f989 	bl	8007d0c <__sinit>
 80089fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d0f3      	beq.n	80089ea <_fflush_r+0xa>
 8008a02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008a04:	07d0      	lsls	r0, r2, #31
 8008a06:	d404      	bmi.n	8008a12 <_fflush_r+0x32>
 8008a08:	0599      	lsls	r1, r3, #22
 8008a0a:	d402      	bmi.n	8008a12 <_fflush_r+0x32>
 8008a0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a0e:	f7ff fb74 	bl	80080fa <__retarget_lock_acquire_recursive>
 8008a12:	4628      	mov	r0, r5
 8008a14:	4621      	mov	r1, r4
 8008a16:	f7ff ff5f 	bl	80088d8 <__sflush_r>
 8008a1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a1c:	07da      	lsls	r2, r3, #31
 8008a1e:	4605      	mov	r5, r0
 8008a20:	d4e4      	bmi.n	80089ec <_fflush_r+0xc>
 8008a22:	89a3      	ldrh	r3, [r4, #12]
 8008a24:	059b      	lsls	r3, r3, #22
 8008a26:	d4e1      	bmi.n	80089ec <_fflush_r+0xc>
 8008a28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a2a:	f7ff fb67 	bl	80080fc <__retarget_lock_release_recursive>
 8008a2e:	e7dd      	b.n	80089ec <_fflush_r+0xc>

08008a30 <fiprintf>:
 8008a30:	b40e      	push	{r1, r2, r3}
 8008a32:	b503      	push	{r0, r1, lr}
 8008a34:	4601      	mov	r1, r0
 8008a36:	ab03      	add	r3, sp, #12
 8008a38:	4805      	ldr	r0, [pc, #20]	@ (8008a50 <fiprintf+0x20>)
 8008a3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a3e:	6800      	ldr	r0, [r0, #0]
 8008a40:	9301      	str	r3, [sp, #4]
 8008a42:	f7ff fca5 	bl	8008390 <_vfiprintf_r>
 8008a46:	b002      	add	sp, #8
 8008a48:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a4c:	b003      	add	sp, #12
 8008a4e:	4770      	bx	lr
 8008a50:	24000090 	.word	0x24000090

08008a54 <__swhatbuf_r>:
 8008a54:	b570      	push	{r4, r5, r6, lr}
 8008a56:	460c      	mov	r4, r1
 8008a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a5c:	2900      	cmp	r1, #0
 8008a5e:	b096      	sub	sp, #88	@ 0x58
 8008a60:	4615      	mov	r5, r2
 8008a62:	461e      	mov	r6, r3
 8008a64:	da0d      	bge.n	8008a82 <__swhatbuf_r+0x2e>
 8008a66:	89a3      	ldrh	r3, [r4, #12]
 8008a68:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008a6c:	f04f 0100 	mov.w	r1, #0
 8008a70:	bf14      	ite	ne
 8008a72:	2340      	movne	r3, #64	@ 0x40
 8008a74:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008a78:	2000      	movs	r0, #0
 8008a7a:	6031      	str	r1, [r6, #0]
 8008a7c:	602b      	str	r3, [r5, #0]
 8008a7e:	b016      	add	sp, #88	@ 0x58
 8008a80:	bd70      	pop	{r4, r5, r6, pc}
 8008a82:	466a      	mov	r2, sp
 8008a84:	f000 f848 	bl	8008b18 <_fstat_r>
 8008a88:	2800      	cmp	r0, #0
 8008a8a:	dbec      	blt.n	8008a66 <__swhatbuf_r+0x12>
 8008a8c:	9901      	ldr	r1, [sp, #4]
 8008a8e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008a92:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008a96:	4259      	negs	r1, r3
 8008a98:	4159      	adcs	r1, r3
 8008a9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a9e:	e7eb      	b.n	8008a78 <__swhatbuf_r+0x24>

08008aa0 <__smakebuf_r>:
 8008aa0:	898b      	ldrh	r3, [r1, #12]
 8008aa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008aa4:	079d      	lsls	r5, r3, #30
 8008aa6:	4606      	mov	r6, r0
 8008aa8:	460c      	mov	r4, r1
 8008aaa:	d507      	bpl.n	8008abc <__smakebuf_r+0x1c>
 8008aac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008ab0:	6023      	str	r3, [r4, #0]
 8008ab2:	6123      	str	r3, [r4, #16]
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	6163      	str	r3, [r4, #20]
 8008ab8:	b003      	add	sp, #12
 8008aba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008abc:	ab01      	add	r3, sp, #4
 8008abe:	466a      	mov	r2, sp
 8008ac0:	f7ff ffc8 	bl	8008a54 <__swhatbuf_r>
 8008ac4:	9f00      	ldr	r7, [sp, #0]
 8008ac6:	4605      	mov	r5, r0
 8008ac8:	4639      	mov	r1, r7
 8008aca:	4630      	mov	r0, r6
 8008acc:	f7ff fbaa 	bl	8008224 <_malloc_r>
 8008ad0:	b948      	cbnz	r0, 8008ae6 <__smakebuf_r+0x46>
 8008ad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ad6:	059a      	lsls	r2, r3, #22
 8008ad8:	d4ee      	bmi.n	8008ab8 <__smakebuf_r+0x18>
 8008ada:	f023 0303 	bic.w	r3, r3, #3
 8008ade:	f043 0302 	orr.w	r3, r3, #2
 8008ae2:	81a3      	strh	r3, [r4, #12]
 8008ae4:	e7e2      	b.n	8008aac <__smakebuf_r+0xc>
 8008ae6:	89a3      	ldrh	r3, [r4, #12]
 8008ae8:	6020      	str	r0, [r4, #0]
 8008aea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008aee:	81a3      	strh	r3, [r4, #12]
 8008af0:	9b01      	ldr	r3, [sp, #4]
 8008af2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008af6:	b15b      	cbz	r3, 8008b10 <__smakebuf_r+0x70>
 8008af8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008afc:	4630      	mov	r0, r6
 8008afe:	f000 f81d 	bl	8008b3c <_isatty_r>
 8008b02:	b128      	cbz	r0, 8008b10 <__smakebuf_r+0x70>
 8008b04:	89a3      	ldrh	r3, [r4, #12]
 8008b06:	f023 0303 	bic.w	r3, r3, #3
 8008b0a:	f043 0301 	orr.w	r3, r3, #1
 8008b0e:	81a3      	strh	r3, [r4, #12]
 8008b10:	89a3      	ldrh	r3, [r4, #12]
 8008b12:	431d      	orrs	r5, r3
 8008b14:	81a5      	strh	r5, [r4, #12]
 8008b16:	e7cf      	b.n	8008ab8 <__smakebuf_r+0x18>

08008b18 <_fstat_r>:
 8008b18:	b538      	push	{r3, r4, r5, lr}
 8008b1a:	4d07      	ldr	r5, [pc, #28]	@ (8008b38 <_fstat_r+0x20>)
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	4604      	mov	r4, r0
 8008b20:	4608      	mov	r0, r1
 8008b22:	4611      	mov	r1, r2
 8008b24:	602b      	str	r3, [r5, #0]
 8008b26:	f7f9 fbaa 	bl	800227e <_fstat>
 8008b2a:	1c43      	adds	r3, r0, #1
 8008b2c:	d102      	bne.n	8008b34 <_fstat_r+0x1c>
 8008b2e:	682b      	ldr	r3, [r5, #0]
 8008b30:	b103      	cbz	r3, 8008b34 <_fstat_r+0x1c>
 8008b32:	6023      	str	r3, [r4, #0]
 8008b34:	bd38      	pop	{r3, r4, r5, pc}
 8008b36:	bf00      	nop
 8008b38:	2400043c 	.word	0x2400043c

08008b3c <_isatty_r>:
 8008b3c:	b538      	push	{r3, r4, r5, lr}
 8008b3e:	4d06      	ldr	r5, [pc, #24]	@ (8008b58 <_isatty_r+0x1c>)
 8008b40:	2300      	movs	r3, #0
 8008b42:	4604      	mov	r4, r0
 8008b44:	4608      	mov	r0, r1
 8008b46:	602b      	str	r3, [r5, #0]
 8008b48:	f7f9 fba9 	bl	800229e <_isatty>
 8008b4c:	1c43      	adds	r3, r0, #1
 8008b4e:	d102      	bne.n	8008b56 <_isatty_r+0x1a>
 8008b50:	682b      	ldr	r3, [r5, #0]
 8008b52:	b103      	cbz	r3, 8008b56 <_isatty_r+0x1a>
 8008b54:	6023      	str	r3, [r4, #0]
 8008b56:	bd38      	pop	{r3, r4, r5, pc}
 8008b58:	2400043c 	.word	0x2400043c

08008b5c <_sbrk_r>:
 8008b5c:	b538      	push	{r3, r4, r5, lr}
 8008b5e:	4d06      	ldr	r5, [pc, #24]	@ (8008b78 <_sbrk_r+0x1c>)
 8008b60:	2300      	movs	r3, #0
 8008b62:	4604      	mov	r4, r0
 8008b64:	4608      	mov	r0, r1
 8008b66:	602b      	str	r3, [r5, #0]
 8008b68:	f7f9 fbb2 	bl	80022d0 <_sbrk>
 8008b6c:	1c43      	adds	r3, r0, #1
 8008b6e:	d102      	bne.n	8008b76 <_sbrk_r+0x1a>
 8008b70:	682b      	ldr	r3, [r5, #0]
 8008b72:	b103      	cbz	r3, 8008b76 <_sbrk_r+0x1a>
 8008b74:	6023      	str	r3, [r4, #0]
 8008b76:	bd38      	pop	{r3, r4, r5, pc}
 8008b78:	2400043c 	.word	0x2400043c

08008b7c <abort>:
 8008b7c:	b508      	push	{r3, lr}
 8008b7e:	2006      	movs	r0, #6
 8008b80:	f000 f82c 	bl	8008bdc <raise>
 8008b84:	2001      	movs	r0, #1
 8008b86:	f7f9 fb2a 	bl	80021de <_exit>

08008b8a <_raise_r>:
 8008b8a:	291f      	cmp	r1, #31
 8008b8c:	b538      	push	{r3, r4, r5, lr}
 8008b8e:	4605      	mov	r5, r0
 8008b90:	460c      	mov	r4, r1
 8008b92:	d904      	bls.n	8008b9e <_raise_r+0x14>
 8008b94:	2316      	movs	r3, #22
 8008b96:	6003      	str	r3, [r0, #0]
 8008b98:	f04f 30ff 	mov.w	r0, #4294967295
 8008b9c:	bd38      	pop	{r3, r4, r5, pc}
 8008b9e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008ba0:	b112      	cbz	r2, 8008ba8 <_raise_r+0x1e>
 8008ba2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ba6:	b94b      	cbnz	r3, 8008bbc <_raise_r+0x32>
 8008ba8:	4628      	mov	r0, r5
 8008baa:	f000 f831 	bl	8008c10 <_getpid_r>
 8008bae:	4622      	mov	r2, r4
 8008bb0:	4601      	mov	r1, r0
 8008bb2:	4628      	mov	r0, r5
 8008bb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bb8:	f000 b818 	b.w	8008bec <_kill_r>
 8008bbc:	2b01      	cmp	r3, #1
 8008bbe:	d00a      	beq.n	8008bd6 <_raise_r+0x4c>
 8008bc0:	1c59      	adds	r1, r3, #1
 8008bc2:	d103      	bne.n	8008bcc <_raise_r+0x42>
 8008bc4:	2316      	movs	r3, #22
 8008bc6:	6003      	str	r3, [r0, #0]
 8008bc8:	2001      	movs	r0, #1
 8008bca:	e7e7      	b.n	8008b9c <_raise_r+0x12>
 8008bcc:	2100      	movs	r1, #0
 8008bce:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008bd2:	4620      	mov	r0, r4
 8008bd4:	4798      	blx	r3
 8008bd6:	2000      	movs	r0, #0
 8008bd8:	e7e0      	b.n	8008b9c <_raise_r+0x12>
	...

08008bdc <raise>:
 8008bdc:	4b02      	ldr	r3, [pc, #8]	@ (8008be8 <raise+0xc>)
 8008bde:	4601      	mov	r1, r0
 8008be0:	6818      	ldr	r0, [r3, #0]
 8008be2:	f7ff bfd2 	b.w	8008b8a <_raise_r>
 8008be6:	bf00      	nop
 8008be8:	24000090 	.word	0x24000090

08008bec <_kill_r>:
 8008bec:	b538      	push	{r3, r4, r5, lr}
 8008bee:	4d07      	ldr	r5, [pc, #28]	@ (8008c0c <_kill_r+0x20>)
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	4604      	mov	r4, r0
 8008bf4:	4608      	mov	r0, r1
 8008bf6:	4611      	mov	r1, r2
 8008bf8:	602b      	str	r3, [r5, #0]
 8008bfa:	f7f9 fae0 	bl	80021be <_kill>
 8008bfe:	1c43      	adds	r3, r0, #1
 8008c00:	d102      	bne.n	8008c08 <_kill_r+0x1c>
 8008c02:	682b      	ldr	r3, [r5, #0]
 8008c04:	b103      	cbz	r3, 8008c08 <_kill_r+0x1c>
 8008c06:	6023      	str	r3, [r4, #0]
 8008c08:	bd38      	pop	{r3, r4, r5, pc}
 8008c0a:	bf00      	nop
 8008c0c:	2400043c 	.word	0x2400043c

08008c10 <_getpid_r>:
 8008c10:	f7f9 bacd 	b.w	80021ae <_getpid>

08008c14 <_init>:
 8008c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c16:	bf00      	nop
 8008c18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c1a:	bc08      	pop	{r3}
 8008c1c:	469e      	mov	lr, r3
 8008c1e:	4770      	bx	lr

08008c20 <_fini>:
 8008c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c22:	bf00      	nop
 8008c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c26:	bc08      	pop	{r3}
 8008c28:	469e      	mov	lr, r3
 8008c2a:	4770      	bx	lr
