{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 17:44:31 2022 " "Info: Processing started: Thu Mar 10 17:44:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo -c demo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off demo -c demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Info: Found entity 1: count" {  } { { "count.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/count.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SixtennCount.v(16) " "Warning (10268): Verilog HDL information at SixtennCount.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "SixtennCount.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/SixtennCount.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SixtennCount.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SixtennCount.v" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenCount " "Info: Found entity 1: SixteenCount" {  } { { "SixtennCount.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/SixtennCount.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file print.v" { { "Info" "ISGN_ENTITY_NAME" "1 print " "Info: Found entity 1: print" {  } { { "print.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/print.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(18) " "Warning (10268): Verilog HDL information at control.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 demo " "Info: Found entity 1: demo" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo " "Info: Elaborating entity \"demo\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst " "Info: Elaborating entity \"control\" for hierarchy \"control:inst\"" {  } { { "demo.bdf" "inst" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 32 232 328 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CP2 control.v(18) " "Warning (10240): Verilog HDL Always Construct warning at control.v(18): inferring latch(es) for variable \"CP2\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CP2 control.v(19) " "Info (10041): Inferred latch for \"CP2\" at control.v(19)" {  } { { "control.v" "" { Text "D:/Desktop/实验1/脉冲传递(无状态)/control.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenCount SixteenCount:inst4 " "Info: Elaborating entity \"SixteenCount\" for hierarchy \"SixteenCount:inst4\"" {  } { { "demo.bdf" "inst4" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { -56 408 504 40 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:inst2 " "Info: Elaborating entity \"count\" for hierarchy \"count:inst2\"" {  } { { "demo.bdf" "inst2" { Schematic "D:/Desktop/实验1/脉冲传递(无状态)/demo.bdf" { { 136 416 528 232 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/实验1/脉冲传递(无状态)/demo.map.smsg " "Info: Generated suppressed messages file D:/Desktop/实验1/脉冲传递(无状态)/demo.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Info: Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Info: Implemented 13 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 17:44:32 2022 " "Info: Processing ended: Thu Mar 10 17:44:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
