\hypertarget{liftoff-assembler-x64-inl_8h}{}\doxysection{liftoff-\/assembler-\/x64-\/inl.h File Reference}
\label{liftoff-assembler-x64-inl_8h}\index{liftoff-\/assembler-\/x64-\/inl.h@{liftoff-\/assembler-\/x64-\/inl.h}}
{\ttfamily \#include $<$optional$>$}\newline
{\ttfamily \#include \char`\"{}src/codegen/assembler.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/cpu-\/features.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/interface-\/descriptors-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/machine-\/type.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/x64/assembler-\/x64.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/x64/register-\/x64.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/compiler/linkage.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/flags/flags.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/heap/mutable-\/page-\/metadata.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/baseline/liftoff-\/assembler.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/baseline/parallel-\/move-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/baseline/parallel-\/move.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/object-\/access.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/simd-\/shuffle.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/wasm-\/linkage.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/wasm-\/objects.\+h\char`\"{}}\newline
Include dependency graph for liftoff-\/assembler-\/x64-\/inl.h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{liftoff-assembler-x64-inl_8h__incl}
\end{center}
\end{figure}
\doxysubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \mbox{\hyperlink{namespacev8}{v8}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal}{v8\+::internal}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm}{v8\+::internal\+::wasm}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff}{v8\+::internal\+::wasm\+::liftoff}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_afaf9be2b68b8a1ac89fa0889810db421}{RETURN\+\_\+\+FALSE\+\_\+\+IF\+\_\+\+MISSING\+\_\+\+CPU\+\_\+\+FEATURE}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}})
\item 
\#define \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}}~lasm-\/$>$
\item 
\#define \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_aa3939aa32169f0c0ce85bb775df15547}{iop}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}}, ...)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a32173f41ea4c67ee8acde012c9729d83}{dop}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}}, ...)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}}~assm-\/$>$
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55}{v8\+::internal\+::wasm\+::liftoff\+::\+Div\+Or\+Rem}} \+: uint8\+\_\+t \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Div}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}{v8\+::internal\+::wasm\+::liftoff\+::k\+Rem}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55a62ff1bc26aac2154f97b79366b7a8de4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Div}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9aea794ed5fc1f27234721cb18f9ce55ad2d8f8a76441cf7839e3b6c354fa3618}{v8\+::internal\+::wasm\+::liftoff\+::k\+Rem}}
 \}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678}{v8\+::internal\+::wasm\+::liftoff\+::\+Min\+Or\+Max}} \+: uint8\+\_\+t \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{v8\+::internal\+::wasm\+::liftoff\+::k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{v8\+::internal\+::wasm\+::liftoff\+::k\+Max}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{v8\+::internal\+::wasm\+::liftoff\+::k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{v8\+::internal\+::wasm\+::liftoff\+::k\+Max}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678a8fbc2f6c44a6d70550df79903eb57d48}{v8\+::internal\+::wasm\+::liftoff\+::k\+Min}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a42daeadf3fa216d1a0a984838df84678aa0b1ac8aae6b1cfbbe89085c642b3b4b}{v8\+::internal\+::wasm\+::liftoff\+::k\+Max}}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a74eebeb818c22affeb90af6e88d66343}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Stack\+Slot}} (int \mbox{\hyperlink{liftoff-compiler_8cc_aed7ea92f45bd273dde380a45ddced592}{offset}})
\item 
Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae436ea276b34261aaad1d800f9871901}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Mem\+Op}} (Liftoff\+Assembler $\ast$assm, Register addr, Register offset\+\_\+reg, uintptr\+\_\+t offset\+\_\+imm, Scale\+Factor scale\+\_\+factor=times\+\_\+1)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae834e6ea7e40c1993bd3b9de2a64bbb0}{v8\+::internal\+::wasm\+::liftoff\+::\+Load\+From\+Stack}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Operand src, Value\+Kind \mbox{\hyperlink{random-module-generation_8cc_a711aad1a9dc45ea13da448b73eb0d4ce}{kind}})
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a45a81b15716cf112e06a575bc2c216ff}{v8\+::internal\+::wasm\+::liftoff\+::\+Store\+To\+Memory}} (Liftoff\+Assembler $\ast$assm, Operand dst, Liftoff\+Register src, Value\+Kind \mbox{\hyperlink{random-module-generation_8cc_a711aad1a9dc45ea13da448b73eb0d4ce}{kind}})
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa39802e69f81532fdaefdf9e9a9ffc22}{v8\+::internal\+::wasm\+::liftoff\+::\+Store\+To\+Memory}} (Liftoff\+Assembler $\ast$assm, Operand dst, const Liftoff\+Assembler\+::\+Var\+State \&src)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ab519066d6365573e2714d3c3b9a285e0}{v8\+::internal\+::wasm\+::liftoff\+::push}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register \mbox{\hyperlink{liftoff-compiler_8cc_a0b22b2be5dbaab38c23b09bdd78d7c43}{reg}}, Value\+Kind \mbox{\hyperlink{random-module-generation_8cc_a711aad1a9dc45ea13da448b73eb0d4ce}{kind}}, int padding=0)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1c7eff5519a4950ed03a21ea2cb1115e}{v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Binop}} (Liftoff\+Assembler $\ast$lasm, void(Assembler\+::$\ast$opl)(Register, Register), void(Assembler\+::$\ast$opq)(Register, Register), Register dst\+\_\+addr, Register offset\+\_\+reg, uintptr\+\_\+t offset\+\_\+imm, Liftoff\+Register \mbox{\hyperlink{instance-type-generator_8cc_ac4f474c82e82cbb89ca7c36dd52be0ed}{value}}, Liftoff\+Register \mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}, Store\+Type \mbox{\hyperlink{random-module-generation_8cc_a916393eb4f9fcc06a8cdfe791dfb1ed8}{type}}, bool i64\+\_\+offset)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, Register) op, void(\+Assembler\+::$\ast$)(\+Register, Register) mov$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa2e9018ff520c6caa34df8cca082cd76}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Commutative\+Bin\+Op}} (Liftoff\+Assembler $\ast$assm, Register dst, Register lhs, Register rhs)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Register, Immediate) op, void(\+Assembler\+::$\ast$)(\+Register, Register) mov$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a35399a3e8def09afde32b7c3dfa56dc7}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Commutative\+Bin\+Op\+Imm}} (Liftoff\+Assembler $\ast$assm, Register dst, Register lhs, int32\+\_\+t imm)
\item 
{\footnotesize template$<$typename type , Div\+Or\+Rem div\+\_\+or\+\_\+rem$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0a93f71325f9001e257098fb5f725b32}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Int\+Div\+Or\+Rem}} (Liftoff\+Assembler $\ast$assm, Register dst, Register lhs, Register rhs, Label $\ast$trap\+\_\+div\+\_\+by\+\_\+zero, Label $\ast$trap\+\_\+div\+\_\+unrepresentable)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ac1ccb4ef0a65aa93e65360de2bc827af}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Shift\+Operation}} (Liftoff\+Assembler $\ast$assm, Register dst, Register src, Register amount, void(Assembler\+::$\ast$emit\+\_\+shift)(Register))
\item 
{\footnotesize template$<$typename type $>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae4bd3ea5f74470901b29024bb68e24e5}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Float\+Min\+Or\+Max}} (Liftoff\+Assembler $\ast$assm, Double\+Register dst, Double\+Register lhs, Double\+Register rhs, Min\+Or\+Max min\+\_\+or\+\_\+max)
\item 
{\footnotesize template$<$typename dst\+\_\+type , typename src\+\_\+type $>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aceea2b1db00ef0462cd7058b882bf0aa}{v8\+::internal\+::wasm\+::liftoff\+::\+Convert\+Float\+To\+Int\+And\+Back}} (Liftoff\+Assembler $\ast$assm, Register dst, Double\+Register src, Double\+Register converted\+\_\+back)
\item 
{\footnotesize template$<$typename dst\+\_\+type , typename src\+\_\+type $>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6d704191dd872d98b6467c070672012c}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Truncate\+Float\+To\+Int}} (Liftoff\+Assembler $\ast$assm, Register dst, Double\+Register src, Label $\ast$\mbox{\hyperlink{liftoff-compiler_8cc_af5c663f8fd5945d9bd67d02425825549}{trap}})
\item 
{\footnotesize template$<$typename dst\+\_\+type , typename src\+\_\+type $>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a2fb6a094cfbdaf03e29e77c7bf5245a0}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Sat\+Truncate\+Float\+To\+Int}} (Liftoff\+Assembler $\ast$assm, Register dst, Double\+Register src)
\item 
{\footnotesize template$<$typename src\+\_\+type $>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ad5fb352aafab518c77677011ac453dbc}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Sat\+Truncate\+Float\+To\+UInt64}} (Liftoff\+Assembler $\ast$assm, Register dst, Double\+Register src)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+Double\+Register, Double\+Register) cmp\+\_\+op$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a57ddb424a9c0e833b511dbb7fbef7e26}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Float\+Set\+Cond}} (Liftoff\+Assembler $\ast$assm, Condition cond, Register dst, Double\+Register lhs, Double\+Register rhs)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, XMMRegister) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister) sse\+\_\+op$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_ae80305a2109b4a454cd4b3144c0a8dac}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Commutative\+Bin\+Op}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register lhs, Liftoff\+Register rhs, std\+::optional$<$ Cpu\+Feature $>$ feature=std\+::nullopt)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, XMMRegister) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister) sse\+\_\+op$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6b9649a3076933cb5068ca1a4001b526}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Non\+Commutative\+Bin\+Op}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register lhs, Liftoff\+Register rhs, std\+::optional$<$ Cpu\+Feature $>$ feature=std\+::nullopt)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, XMMRegister) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister) sse\+\_\+op, uint8\+\_\+t width$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a6d2173ad370e47a4e1d61975dccee563}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Shift\+Op}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register operand, Liftoff\+Register \mbox{\hyperlink{debug-coverage_8cc_a86988a65e0d3ece7990c032c159786d6}{count}})
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+XMMRegister, XMMRegister, uint8\+\_\+t) avx\+\_\+op, void(\+Assembler\+::$\ast$)(\+XMMRegister, uint8\+\_\+t) sse\+\_\+op, uint8\+\_\+t width$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9ba29866cb6fd6cccdd9c02db5c847d5}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Simd\+Shift\+Op\+Imm}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register operand, int32\+\_\+t \mbox{\hyperlink{debug-coverage_8cc_a86988a65e0d3ece7990c032c159786d6}{count}})
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fc6b0d9fda5cfa7d4a1e354d91d0e72}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+Any\+True}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register src)
\item 
{\footnotesize template$<$void(\+Shared\+Macro\+Assembler\+Base\+::$\ast$)(\+XMMRegister, XMMRegister) pcmp$>$ }\\void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_aa93c12dc71e276c0e89bdd30b4bf7f0a}{v8\+::internal\+::wasm\+::liftoff\+::\+Emit\+All\+True}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register src, std\+::optional$<$ Cpu\+Feature $>$ feature=std\+::nullopt)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_af7b4c6f1229767a03fa0c80f33a9252c}{v8\+::internal\+::wasm\+::liftoff\+::\+I32x4\+Ext\+Mul\+Helper}} (Liftoff\+Assembler $\ast$assm, XMMRegister dst, XMMRegister src1, XMMRegister src2, bool low, bool is\+\_\+signed)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+YMMRegister, YMMRegister, YMMRegister) avx\+\_\+op$>$ }\\bool \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_ab51e8c643a94215eb44d318e84051e3d}{v8\+::internal\+::wasm\+::\+F16x8\+Cmp\+Op\+Via\+F32}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register lhs, Liftoff\+Register rhs)
\item 
{\footnotesize template$<$void(\+Assembler\+::$\ast$)(\+YMMRegister, YMMRegister, YMMRegister) avx\+\_\+op$>$ }\\bool \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_abc79cef4c69cf921cfe6b2dc3f503d9b}{v8\+::internal\+::wasm\+::\+F16x8\+Bin\+Op\+Via\+F32}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Liftoff\+Register lhs, Liftoff\+Register rhs)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
constexpr Register \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a0190ce9fd95671b3d0e5c29930540424}{v8\+::internal\+::wasm\+::liftoff\+::k\+Scratch\+Register2}} = r11
\item 
constexpr Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9ab8538520579e39cb56c092a04507c8}{v8\+::internal\+::wasm\+::liftoff\+::k\+Instance\+Data\+Operand}}
\item 
constexpr Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a409f416d91bd9b39a951ce75b58ee8cf}{v8\+::internal\+::wasm\+::liftoff\+::k\+OSRTarget\+Slot}} = Get\+Stack\+Slot(k\+OSRTarget\+Offset)
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}\label{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}} 
\index{liftoff-\/assembler-\/x64-\/inl.h@{liftoff-\/assembler-\/x64-\/inl.h}!\_\_@{\_\_}}
\index{\_\_@{\_\_}!liftoff-\/assembler-\/x64-\/inl.h@{liftoff-\/assembler-\/x64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{\_\_}{\_\_}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+~lasm-\/$>$}

\mbox{\Hypertarget{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}\label{liftoff-assembler-x64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}} 
\index{liftoff-\/assembler-\/x64-\/inl.h@{liftoff-\/assembler-\/x64-\/inl.h}!\_\_@{\_\_}}
\index{\_\_@{\_\_}!liftoff-\/assembler-\/x64-\/inl.h@{liftoff-\/assembler-\/x64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{\_\_}{\_\_}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+~assm-\/$>$}

\mbox{\Hypertarget{liftoff-assembler-x64-inl_8h_a32173f41ea4c67ee8acde012c9729d83}\label{liftoff-assembler-x64-inl_8h_a32173f41ea4c67ee8acde012c9729d83}} 
\index{liftoff-\/assembler-\/x64-\/inl.h@{liftoff-\/assembler-\/x64-\/inl.h}!dop@{dop}}
\index{dop@{dop}!liftoff-\/assembler-\/x64-\/inl.h@{liftoff-\/assembler-\/x64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{dop}{dop}}
{\footnotesize\ttfamily \#define dop(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{... }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordflow}{do} \{                            \(\backslash\)}
\DoxyCodeLine{    if (\textcolor{keyword}{sizeof}(\mbox{\hyperlink{wasm-inlining-into-js_8cc_a66874a4e937e4192b2b42e57f55251e8}{type}}) == 4) \{      \(\backslash\)}
\DoxyCodeLine{      assm-\/>name\#\#\mbox{\hyperlink{mul-fft_8cc_a339d22b3e442946380f98ed19e320db2}{s}}(\_\_VA\_ARGS\_\_); \(\backslash\)}
\DoxyCodeLine{    \} \textcolor{keywordflow}{else} \{                      \(\backslash\)}
\DoxyCodeLine{      assm-\/>name\#\#d(\_\_VA\_ARGS\_\_); \(\backslash\)}
\DoxyCodeLine{    \}                             \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (\textcolor{keyword}{false})}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-x64-inl_8h_aa3939aa32169f0c0ce85bb775df15547}\label{liftoff-assembler-x64-inl_8h_aa3939aa32169f0c0ce85bb775df15547}} 
\index{liftoff-\/assembler-\/x64-\/inl.h@{liftoff-\/assembler-\/x64-\/inl.h}!iop@{iop}}
\index{iop@{iop}!liftoff-\/assembler-\/x64-\/inl.h@{liftoff-\/assembler-\/x64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{iop}{iop}}
{\footnotesize\ttfamily \#define iop(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{... }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordflow}{do} \{                            \(\backslash\)}
\DoxyCodeLine{    if (\textcolor{keyword}{sizeof}(\mbox{\hyperlink{wasm-inlining-into-js_8cc_a66874a4e937e4192b2b42e57f55251e8}{type}}) == 4) \{      \(\backslash\)}
\DoxyCodeLine{      assm-\/>name\#\#\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a6a4c396274ab184f7fdff3f61b945e6d}{l}}(\_\_VA\_ARGS\_\_); \(\backslash\)}
\DoxyCodeLine{    \} \textcolor{keywordflow}{else} \{                      \(\backslash\)}
\DoxyCodeLine{      assm-\/>name\#\#q(\_\_VA\_ARGS\_\_); \(\backslash\)}
\DoxyCodeLine{    \}                             \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (\textcolor{keyword}{false})}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-x64-inl_8h_afaf9be2b68b8a1ac89fa0889810db421}\label{liftoff-assembler-x64-inl_8h_afaf9be2b68b8a1ac89fa0889810db421}} 
\index{liftoff-\/assembler-\/x64-\/inl.h@{liftoff-\/assembler-\/x64-\/inl.h}!RETURN\_FALSE\_IF\_MISSING\_CPU\_FEATURE@{RETURN\_FALSE\_IF\_MISSING\_CPU\_FEATURE}}
\index{RETURN\_FALSE\_IF\_MISSING\_CPU\_FEATURE@{RETURN\_FALSE\_IF\_MISSING\_CPU\_FEATURE}!liftoff-\/assembler-\/x64-\/inl.h@{liftoff-\/assembler-\/x64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{RETURN\_FALSE\_IF\_MISSING\_CPU\_FEATURE}{RETURN\_FALSE\_IF\_MISSING\_CPU\_FEATURE}}
{\footnotesize\ttfamily \#define RETURN\+\_\+\+FALSE\+\_\+\+IF\+\_\+\+MISSING\+\_\+\+CPU\+\_\+\+FEATURE(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordflow}{if} (!CpuFeatures::IsSupported(\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}})) \textcolor{keywordflow}{return} \textcolor{keyword}{false}; \(\backslash\)}
\DoxyCodeLine{  CpuFeatureScope feature(\textcolor{keyword}{this}, \mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}});}

\end{DoxyCode}
