<stg><name>fir</name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_2 = mul nsw i32 %x_read, 53

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %acc = phi i32 [ 0, %0 ], [ %acc_1, %5 ]

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %i = phi i5 [ 10, %0 ], [ %i_1, %5 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="5">
<![CDATA[
:2  %i_cast = sext i5 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i, i32 4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %6, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_1 = icmp eq i5 %i, 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_1, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp_3 = add i5 %i, -1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_4 = zext i5 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_5 = zext i32 %i_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %C1_addr = getelementptr [11 x i10]* @C1, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="C1_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="4">
<![CDATA[
:8  %C1_load = load i10* %C1_addr, align 2

]]></Node>
<StgValue><ssdm name="C1_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="4">
<![CDATA[
:8  %C1_load = load i10* %C1_addr, align 2

]]></Node>
<StgValue><ssdm name="C1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="10">
<![CDATA[
:9  %C1_load_cast = sext i10 %C1_load to i32

]]></Node>
<StgValue><ssdm name="C1_load_cast"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6 = mul nsw i32 %shift_reg_load, %C1_load_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_pn = phi i32 [ %tmp_2, %3 ], [ %tmp_6, %4 ]

]]></Node>
<StgValue><ssdm name="p_pn"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %acc_1 = add nsw i32 %p_pn, %acc

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %i_1 = add i5 %i, -1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="50" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="51" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="52" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="C1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="C1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="_ssdm_op_SpecBitsMap" to="StgValue_6" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="y" to="StgValue_6" fromId="50" toId="6">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecBitsMap" to="StgValue_7" fromId="54" toId="7">
</dataflow>
<dataflow id="58" from="x" to="StgValue_7" fromId="51" toId="7">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecTopModule" to="StgValue_8" fromId="59" toId="8">
</dataflow>
<dataflow id="62" from="fir_str" to="StgValue_8" fromId="61" toId="8">
</dataflow>
<dataflow id="64" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="63" toId="9">
</dataflow>
<dataflow id="65" from="x" to="x_read" fromId="51" toId="9">
</dataflow>
<dataflow id="66" from="x_read" to="tmp_2" fromId="9" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="tmp_2" fromId="67" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_69" to="acc" fromId="69" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="71" from="StgValue_11" to="acc" fromId="11" toId="12">
</dataflow>
<dataflow id="72" from="acc_1" to="acc" fromId="40" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="73" from="StgValue_42" to="acc" fromId="42" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="75" from="StgValue_74" to="i" fromId="74" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="76" from="StgValue_11" to="i" fromId="11" toId="13">
</dataflow>
<dataflow id="77" from="i_1" to="i" fromId="41" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="78" from="StgValue_42" to="i" fromId="42" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="79" from="i" to="i_cast" fromId="13" toId="14">
</dataflow>
<dataflow id="81" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="80" toId="15">
</dataflow>
<dataflow id="82" from="i" to="tmp" fromId="13" toId="15">
</dataflow>
<dataflow id="84" from="StgValue_83" to="tmp" fromId="83" toId="15">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="85" toId="16">
</dataflow>
<dataflow id="88" from="StgValue_87" to="empty" fromId="87" toId="16">
</dataflow>
<dataflow id="89" from="StgValue_87" to="empty" fromId="87" toId="16">
</dataflow>
<dataflow id="90" from="StgValue_87" to="empty" fromId="87" toId="16">
</dataflow>
<dataflow id="91" from="tmp" to="StgValue_17" fromId="15" toId="17">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecLoopName" to="StgValue_18" fromId="92" toId="18">
</dataflow>
<dataflow id="95" from="p_str" to="StgValue_18" fromId="94" toId="18">
</dataflow>
<dataflow id="96" from="i" to="tmp_1" fromId="13" toId="19">
</dataflow>
<dataflow id="98" from="StgValue_97" to="tmp_1" fromId="97" toId="19">
</dataflow>
<dataflow id="99" from="tmp_1" to="StgValue_20" fromId="19" toId="20">
</dataflow>
<dataflow id="100" from="i" to="tmp_3" fromId="13" toId="21">
</dataflow>
<dataflow id="102" from="StgValue_101" to="tmp_3" fromId="101" toId="21">
</dataflow>
<dataflow id="103" from="tmp_3" to="tmp_4" fromId="21" toId="22">
</dataflow>
<dataflow id="104" from="shift_reg" to="shift_reg_addr" fromId="52" toId="23">
</dataflow>
<dataflow id="106" from="StgValue_105" to="shift_reg_addr" fromId="105" toId="23">
</dataflow>
<dataflow id="107" from="tmp_4" to="shift_reg_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="108" from="shift_reg_addr" to="shift_reg_load" fromId="23" toId="24">
</dataflow>
<dataflow id="109" from="i_cast" to="tmp_5" fromId="14" toId="25">
</dataflow>
<dataflow id="110" from="C1" to="C1_addr" fromId="53" toId="26">
</dataflow>
<dataflow id="111" from="StgValue_105" to="C1_addr" fromId="105" toId="26">
</dataflow>
<dataflow id="112" from="tmp_5" to="C1_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="113" from="C1_addr" to="C1_load" fromId="26" toId="27">
</dataflow>
<dataflow id="114" from="x_read" to="StgValue_28" fromId="9" toId="28">
</dataflow>
<dataflow id="116" from="StgValue_115" to="StgValue_28" fromId="115" toId="28">
</dataflow>
<dataflow id="118" from="_ssdm_op_Write.ap_auto.i32P" to="StgValue_30" fromId="117" toId="30">
</dataflow>
<dataflow id="119" from="y" to="StgValue_30" fromId="50" toId="30">
</dataflow>
<dataflow id="120" from="acc" to="StgValue_30" fromId="12" toId="30">
</dataflow>
<dataflow id="121" from="shift_reg_addr" to="shift_reg_load" fromId="23" toId="32">
</dataflow>
<dataflow id="122" from="shift_reg" to="shift_reg_addr_1" fromId="52" toId="33">
</dataflow>
<dataflow id="123" from="StgValue_105" to="shift_reg_addr_1" fromId="105" toId="33">
</dataflow>
<dataflow id="124" from="tmp_5" to="shift_reg_addr_1" fromId="25" toId="33">
</dataflow>
<dataflow id="125" from="shift_reg_load" to="StgValue_34" fromId="32" toId="34">
</dataflow>
<dataflow id="126" from="shift_reg_addr_1" to="StgValue_34" fromId="33" toId="34">
</dataflow>
<dataflow id="127" from="C1_addr" to="C1_load" fromId="26" toId="35">
</dataflow>
<dataflow id="128" from="C1_load" to="C1_load_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="129" from="shift_reg_load" to="tmp_6" fromId="32" toId="37">
</dataflow>
<dataflow id="130" from="C1_load_cast" to="tmp_6" fromId="36" toId="37">
</dataflow>
<dataflow id="131" from="tmp_2" to="p_pn" fromId="10" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="132" from="StgValue_29" to="p_pn" fromId="29" toId="39">
</dataflow>
<dataflow id="133" from="tmp_6" to="p_pn" fromId="37" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="134" from="StgValue_38" to="p_pn" fromId="38" toId="39">
</dataflow>
<dataflow id="135" from="p_pn" to="acc_1" fromId="39" toId="40">
</dataflow>
<dataflow id="136" from="acc" to="acc_1" fromId="12" toId="40">
</dataflow>
<dataflow id="137" from="i" to="i_1" fromId="13" toId="41">
</dataflow>
<dataflow id="138" from="StgValue_101" to="i_1" fromId="101" toId="41">
</dataflow>
<dataflow id="139" from="tmp" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="140" from="tmp_1" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="141" from="tmp_1" to="StgValue_5" fromId="19" toId="5">
</dataflow>
</dataflows>


</stg>
