
*** Running vivado
    with args -log double_iq_pid_vco_dds_range_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_iq_pid_vco_dds_range_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source double_iq_pid_vco_dds_range_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/github/oscimpDigital/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top double_iq_pid_vco_dds_range_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11191 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1846.398 ; gain = 200.715 ; free physical = 837 ; free virtual = 26856
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port bit_i is neither a static name nor a globally static expression [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/560e/hdl/axi_to_dac.vhd:132]
INFO: [Synth 8-638] synthesizing module 'double_iq_pid_vco_dds_range_0' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/synth/double_iq_pid_vco_dds_range_0.vhd:94]
	Parameter DATA_SIZE bound to: 14 - type: integer 
	Parameter DATAA_DEFAULT_OUT bound to: 0 - type: integer 
	Parameter DATAA_EN_ALWAYS_HIGH bound to: 0 - type: bool 
	Parameter DATAB_DEFAULT_OUT bound to: 0 - type: integer 
	Parameter DATAB_EN_ALWAYS_HIGH bound to: 0 - type: bool 
	Parameter SYNCHRONIZE_CHAN bound to: 0 - type: bool 
	Parameter id bound to: 1 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_to_dac' declared at '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/560e/hdl/axi_to_dac.vhd:5' bound to instance 'U0' of component 'axi_to_dac' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/synth/double_iq_pid_vco_dds_range_0.vhd:193]
INFO: [Synth 8-638] synthesizing module 'axi_to_dac' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/560e/hdl/axi_to_dac.vhd:58]
	Parameter DATA_SIZE bound to: 14 - type: integer 
	Parameter DATAA_DEFAULT_OUT bound to: 0 - type: integer 
	Parameter DATAA_EN_ALWAYS_HIGH bound to: 0 - type: bool 
	Parameter DATAB_DEFAULT_OUT bound to: 0 - type: integer 
	Parameter DATAB_EN_ALWAYS_HIGH bound to: 0 - type: bool 
	Parameter SYNCHRONIZE_CHAN bound to: 0 - type: bool 
	Parameter id bound to: 1 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_to_dac_sync_vect' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/560e/hdl/axi_to_dac_sync_vect.vhd:20]
	Parameter stages bound to: 3 - type: integer 
	Parameter DATA bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/560e/hdl/axi_to_dac_sync_vect.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'axi_to_dac_sync_vect' (1#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/560e/hdl/axi_to_dac_sync_vect.vhd:20]
INFO: [Synth 8-638] synthesizing module 'axi_to_dac_sync_vect__parameterized0' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/560e/hdl/axi_to_dac_sync_vect.vhd:20]
	Parameter stages bound to: 3 - type: integer 
	Parameter DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_to_dac_sync_vect__parameterized0' (1#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/560e/hdl/axi_to_dac_sync_vect.vhd:20]
INFO: [Synth 8-638] synthesizing module 'wb_axi_to_dac' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/560e/hdl/wb_axi_to_dac.vhd:36]
	Parameter id bound to: 1 - type: integer 
	Parameter DATA_A_EN_ALWAYS_HIGH bound to: 0 - type: bool 
	Parameter DATA_B_EN_ALWAYS_HIGH bound to: 0 - type: bool 
	Parameter SYNCHRONIZE_CHAN bound to: 0 - type: bool 
	Parameter DATA_SIZE bound to: 14 - type: integer 
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wb_axi_to_dac' (2#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/560e/hdl/wb_axi_to_dac.vhd:36]
INFO: [Synth 8-638] synthesizing module 'axi_to_dac_handcomm' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/560e/hdl/axi_to_dac_handcomm.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_to_dac_handcomm' (3#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/560e/hdl/axi_to_dac_handcomm.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'axi_to_dac' (4#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/560e/hdl/axi_to_dac.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'double_iq_pid_vco_dds_range_0' (5#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/synth/double_iq_pid_vco_dds_range_0.vhd:94]
WARNING: [Synth 8-3331] design axi_to_dac_handcomm has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_to_dac_handcomm has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_to_dac_handcomm has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_to_dac_handcomm has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design axi_to_dac_handcomm has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design axi_to_dac_handcomm has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design axi_to_dac_handcomm has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design axi_to_dac_handcomm has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_to_dac_handcomm has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_to_dac_handcomm has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1908.117 ; gain = 262.434 ; free physical = 758 ; free virtual = 26777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1912.086 ; gain = 266.402 ; free physical = 676 ; free virtual = 26699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1912.086 ; gain = 266.402 ; free physical = 676 ; free virtual = 26699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1912.086 ; gain = 0.000 ; free physical = 666 ; free virtual = 26688
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dds_range_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dds_range_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2049.789 ; gain = 0.000 ; free physical = 402 ; free virtual = 26420
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2049.789 ; gain = 0.000 ; free physical = 417 ; free virtual = 26436
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 2049.789 ; gain = 404.105 ; free physical = 536 ; free virtual = 26559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 2049.789 ; gain = 404.105 ; free physical = 536 ; free virtual = 26559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dds_range_0_synth_1/dont_touch.xdc, line 9).
Applied set_property ASYNC_REG = true for U0/conf_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/conf_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/conf_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/conf_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/conf_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[0] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/conf_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/conf_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/conf_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/conf_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/conf_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataA_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
Applied set_property ASYNC_REG = true for U0/dataB_sync/\flipflops_vect_reg[1] . (constraint file  /home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dds_range_0/axi_to_dac.xdc, line 1).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 2049.789 ; gain = 404.105 ; free physical = 536 ; free virtual = 26559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 2049.789 ; gain = 404.105 ; free physical = 517 ; free virtual = 26545
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 10    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_to_dac_sync_vect__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 4     
Module axi_to_dac_sync_vect 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 4     
Module axi_to_dac_sync_vect__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module wb_axi_to_dac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module axi_to_dac_handcomm 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_to_dac 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi_to_dac has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_to_dac has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_to_dac has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_to_dac has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design axi_to_dac has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design axi_to_dac has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design axi_to_dac has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design axi_to_dac has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_to_dac has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_to_dac has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/handle_comm/axi_rresp_reg[0]' (FDRE) to 'U0/handle_comm/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\handle_comm/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/handle_comm/axi_bresp_reg[0]' (FDRE) to 'U0/handle_comm/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\handle_comm/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 2049.789 ; gain = 404.105 ; free physical = 409 ; free virtual = 26515
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:41 . Memory (MB): peak = 2049.789 ; gain = 404.105 ; free physical = 674 ; free virtual = 26759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:41 . Memory (MB): peak = 2049.789 ; gain = 404.105 ; free physical = 673 ; free virtual = 26758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:41 . Memory (MB): peak = 2049.789 ; gain = 404.105 ; free physical = 663 ; free virtual = 26748
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:55 . Memory (MB): peak = 2049.789 ; gain = 404.105 ; free physical = 987 ; free virtual = 27070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:55 . Memory (MB): peak = 2049.789 ; gain = 404.105 ; free physical = 987 ; free virtual = 27070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:55 . Memory (MB): peak = 2049.789 ; gain = 404.105 ; free physical = 986 ; free virtual = 27069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:55 . Memory (MB): peak = 2049.789 ; gain = 404.105 ; free physical = 986 ; free virtual = 27069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:55 . Memory (MB): peak = 2049.789 ; gain = 404.105 ; free physical = 985 ; free virtual = 27068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:55 . Memory (MB): peak = 2049.789 ; gain = 404.105 ; free physical = 985 ; free virtual = 27068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     5|
|3     |LUT4 |    35|
|4     |LUT5 |    11|
|5     |LUT6 |     3|
|6     |FDRE |   272|
|7     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+----------------+-------------------------------------+------+
|      |Instance        |Module                               |Cells |
+------+----------------+-------------------------------------+------+
|1     |top             |                                     |   329|
|2     |  U0            |axi_to_dac                           |   329|
|3     |    conf_sync   |axi_to_dac_sync_vect__parameterized0 |    23|
|4     |    dataA_sync  |axi_to_dac_sync_vect__xdcDup__1      |    56|
|5     |    dataB_sync  |axi_to_dac_sync_vect                 |    56|
|6     |    handle_comm |axi_to_dac_handcomm                  |    31|
|7     |    wb_atd_inst |wb_axi_to_dac                        |   133|
+------+----------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:55 . Memory (MB): peak = 2049.789 ; gain = 404.105 ; free physical = 985 ; free virtual = 27068
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:48 . Memory (MB): peak = 2049.789 ; gain = 266.402 ; free physical = 1041 ; free virtual = 27123
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:55 . Memory (MB): peak = 2049.797 ; gain = 404.105 ; free physical = 1041 ; free virtual = 27123
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2049.797 ; gain = 0.000 ; free physical = 1111 ; free virtual = 27193
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2049.797 ; gain = 0.000 ; free physical = 1054 ; free virtual = 27134
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:02:22 . Memory (MB): peak = 2049.797 ; gain = 612.484 ; free physical = 1181 ; free virtual = 27262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2049.797 ; gain = 0.000 ; free physical = 1181 ; free virtual = 27262
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dds_range_0_synth_1/double_iq_pid_vco_dds_range_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP double_iq_pid_vco_dds_range_0, cache-ID = 9737e1dacc382818
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.801 ; gain = 0.000 ; free physical = 1190 ; free virtual = 27273
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dds_range_0_synth_1/double_iq_pid_vco_dds_range_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file double_iq_pid_vco_dds_range_0_utilization_synth.rpt -pb double_iq_pid_vco_dds_range_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 29 17:12:31 2021...
