
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.71

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx$_DFFE_PN1P_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
     2    0.04    0.17    0.39    0.59 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
                                         net10 (net)
                  0.17    0.00    0.59 ^ tx$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.59   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.08    0.08   library removal time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: bit_index[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_index[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_index[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.03    0.11    0.40    0.40 v bit_index[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_index[1] (net)
                  0.11    0.00    0.40 v _106_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.14    0.11    0.51 ^ _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _063_ (net)
                  0.14    0.00    0.51 ^ _109_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.06    0.05    0.56 v _109_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _001_ (net)
                  0.06    0.00    0.56 v bit_index[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.56   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ bit_index[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
     2    0.04    0.17    0.39    0.59 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
                                         net10 (net)
                  0.17    0.00    0.59 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    21    0.27    0.27    0.24    0.83 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.27    0.00    0.83 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.83   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  9.24   slack (MET)


Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.05    0.24    0.52    0.52 ^ clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_counter[1] (net)
                  0.24    0.00    0.52 ^ _095_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    0.59 v _095_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _090_ (net)
                  0.08    0.00    0.59 v _184_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.19    0.78 v _184_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _091_ (net)
                  0.09    0.00    0.78 v _100_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.05    0.22    0.44    1.22 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _058_ (net)
                  0.22    0.00    1.22 v _101_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.06    0.16    0.31    1.53 v _101_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _059_ (net)
                  0.16    0.00    1.53 v _102_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.15    0.15    0.21    1.74 v _102_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _060_ (net)
                  0.15    0.00    1.74 v _131_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.29    2.03 v _131_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _084_ (net)
                  0.13    0.00    2.03 v _132_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.14    0.11    2.14 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _005_ (net)
                  0.14    0.00    2.14 ^ clk_counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.14   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ clk_counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  7.71   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
     2    0.04    0.17    0.39    0.59 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
                                         net10 (net)
                  0.17    0.00    0.59 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    21    0.27    0.27    0.24    0.83 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.27    0.00    0.83 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.83   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  9.24   slack (MET)


Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.05    0.24    0.52    0.52 ^ clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_counter[1] (net)
                  0.24    0.00    0.52 ^ _095_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    0.59 v _095_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _090_ (net)
                  0.08    0.00    0.59 v _184_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.19    0.78 v _184_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _091_ (net)
                  0.09    0.00    0.78 v _100_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.05    0.22    0.44    1.22 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _058_ (net)
                  0.22    0.00    1.22 v _101_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.06    0.16    0.31    1.53 v _101_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _059_ (net)
                  0.16    0.00    1.53 v _102_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.15    0.15    0.21    1.74 v _102_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _060_ (net)
                  0.15    0.00    1.74 v _131_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.29    2.03 v _131_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _084_ (net)
                  0.13    0.00    2.03 v _132_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.14    0.11    2.14 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _005_ (net)
                  0.14    0.00    2.14 ^ clk_counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.14   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ clk_counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  7.71   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.4090654850006104

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8604

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.264224112033844

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9801

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.52    0.52 ^ clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.59 v _095_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.19    0.78 v _184_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.44    1.22 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.31    1.53 v _101_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.21    1.74 v _102_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.29    2.03 v _131_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.11    2.14 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    2.14 ^ clk_counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.14   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ clk_counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.15    9.85   library setup time
           9.85   data required time
---------------------------------------------------------
           9.85   data required time
          -2.14   data arrival time
---------------------------------------------------------
           7.71   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: bit_index[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_index[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bit_index[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.40    0.40 v bit_index[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.11    0.51 ^ _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.56 v _109_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.56 v bit_index[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.56   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ bit_index[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.56   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.1448

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.7067

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
359.320216

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.44e-03   1.31e-03   1.31e-08   5.75e-03  43.9%
Combinational          5.28e-03   2.06e-03   2.38e-08   7.35e-03  56.1%
Clock                  0.00e+00   0.00e+00   3.39e-09   3.39e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.73e-03   3.37e-03   4.03e-08   1.31e-02 100.0%
                          74.3%      25.7%       0.0%
