library ieee;
use std_logic_1164.all;

entity FreqDivider_Demo is 
	port(CLOCK_50 : in std_logic;
			LEDR : out std_logic_vector(0 downto 0));
end FreqDivider_Demo;

architecture Structural of FreqDivider_Demo is 
begin 
	d : entity work.FreqDivider(Behavioral)
					port map(clk => CLOCK_50,
								k => x"017D7840",
								clkOut => LEDR(0));
end Structural;