\hypertarget{struct_s_c_b___type}{\section{S\-C\-B\-\_\-\-Type Struct Reference}
\label{struct_s_c_b___type}\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}}
}


Structure type to access the System Control Block (S\-C\-B).  




{\ttfamily \#include $<$core\-\_\-cm0.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a21e08d546d8b641bee298a459ea73e46}{C\-P\-U\-I\-D}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a0ca18ef984d132c6bf4d9b61cd00f05a}{I\-C\-S\-R}
\item 
\hypertarget{struct_s_c_b___type_a10960cdc703f661c83a237d9c69db23c}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_s_c_b___type_a10960cdc703f661c83a237d9c69db23c}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_ad3e5b8934c647eb1b7383c1894f01380}{A\-I\-R\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a3a4840c6fa4d1ee75544f4032c88ec34}{S\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a2d6653b0b70faac936046a02809b577f}{C\-C\-R}
\item 
\hypertarget{struct_s_c_b___type_adddd65958c1c4c0301f62ede0a9bf12e}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D1}}\label{struct_s_c_b___type_adddd65958c1c4c0301f62ede0a9bf12e}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a5c40d124f95a3f7f431a3d5409d6ad28}{S\-H\-P} \mbox{[}2\-U\mbox{]}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a7b5ae9741a99808043394c4743b635c4}{S\-H\-C\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a187a4578e920544ed967f98020fb8170}{V\-T\-O\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint8\-\_\-t \hyperlink{struct_s_c_b___type_a9b05f74580fc93daa7fe2f0e1c9c5663}{S\-H\-P} \mbox{[}12\-U\mbox{]}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a0cda9e061b42373383418663092ad19a}{C\-F\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a14ad254659362b9752c69afe3fd80934}{H\-F\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a191579bde0d21ff51d30a714fd887033}{D\-F\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a2d03d0b7cec2254f39eb1c46c7445e80}{M\-M\-F\-A\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a3f8e7e58be4e41c88dfa78f54589271c}{B\-F\-A\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_ab65372404ce64b0f0b35e2709429404e}{A\-F\-S\-R}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a40745bb0af880c45827a653222d54117}{P\-F\-R} \mbox{[}2\-U\mbox{]}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a85dd6fe77aab17e7ea89a52c59da6004}{D\-F\-R}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_af084e1b2dad004a88668efea1dfe7fa1}{A\-D\-R}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a4f353f207bb27a1cea7861aa9eb00dbb}{M\-M\-F\-R} \mbox{[}4\-U\mbox{]}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a00e93446b3433a807f1574fa2f1fce54}{I\-S\-A\-R} \mbox{[}5\-U\mbox{]}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_ac6a860c1b8d8154a1f00d99d23b67764}{C\-P\-A\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint8\-\_\-t \hyperlink{struct_s_c_b___type_afdab23abd301033bb318c7b188b377db}{S\-H\-P\-R} \mbox{[}12\-U\mbox{]}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_ab35c6b650d3bb2d11259c0a0285d0d00}{I\-D\-\_\-\-P\-F\-R} \mbox{[}2\-U\mbox{]}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_ada1d3119c020983fdc949c2ccd406caa}{I\-D\-\_\-\-D\-F\-R}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a9c9a1d805f8e99b9fd3ab4f455b6333a}{I\-D\-\_\-\-A\-F\-R}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a781ef24d88610a432e7d5b179d78de47}{I\-D\-\_\-\-M\-F\-R} \mbox{[}4\-U\mbox{]}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_ac729a357cdd968020fdb5c35bdfc4916}{I\-D\-\_\-\-I\-S\-A\-R} \mbox{[}5\-U\mbox{]}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_ad9899f5775251cf5ef0cb0845527afc2}{C\-L\-I\-D\-R}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_af3fe705fef8762763b6d61dbdf0ccc3d}{C\-T\-R}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_afd063c9297a1a3b67e6d1d5e179e6a0e}{C\-C\-S\-I\-D\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_ad3884e8b6504ec63c1eaa8742e94df3d}{C\-S\-S\-E\-L\-R}
\item 
\hypertarget{struct_s_c_b___type_aa55deef9278aed6826d5e1ae199a0d23}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D3} \mbox{[}93\-U\mbox{]}}\label{struct_s_c_b___type_aa55deef9278aed6826d5e1ae199a0d23}

\item 
\-\_\-\-\_\-\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_ad70825dd0869b7ccd07fb2b8680fcdb6}{S\-T\-I\-R}
\item 
\hypertarget{struct_s_c_b___type_a4819f7ad316c10a458cd3a7ac86cbbee}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D4} \mbox{[}15\-U\mbox{]}}\label{struct_s_c_b___type_a4819f7ad316c10a458cd3a7ac86cbbee}

\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a7a1ba0f875c0e97c1673882b1106e66b}{M\-V\-F\-R0}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a75d6299150fdcbbcb765e22ff27c432e}{M\-V\-F\-R1}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a280ef961518ecee3ed43a86404853c3d}{M\-V\-F\-R2}
\item 
\hypertarget{struct_s_c_b___type_a82b68e5bbea29a5b307c22bca9332a0f}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D5} \mbox{[}1\-U\mbox{]}}\label{struct_s_c_b___type_a82b68e5bbea29a5b307c22bca9332a0f}

\item 
\-\_\-\-\_\-\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a573260e7836dbc43707df97dd475a0c8}{I\-C\-I\-A\-L\-L\-U}
\item 
\hypertarget{struct_s_c_b___type_af417a59ef8e9e182f5b9d53e0c8e3211}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D6} \mbox{[}1\-U\mbox{]}}\label{struct_s_c_b___type_af417a59ef8e9e182f5b9d53e0c8e3211}

\item 
\-\_\-\-\_\-\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a5eca5a3e5aedd89a9655df8f5798e2b0}{I\-C\-I\-M\-V\-A\-U}
\item 
\-\_\-\-\_\-\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a4be79491ab1ed14f3b0237ba7e69063c}{D\-C\-I\-M\-V\-A\-C}
\item 
\-\_\-\-\_\-\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a22bcfd7e1bffebdbe98cdbc8d77a2f42}{D\-C\-I\-S\-W}
\item 
\-\_\-\-\_\-\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_aae3caeea159ab54859ea11397f942cfa}{D\-C\-C\-M\-V\-A\-U}
\item 
\-\_\-\-\_\-\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a042e3622c98de4e908cfda4f70d1f097}{D\-C\-C\-M\-V\-A\-C}
\item 
\-\_\-\-\_\-\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_ab95cc818be9fa7d25ae516f3fe6b7788}{D\-C\-C\-S\-W}
\item 
\-\_\-\-\_\-\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a4f59813582b53feb5f1afbbad3db2022}{D\-C\-C\-I\-M\-V\-A\-C}
\item 
\-\_\-\-\_\-\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_af50f7a0a9574fe0e24a68bb4eca75140}{D\-C\-C\-I\-S\-W}
\item 
\hypertarget{struct_s_c_b___type_ab635d5f2d9c200c239ccf08e445c2ee0}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D7} \mbox{[}6\-U\mbox{]}}\label{struct_s_c_b___type_ab635d5f2d9c200c239ccf08e445c2ee0}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_aba8abbd3db06a07b50f56547501983f9}{I\-T\-C\-M\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a2836e932734240076ce91cf4484cdf43}{D\-T\-C\-M\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a0d53bcea294422b5b4ecfdcd9cdc1773}{A\-H\-B\-P\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a51f9bd107a4e1d46ba647384e5c825b5}{C\-A\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a8c9d9eac30594dd061d34cfaacd5e4bb}{A\-H\-B\-S\-C\-R}
\item 
\hypertarget{struct_s_c_b___type_a3e9bfd304a14f0f575d6aa39af43a8b7}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D8} \mbox{[}1\-U\mbox{]}}\label{struct_s_c_b___type_a3e9bfd304a14f0f575d6aa39af43a8b7}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a35a95c9a21f43a569a7ac212acb4cee7}{A\-B\-F\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_s_c_b___type_a82273352d2e8c7a28a7b7cbdfc3d6a75}{S\-F\-C\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control Block (S\-C\-B). 

\subsection{Member Data Documentation}
\hypertarget{struct_s_c_b___type_a35a95c9a21f43a569a7ac212acb4cee7}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!A\-B\-F\-S\-R@{A\-B\-F\-S\-R}}
\index{A\-B\-F\-S\-R@{A\-B\-F\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{A\-B\-F\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-A\-B\-F\-S\-R}}\label{struct_s_c_b___type_a35a95c9a21f43a569a7ac212acb4cee7}
Offset\-: 0x2\-A8 (R/\-W) Auxiliary Bus Fault Status Register \hypertarget{struct_s_c_b___type_af084e1b2dad004a88668efea1dfe7fa1}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!A\-D\-R@{A\-D\-R}}
\index{A\-D\-R@{A\-D\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{A\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-A\-D\-R}}\label{struct_s_c_b___type_af084e1b2dad004a88668efea1dfe7fa1}
Offset\-: 0x04\-C (R/ ) Auxiliary Feature Register \hypertarget{struct_s_c_b___type_ab65372404ce64b0f0b35e2709429404e}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!A\-F\-S\-R@{A\-F\-S\-R}}
\index{A\-F\-S\-R@{A\-F\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{A\-F\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-A\-F\-S\-R}}\label{struct_s_c_b___type_ab65372404ce64b0f0b35e2709429404e}
Offset\-: 0x03\-C (R/\-W) Auxiliary Fault Status Register \hypertarget{struct_s_c_b___type_a0d53bcea294422b5b4ecfdcd9cdc1773}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!A\-H\-B\-P\-C\-R@{A\-H\-B\-P\-C\-R}}
\index{A\-H\-B\-P\-C\-R@{A\-H\-B\-P\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{A\-H\-B\-P\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-A\-H\-B\-P\-C\-R}}\label{struct_s_c_b___type_a0d53bcea294422b5b4ecfdcd9cdc1773}
Offset\-: 0x298 (R/\-W) A\-H\-B\-P Control Register \hypertarget{struct_s_c_b___type_a8c9d9eac30594dd061d34cfaacd5e4bb}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!A\-H\-B\-S\-C\-R@{A\-H\-B\-S\-C\-R}}
\index{A\-H\-B\-S\-C\-R@{A\-H\-B\-S\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{A\-H\-B\-S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-A\-H\-B\-S\-C\-R}}\label{struct_s_c_b___type_a8c9d9eac30594dd061d34cfaacd5e4bb}
Offset\-: 0x2\-A0 (R/\-W) A\-H\-B Slave Control Register \hypertarget{struct_s_c_b___type_ad3e5b8934c647eb1b7383c1894f01380}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!A\-I\-R\-C\-R@{A\-I\-R\-C\-R}}
\index{A\-I\-R\-C\-R@{A\-I\-R\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{A\-I\-R\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-A\-I\-R\-C\-R}}\label{struct_s_c_b___type_ad3e5b8934c647eb1b7383c1894f01380}
Offset\-: 0x00\-C (R/\-W) Application Interrupt and Reset Control Register \hypertarget{struct_s_c_b___type_a3f8e7e58be4e41c88dfa78f54589271c}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!B\-F\-A\-R@{B\-F\-A\-R}}
\index{B\-F\-A\-R@{B\-F\-A\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{B\-F\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-B\-F\-A\-R}}\label{struct_s_c_b___type_a3f8e7e58be4e41c88dfa78f54589271c}
Offset\-: 0x038 (R/\-W) Bus\-Fault Address Register \hypertarget{struct_s_c_b___type_a51f9bd107a4e1d46ba647384e5c825b5}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-A\-C\-R@{C\-A\-C\-R}}
\index{C\-A\-C\-R@{C\-A\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-A\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-C\-A\-C\-R}}\label{struct_s_c_b___type_a51f9bd107a4e1d46ba647384e5c825b5}
Offset\-: 0x29\-C (R/\-W) L1 Cache Control Register \hypertarget{struct_s_c_b___type_a2d6653b0b70faac936046a02809b577f}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-C\-R@{C\-C\-R}}
\index{C\-C\-R@{C\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-C\-C\-R}}\label{struct_s_c_b___type_a2d6653b0b70faac936046a02809b577f}
Offset\-: 0x014 (R/\-W) Configuration Control Register \hypertarget{struct_s_c_b___type_afd063c9297a1a3b67e6d1d5e179e6a0e}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-C\-S\-I\-D\-R@{C\-C\-S\-I\-D\-R}}
\index{C\-C\-S\-I\-D\-R@{C\-C\-S\-I\-D\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-C\-S\-I\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-C\-C\-S\-I\-D\-R}}\label{struct_s_c_b___type_afd063c9297a1a3b67e6d1d5e179e6a0e}
Offset\-: 0x080 (R/ ) Cache Size I\-D Register \hypertarget{struct_s_c_b___type_a0cda9e061b42373383418663092ad19a}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-F\-S\-R@{C\-F\-S\-R}}
\index{C\-F\-S\-R@{C\-F\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-F\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-C\-F\-S\-R}}\label{struct_s_c_b___type_a0cda9e061b42373383418663092ad19a}
Offset\-: 0x028 (R/\-W) Configurable Fault Status Register \hypertarget{struct_s_c_b___type_ad9899f5775251cf5ef0cb0845527afc2}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-L\-I\-D\-R@{C\-L\-I\-D\-R}}
\index{C\-L\-I\-D\-R@{C\-L\-I\-D\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-L\-I\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-C\-L\-I\-D\-R}}\label{struct_s_c_b___type_ad9899f5775251cf5ef0cb0845527afc2}
Offset\-: 0x078 (R/ ) Cache Level I\-D register \hypertarget{struct_s_c_b___type_ac6a860c1b8d8154a1f00d99d23b67764}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-P\-A\-C\-R@{C\-P\-A\-C\-R}}
\index{C\-P\-A\-C\-R@{C\-P\-A\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-P\-A\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-C\-P\-A\-C\-R}}\label{struct_s_c_b___type_ac6a860c1b8d8154a1f00d99d23b67764}
Offset\-: 0x088 (R/\-W) Coprocessor Access Control Register \hypertarget{struct_s_c_b___type_a21e08d546d8b641bee298a459ea73e46}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-P\-U\-I\-D@{C\-P\-U\-I\-D}}
\index{C\-P\-U\-I\-D@{C\-P\-U\-I\-D}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-P\-U\-I\-D}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-C\-P\-U\-I\-D}}\label{struct_s_c_b___type_a21e08d546d8b641bee298a459ea73e46}
Offset\-: 0x000 (R/ ) C\-P\-U\-I\-D Base Register \hypertarget{struct_s_c_b___type_ad3884e8b6504ec63c1eaa8742e94df3d}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-S\-S\-E\-L\-R@{C\-S\-S\-E\-L\-R}}
\index{C\-S\-S\-E\-L\-R@{C\-S\-S\-E\-L\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-S\-S\-E\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-C\-S\-S\-E\-L\-R}}\label{struct_s_c_b___type_ad3884e8b6504ec63c1eaa8742e94df3d}
Offset\-: 0x084 (R/\-W) Cache Size Selection Register \hypertarget{struct_s_c_b___type_af3fe705fef8762763b6d61dbdf0ccc3d}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!C\-T\-R@{C\-T\-R}}
\index{C\-T\-R@{C\-T\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{C\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-C\-T\-R}}\label{struct_s_c_b___type_af3fe705fef8762763b6d61dbdf0ccc3d}
Offset\-: 0x07\-C (R/ ) Cache Type register \hypertarget{struct_s_c_b___type_a4f59813582b53feb5f1afbbad3db2022}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!D\-C\-C\-I\-M\-V\-A\-C@{D\-C\-C\-I\-M\-V\-A\-C}}
\index{D\-C\-C\-I\-M\-V\-A\-C@{D\-C\-C\-I\-M\-V\-A\-C}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{D\-C\-C\-I\-M\-V\-A\-C}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-D\-C\-C\-I\-M\-V\-A\-C}}\label{struct_s_c_b___type_a4f59813582b53feb5f1afbbad3db2022}
Offset\-: 0x270 ( /\-W) D-\/\-Cache Clean and Invalidate by M\-V\-A to Po\-C \hypertarget{struct_s_c_b___type_af50f7a0a9574fe0e24a68bb4eca75140}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!D\-C\-C\-I\-S\-W@{D\-C\-C\-I\-S\-W}}
\index{D\-C\-C\-I\-S\-W@{D\-C\-C\-I\-S\-W}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{D\-C\-C\-I\-S\-W}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-D\-C\-C\-I\-S\-W}}\label{struct_s_c_b___type_af50f7a0a9574fe0e24a68bb4eca75140}
Offset\-: 0x274 ( /\-W) D-\/\-Cache Clean and Invalidate by Set-\/way \hypertarget{struct_s_c_b___type_a042e3622c98de4e908cfda4f70d1f097}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!D\-C\-C\-M\-V\-A\-C@{D\-C\-C\-M\-V\-A\-C}}
\index{D\-C\-C\-M\-V\-A\-C@{D\-C\-C\-M\-V\-A\-C}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{D\-C\-C\-M\-V\-A\-C}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-D\-C\-C\-M\-V\-A\-C}}\label{struct_s_c_b___type_a042e3622c98de4e908cfda4f70d1f097}
Offset\-: 0x268 ( /\-W) D-\/\-Cache Clean by M\-V\-A to Po\-C \hypertarget{struct_s_c_b___type_aae3caeea159ab54859ea11397f942cfa}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!D\-C\-C\-M\-V\-A\-U@{D\-C\-C\-M\-V\-A\-U}}
\index{D\-C\-C\-M\-V\-A\-U@{D\-C\-C\-M\-V\-A\-U}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{D\-C\-C\-M\-V\-A\-U}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-D\-C\-C\-M\-V\-A\-U}}\label{struct_s_c_b___type_aae3caeea159ab54859ea11397f942cfa}
Offset\-: 0x264 ( /\-W) D-\/\-Cache Clean by M\-V\-A to Po\-U \hypertarget{struct_s_c_b___type_ab95cc818be9fa7d25ae516f3fe6b7788}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!D\-C\-C\-S\-W@{D\-C\-C\-S\-W}}
\index{D\-C\-C\-S\-W@{D\-C\-C\-S\-W}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{D\-C\-C\-S\-W}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-D\-C\-C\-S\-W}}\label{struct_s_c_b___type_ab95cc818be9fa7d25ae516f3fe6b7788}
Offset\-: 0x26\-C ( /\-W) D-\/\-Cache Clean by Set-\/way \hypertarget{struct_s_c_b___type_a4be79491ab1ed14f3b0237ba7e69063c}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!D\-C\-I\-M\-V\-A\-C@{D\-C\-I\-M\-V\-A\-C}}
\index{D\-C\-I\-M\-V\-A\-C@{D\-C\-I\-M\-V\-A\-C}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{D\-C\-I\-M\-V\-A\-C}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-D\-C\-I\-M\-V\-A\-C}}\label{struct_s_c_b___type_a4be79491ab1ed14f3b0237ba7e69063c}
Offset\-: 0x25\-C ( /\-W) D-\/\-Cache Invalidate by M\-V\-A to Po\-C \hypertarget{struct_s_c_b___type_a22bcfd7e1bffebdbe98cdbc8d77a2f42}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!D\-C\-I\-S\-W@{D\-C\-I\-S\-W}}
\index{D\-C\-I\-S\-W@{D\-C\-I\-S\-W}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{D\-C\-I\-S\-W}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-D\-C\-I\-S\-W}}\label{struct_s_c_b___type_a22bcfd7e1bffebdbe98cdbc8d77a2f42}
Offset\-: 0x260 ( /\-W) D-\/\-Cache Invalidate by Set-\/way \hypertarget{struct_s_c_b___type_a85dd6fe77aab17e7ea89a52c59da6004}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!D\-F\-R@{D\-F\-R}}
\index{D\-F\-R@{D\-F\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{D\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-D\-F\-R}}\label{struct_s_c_b___type_a85dd6fe77aab17e7ea89a52c59da6004}
Offset\-: 0x048 (R/ ) Debug Feature Register \hypertarget{struct_s_c_b___type_a191579bde0d21ff51d30a714fd887033}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!D\-F\-S\-R@{D\-F\-S\-R}}
\index{D\-F\-S\-R@{D\-F\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{D\-F\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-D\-F\-S\-R}}\label{struct_s_c_b___type_a191579bde0d21ff51d30a714fd887033}
Offset\-: 0x030 (R/\-W) Debug Fault Status Register \hypertarget{struct_s_c_b___type_a2836e932734240076ce91cf4484cdf43}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!D\-T\-C\-M\-C\-R@{D\-T\-C\-M\-C\-R}}
\index{D\-T\-C\-M\-C\-R@{D\-T\-C\-M\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{D\-T\-C\-M\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-D\-T\-C\-M\-C\-R}}\label{struct_s_c_b___type_a2836e932734240076ce91cf4484cdf43}
Offset\-: 0x294 (R/\-W) Data Tightly-\/\-Coupled Memory Control Registers \hypertarget{struct_s_c_b___type_a14ad254659362b9752c69afe3fd80934}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!H\-F\-S\-R@{H\-F\-S\-R}}
\index{H\-F\-S\-R@{H\-F\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{H\-F\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-H\-F\-S\-R}}\label{struct_s_c_b___type_a14ad254659362b9752c69afe3fd80934}
Offset\-: 0x02\-C (R/\-W) Hard\-Fault Status Register \hypertarget{struct_s_c_b___type_a573260e7836dbc43707df97dd475a0c8}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!I\-C\-I\-A\-L\-L\-U@{I\-C\-I\-A\-L\-L\-U}}
\index{I\-C\-I\-A\-L\-L\-U@{I\-C\-I\-A\-L\-L\-U}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-C\-I\-A\-L\-L\-U}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-I\-C\-I\-A\-L\-L\-U}}\label{struct_s_c_b___type_a573260e7836dbc43707df97dd475a0c8}
Offset\-: 0x250 ( /\-W) I-\/\-Cache Invalidate All to Po\-U \hypertarget{struct_s_c_b___type_a5eca5a3e5aedd89a9655df8f5798e2b0}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!I\-C\-I\-M\-V\-A\-U@{I\-C\-I\-M\-V\-A\-U}}
\index{I\-C\-I\-M\-V\-A\-U@{I\-C\-I\-M\-V\-A\-U}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-C\-I\-M\-V\-A\-U}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-I\-C\-I\-M\-V\-A\-U}}\label{struct_s_c_b___type_a5eca5a3e5aedd89a9655df8f5798e2b0}
Offset\-: 0x258 ( /\-W) I-\/\-Cache Invalidate by M\-V\-A to Po\-U \hypertarget{struct_s_c_b___type_a0ca18ef984d132c6bf4d9b61cd00f05a}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!I\-C\-S\-R@{I\-C\-S\-R}}
\index{I\-C\-S\-R@{I\-C\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-I\-C\-S\-R}}\label{struct_s_c_b___type_a0ca18ef984d132c6bf4d9b61cd00f05a}
Offset\-: 0x004 (R/\-W) Interrupt Control and State Register \hypertarget{struct_s_c_b___type_a9c9a1d805f8e99b9fd3ab4f455b6333a}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!I\-D\-\_\-\-A\-F\-R@{I\-D\-\_\-\-A\-F\-R}}
\index{I\-D\-\_\-\-A\-F\-R@{I\-D\-\_\-\-A\-F\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-D\-\_\-\-A\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-I\-D\-\_\-\-A\-F\-R}}\label{struct_s_c_b___type_a9c9a1d805f8e99b9fd3ab4f455b6333a}
Offset\-: 0x04\-C (R/ ) Auxiliary Feature Register \hypertarget{struct_s_c_b___type_ada1d3119c020983fdc949c2ccd406caa}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!I\-D\-\_\-\-D\-F\-R@{I\-D\-\_\-\-D\-F\-R}}
\index{I\-D\-\_\-\-D\-F\-R@{I\-D\-\_\-\-D\-F\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-D\-\_\-\-D\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-I\-D\-\_\-\-D\-F\-R}}\label{struct_s_c_b___type_ada1d3119c020983fdc949c2ccd406caa}
Offset\-: 0x048 (R/ ) Debug Feature Register \hypertarget{struct_s_c_b___type_ac729a357cdd968020fdb5c35bdfc4916}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!I\-D\-\_\-\-I\-S\-A\-R@{I\-D\-\_\-\-I\-S\-A\-R}}
\index{I\-D\-\_\-\-I\-S\-A\-R@{I\-D\-\_\-\-I\-S\-A\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-D\-\_\-\-I\-S\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-I\-D\-\_\-\-I\-S\-A\-R\mbox{[}5\-U\mbox{]}}}\label{struct_s_c_b___type_ac729a357cdd968020fdb5c35bdfc4916}
Offset\-: 0x060 (R/ ) Instruction Set Attributes Register \hypertarget{struct_s_c_b___type_a781ef24d88610a432e7d5b179d78de47}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!I\-D\-\_\-\-M\-F\-R@{I\-D\-\_\-\-M\-F\-R}}
\index{I\-D\-\_\-\-M\-F\-R@{I\-D\-\_\-\-M\-F\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-D\-\_\-\-M\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-I\-D\-\_\-\-M\-F\-R\mbox{[}4\-U\mbox{]}}}\label{struct_s_c_b___type_a781ef24d88610a432e7d5b179d78de47}
Offset\-: 0x050 (R/ ) Memory Model Feature Register \hypertarget{struct_s_c_b___type_ab35c6b650d3bb2d11259c0a0285d0d00}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!I\-D\-\_\-\-P\-F\-R@{I\-D\-\_\-\-P\-F\-R}}
\index{I\-D\-\_\-\-P\-F\-R@{I\-D\-\_\-\-P\-F\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-D\-\_\-\-P\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-I\-D\-\_\-\-P\-F\-R\mbox{[}2\-U\mbox{]}}}\label{struct_s_c_b___type_ab35c6b650d3bb2d11259c0a0285d0d00}
Offset\-: 0x040 (R/ ) Processor Feature Register \hypertarget{struct_s_c_b___type_a00e93446b3433a807f1574fa2f1fce54}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!I\-S\-A\-R@{I\-S\-A\-R}}
\index{I\-S\-A\-R@{I\-S\-A\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-S\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-I\-S\-A\-R}}\label{struct_s_c_b___type_a00e93446b3433a807f1574fa2f1fce54}
Offset\-: 0x060 (R/ ) Instruction Set Attributes Register \hypertarget{struct_s_c_b___type_aba8abbd3db06a07b50f56547501983f9}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!I\-T\-C\-M\-C\-R@{I\-T\-C\-M\-C\-R}}
\index{I\-T\-C\-M\-C\-R@{I\-T\-C\-M\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{I\-T\-C\-M\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-I\-T\-C\-M\-C\-R}}\label{struct_s_c_b___type_aba8abbd3db06a07b50f56547501983f9}
Offset\-: 0x290 (R/\-W) Instruction Tightly-\/\-Coupled Memory Control Register \hypertarget{struct_s_c_b___type_a2d03d0b7cec2254f39eb1c46c7445e80}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!M\-M\-F\-A\-R@{M\-M\-F\-A\-R}}
\index{M\-M\-F\-A\-R@{M\-M\-F\-A\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{M\-M\-F\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-M\-M\-F\-A\-R}}\label{struct_s_c_b___type_a2d03d0b7cec2254f39eb1c46c7445e80}
Offset\-: 0x034 (R/\-W) Mem\-Manage Fault Address Register \hypertarget{struct_s_c_b___type_a4f353f207bb27a1cea7861aa9eb00dbb}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!M\-M\-F\-R@{M\-M\-F\-R}}
\index{M\-M\-F\-R@{M\-M\-F\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{M\-M\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-M\-M\-F\-R}}\label{struct_s_c_b___type_a4f353f207bb27a1cea7861aa9eb00dbb}
Offset\-: 0x050 (R/ ) Memory Model Feature Register \hypertarget{struct_s_c_b___type_a7a1ba0f875c0e97c1673882b1106e66b}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!M\-V\-F\-R0@{M\-V\-F\-R0}}
\index{M\-V\-F\-R0@{M\-V\-F\-R0}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{M\-V\-F\-R0}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-M\-V\-F\-R0}}\label{struct_s_c_b___type_a7a1ba0f875c0e97c1673882b1106e66b}
Offset\-: 0x240 (R/ ) Media and V\-F\-P Feature Register 0 \hypertarget{struct_s_c_b___type_a75d6299150fdcbbcb765e22ff27c432e}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!M\-V\-F\-R1@{M\-V\-F\-R1}}
\index{M\-V\-F\-R1@{M\-V\-F\-R1}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{M\-V\-F\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-M\-V\-F\-R1}}\label{struct_s_c_b___type_a75d6299150fdcbbcb765e22ff27c432e}
Offset\-: 0x244 (R/ ) Media and V\-F\-P Feature Register 1 \hypertarget{struct_s_c_b___type_a280ef961518ecee3ed43a86404853c3d}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!M\-V\-F\-R2@{M\-V\-F\-R2}}
\index{M\-V\-F\-R2@{M\-V\-F\-R2}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{M\-V\-F\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-M\-V\-F\-R2}}\label{struct_s_c_b___type_a280ef961518ecee3ed43a86404853c3d}
Offset\-: 0x248 (R/ ) Media and V\-F\-P Feature Register 1 \hypertarget{struct_s_c_b___type_a40745bb0af880c45827a653222d54117}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!P\-F\-R@{P\-F\-R}}
\index{P\-F\-R@{P\-F\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{P\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-P\-F\-R}}\label{struct_s_c_b___type_a40745bb0af880c45827a653222d54117}
Offset\-: 0x040 (R/ ) Processor Feature Register \hypertarget{struct_s_c_b___type_a3a4840c6fa4d1ee75544f4032c88ec34}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!S\-C\-R@{S\-C\-R}}
\index{S\-C\-R@{S\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-S\-C\-R}}\label{struct_s_c_b___type_a3a4840c6fa4d1ee75544f4032c88ec34}
Offset\-: 0x010 (R/\-W) System Control Register \hypertarget{struct_s_c_b___type_a82273352d2e8c7a28a7b7cbdfc3d6a75}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!S\-F\-C\-R@{S\-F\-C\-R}}
\index{S\-F\-C\-R@{S\-F\-C\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{S\-F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-S\-F\-C\-R}}\label{struct_s_c_b___type_a82273352d2e8c7a28a7b7cbdfc3d6a75}
Offset\-: 0x290 (R/\-W) Security Features Control Register \hypertarget{struct_s_c_b___type_a7b5ae9741a99808043394c4743b635c4}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!S\-H\-C\-S\-R@{S\-H\-C\-S\-R}}
\index{S\-H\-C\-S\-R@{S\-H\-C\-S\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{S\-H\-C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-S\-H\-C\-S\-R}}\label{struct_s_c_b___type_a7b5ae9741a99808043394c4743b635c4}
Offset\-: 0x024 (R/\-W) System Handler Control and State Register \hypertarget{struct_s_c_b___type_a5c40d124f95a3f7f431a3d5409d6ad28}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!S\-H\-P@{S\-H\-P}}
\index{S\-H\-P@{S\-H\-P}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{S\-H\-P}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint8\-\_\-t S\-C\-B\-\_\-\-Type\-::\-S\-H\-P}}\label{struct_s_c_b___type_a5c40d124f95a3f7f431a3d5409d6ad28}
Offset\-: 0x01\-C (R/\-W) System Handlers Priority Registers. \mbox{[}0\mbox{]} is R\-E\-S\-E\-R\-V\-E\-D

Offset\-: 0x018 (R/\-W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \hypertarget{struct_s_c_b___type_a9b05f74580fc93daa7fe2f0e1c9c5663}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!S\-H\-P@{S\-H\-P}}
\index{S\-H\-P@{S\-H\-P}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{S\-H\-P}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint8\-\_\-t S\-C\-B\-\_\-\-Type\-::\-S\-H\-P\mbox{[}12\-U\mbox{]}}}\label{struct_s_c_b___type_a9b05f74580fc93daa7fe2f0e1c9c5663}
Offset\-: 0x018 (R/\-W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \hypertarget{struct_s_c_b___type_afdab23abd301033bb318c7b188b377db}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!S\-H\-P\-R@{S\-H\-P\-R}}
\index{S\-H\-P\-R@{S\-H\-P\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{S\-H\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint8\-\_\-t S\-C\-B\-\_\-\-Type\-::\-S\-H\-P\-R\mbox{[}12\-U\mbox{]}}}\label{struct_s_c_b___type_afdab23abd301033bb318c7b188b377db}
Offset\-: 0x018 (R/\-W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \hypertarget{struct_s_c_b___type_ad70825dd0869b7ccd07fb2b8680fcdb6}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!S\-T\-I\-R@{S\-T\-I\-R}}
\index{S\-T\-I\-R@{S\-T\-I\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{S\-T\-I\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-S\-T\-I\-R}}\label{struct_s_c_b___type_ad70825dd0869b7ccd07fb2b8680fcdb6}
Offset\-: 0x200 ( /\-W) Software Triggered Interrupt Register \hypertarget{struct_s_c_b___type_a187a4578e920544ed967f98020fb8170}{\index{S\-C\-B\-\_\-\-Type@{S\-C\-B\-\_\-\-Type}!V\-T\-O\-R@{V\-T\-O\-R}}
\index{V\-T\-O\-R@{V\-T\-O\-R}!SCB_Type@{S\-C\-B\-\_\-\-Type}}
\subsubsection[{V\-T\-O\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t S\-C\-B\-\_\-\-Type\-::\-V\-T\-O\-R}}\label{struct_s_c_b___type_a187a4578e920544ed967f98020fb8170}
Offset\-: 0x008 (R/\-W) Vector Table Offset Register 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm0_8h}{core\-\_\-cm0.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm0plus_8h}{core\-\_\-cm0plus.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm3_8h}{core\-\_\-cm3.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm7_8h}{core\-\_\-cm7.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__sc000_8h}{core\-\_\-sc000.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__sc300_8h}{core\-\_\-sc300.\-h}\end{DoxyCompactItemize}
