#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001c4e213ede0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001c4e21b7e00_0 .net "PC", 31 0, v000001c4e2179450_0;  1 drivers
v000001c4e21b8a80_0 .var "clk", 0 0;
v000001c4e21b7040_0 .net "clkout", 0 0, L_000001c4e21b9780;  1 drivers
v000001c4e21b8620_0 .net "cycles_consumed", 31 0, v000001c4e21b8120_0;  1 drivers
v000001c4e21b7ea0_0 .var "rst", 0 0;
S_000001c4e21530c0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001c4e213ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001c4e2153fe0 .param/l "RType" 0 4 2, C4<000000>;
P_000001c4e2154018 .param/l "add" 0 4 5, C4<100000>;
P_000001c4e2154050 .param/l "addi" 0 4 8, C4<001000>;
P_000001c4e2154088 .param/l "addu" 0 4 5, C4<100001>;
P_000001c4e21540c0 .param/l "and_" 0 4 5, C4<100100>;
P_000001c4e21540f8 .param/l "andi" 0 4 8, C4<001100>;
P_000001c4e2154130 .param/l "beq" 0 4 10, C4<000100>;
P_000001c4e2154168 .param/l "bne" 0 4 10, C4<000101>;
P_000001c4e21541a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c4e21541d8 .param/l "j" 0 4 12, C4<000010>;
P_000001c4e2154210 .param/l "jal" 0 4 12, C4<000011>;
P_000001c4e2154248 .param/l "jr" 0 4 6, C4<001000>;
P_000001c4e2154280 .param/l "lw" 0 4 8, C4<100011>;
P_000001c4e21542b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c4e21542f0 .param/l "or_" 0 4 5, C4<100101>;
P_000001c4e2154328 .param/l "ori" 0 4 8, C4<001101>;
P_000001c4e2154360 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c4e2154398 .param/l "sll" 0 4 6, C4<000000>;
P_000001c4e21543d0 .param/l "slt" 0 4 5, C4<101010>;
P_000001c4e2154408 .param/l "slti" 0 4 8, C4<101010>;
P_000001c4e2154440 .param/l "srl" 0 4 6, C4<000010>;
P_000001c4e2154478 .param/l "sub" 0 4 5, C4<100010>;
P_000001c4e21544b0 .param/l "subu" 0 4 5, C4<100011>;
P_000001c4e21544e8 .param/l "sw" 0 4 8, C4<101011>;
P_000001c4e2154520 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c4e2154558 .param/l "xori" 0 4 8, C4<001110>;
L_000001c4e21b8f30 .functor NOT 1, v000001c4e21b7ea0_0, C4<0>, C4<0>, C4<0>;
L_000001c4e21b94e0 .functor NOT 1, v000001c4e21b7ea0_0, C4<0>, C4<0>, C4<0>;
L_000001c4e21b9400 .functor NOT 1, v000001c4e21b7ea0_0, C4<0>, C4<0>, C4<0>;
L_000001c4e21b90f0 .functor NOT 1, v000001c4e21b7ea0_0, C4<0>, C4<0>, C4<0>;
L_000001c4e21b8de0 .functor NOT 1, v000001c4e21b7ea0_0, C4<0>, C4<0>, C4<0>;
L_000001c4e21b96a0 .functor NOT 1, v000001c4e21b7ea0_0, C4<0>, C4<0>, C4<0>;
L_000001c4e21b9b00 .functor NOT 1, v000001c4e21b7ea0_0, C4<0>, C4<0>, C4<0>;
L_000001c4e21b9550 .functor NOT 1, v000001c4e21b7ea0_0, C4<0>, C4<0>, C4<0>;
L_000001c4e21b9780 .functor OR 1, v000001c4e21b8a80_0, v000001c4e2145f10_0, C4<0>, C4<0>;
L_000001c4e21b9a20 .functor OR 1, L_000001c4e22021b0, L_000001c4e2201fd0, C4<0>, C4<0>;
L_000001c4e21b9010 .functor AND 1, L_000001c4e2203330, L_000001c4e22027f0, C4<1>, C4<1>;
L_000001c4e21b97f0 .functor NOT 1, v000001c4e21b7ea0_0, C4<0>, C4<0>, C4<0>;
L_000001c4e21b8d00 .functor OR 1, L_000001c4e2203510, L_000001c4e2202430, C4<0>, C4<0>;
L_000001c4e21b9470 .functor OR 1, L_000001c4e21b8d00, L_000001c4e2202610, C4<0>, C4<0>;
L_000001c4e21b9390 .functor OR 1, L_000001c4e2202b10, L_000001c4e2214810, C4<0>, C4<0>;
L_000001c4e21b9160 .functor AND 1, L_000001c4e2203830, L_000001c4e21b9390, C4<1>, C4<1>;
L_000001c4e21b92b0 .functor OR 1, L_000001c4e22150d0, L_000001c4e2215030, C4<0>, C4<0>;
L_000001c4e21b9860 .functor AND 1, L_000001c4e2215850, L_000001c4e21b92b0, C4<1>, C4<1>;
L_000001c4e21b9630 .functor NOT 1, L_000001c4e21b9780, C4<0>, C4<0>, C4<0>;
v000001c4e2178910_0 .net "ALUOp", 3 0, v000001c4e2146b90_0;  1 drivers
v000001c4e21794f0_0 .net "ALUResult", 31 0, v000001c4e2178c30_0;  1 drivers
v000001c4e2179770_0 .net "ALUSrc", 0 0, v000001c4e2146870_0;  1 drivers
v000001c4e217d010_0 .net "ALUin2", 31 0, L_000001c4e2214ef0;  1 drivers
v000001c4e217d0b0_0 .net "MemReadEn", 0 0, v000001c4e21478b0_0;  1 drivers
v000001c4e217d830_0 .net "MemWriteEn", 0 0, v000001c4e21479f0_0;  1 drivers
v000001c4e217e0f0_0 .net "MemtoReg", 0 0, v000001c4e21471d0_0;  1 drivers
v000001c4e217c6b0_0 .net "PC", 31 0, v000001c4e2179450_0;  alias, 1 drivers
v000001c4e217d970_0 .net "PCPlus1", 31 0, L_000001c4e22030b0;  1 drivers
v000001c4e217ddd0_0 .net "PCsrc", 0 0, v000001c4e2179e50_0;  1 drivers
v000001c4e217c890_0 .net "RegDst", 0 0, v000001c4e2147d10_0;  1 drivers
v000001c4e217dab0_0 .net "RegWriteEn", 0 0, v000001c4e21460f0_0;  1 drivers
v000001c4e217dd30_0 .net "WriteRegister", 4 0, L_000001c4e22036f0;  1 drivers
v000001c4e217cbb0_0 .net *"_ivl_0", 0 0, L_000001c4e21b8f30;  1 drivers
L_000001c4e21b9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c4e217ced0_0 .net/2u *"_ivl_10", 4 0, L_000001c4e21b9ca0;  1 drivers
L_000001c4e21ba090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e217de70_0 .net *"_ivl_101", 15 0, L_000001c4e21ba090;  1 drivers
v000001c4e217cc50_0 .net *"_ivl_102", 31 0, L_000001c4e2202070;  1 drivers
L_000001c4e21ba0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e217d290_0 .net *"_ivl_105", 25 0, L_000001c4e21ba0d8;  1 drivers
L_000001c4e21ba120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e217e190_0 .net/2u *"_ivl_106", 31 0, L_000001c4e21ba120;  1 drivers
v000001c4e217cb10_0 .net *"_ivl_108", 0 0, L_000001c4e2203330;  1 drivers
L_000001c4e21ba168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c4e217d6f0_0 .net/2u *"_ivl_110", 5 0, L_000001c4e21ba168;  1 drivers
v000001c4e217dfb0_0 .net *"_ivl_112", 0 0, L_000001c4e22027f0;  1 drivers
v000001c4e217dc90_0 .net *"_ivl_115", 0 0, L_000001c4e21b9010;  1 drivers
v000001c4e217d150_0 .net *"_ivl_116", 47 0, L_000001c4e22026b0;  1 drivers
L_000001c4e21ba1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e217cd90_0 .net *"_ivl_119", 15 0, L_000001c4e21ba1b0;  1 drivers
L_000001c4e21b9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c4e217df10_0 .net/2u *"_ivl_12", 5 0, L_000001c4e21b9ce8;  1 drivers
v000001c4e217e050_0 .net *"_ivl_120", 47 0, L_000001c4e22022f0;  1 drivers
L_000001c4e21ba1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e217d5b0_0 .net *"_ivl_123", 15 0, L_000001c4e21ba1f8;  1 drivers
v000001c4e217ca70_0 .net *"_ivl_125", 0 0, L_000001c4e2202bb0;  1 drivers
v000001c4e217e230_0 .net *"_ivl_126", 31 0, L_000001c4e2201cb0;  1 drivers
v000001c4e217da10_0 .net *"_ivl_128", 47 0, L_000001c4e2201df0;  1 drivers
v000001c4e217ccf0_0 .net *"_ivl_130", 47 0, L_000001c4e2203470;  1 drivers
v000001c4e217d510_0 .net *"_ivl_132", 47 0, L_000001c4e22038d0;  1 drivers
v000001c4e217d650_0 .net *"_ivl_134", 47 0, L_000001c4e2202930;  1 drivers
v000001c4e217c750_0 .net *"_ivl_14", 0 0, L_000001c4e21b86c0;  1 drivers
v000001c4e217ce30_0 .net *"_ivl_140", 0 0, L_000001c4e21b97f0;  1 drivers
L_000001c4e21ba288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e217d8d0_0 .net/2u *"_ivl_142", 31 0, L_000001c4e21ba288;  1 drivers
L_000001c4e21ba360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001c4e217dbf0_0 .net/2u *"_ivl_146", 5 0, L_000001c4e21ba360;  1 drivers
v000001c4e217e2d0_0 .net *"_ivl_148", 0 0, L_000001c4e2203510;  1 drivers
L_000001c4e21ba3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001c4e217e370_0 .net/2u *"_ivl_150", 5 0, L_000001c4e21ba3a8;  1 drivers
v000001c4e217e410_0 .net *"_ivl_152", 0 0, L_000001c4e2202430;  1 drivers
v000001c4e217d790_0 .net *"_ivl_155", 0 0, L_000001c4e21b8d00;  1 drivers
L_000001c4e21ba3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001c4e217cf70_0 .net/2u *"_ivl_156", 5 0, L_000001c4e21ba3f0;  1 drivers
v000001c4e217e4b0_0 .net *"_ivl_158", 0 0, L_000001c4e2202610;  1 drivers
L_000001c4e21b9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001c4e217d1f0_0 .net/2u *"_ivl_16", 4 0, L_000001c4e21b9d30;  1 drivers
v000001c4e217c7f0_0 .net *"_ivl_161", 0 0, L_000001c4e21b9470;  1 drivers
L_000001c4e21ba438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e217d470_0 .net/2u *"_ivl_162", 15 0, L_000001c4e21ba438;  1 drivers
v000001c4e217e550_0 .net *"_ivl_164", 31 0, L_000001c4e22029d0;  1 drivers
v000001c4e217c930_0 .net *"_ivl_167", 0 0, L_000001c4e2202a70;  1 drivers
v000001c4e217db50_0 .net *"_ivl_168", 15 0, L_000001c4e22024d0;  1 drivers
v000001c4e217d330_0 .net *"_ivl_170", 31 0, L_000001c4e2202570;  1 drivers
v000001c4e217c9d0_0 .net *"_ivl_174", 31 0, L_000001c4e2203650;  1 drivers
L_000001c4e21ba480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e217d3d0_0 .net *"_ivl_177", 25 0, L_000001c4e21ba480;  1 drivers
L_000001c4e21ba4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e21b5210_0 .net/2u *"_ivl_178", 31 0, L_000001c4e21ba4c8;  1 drivers
v000001c4e21b6750_0 .net *"_ivl_180", 0 0, L_000001c4e2203830;  1 drivers
L_000001c4e21ba510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c4e21b6070_0 .net/2u *"_ivl_182", 5 0, L_000001c4e21ba510;  1 drivers
v000001c4e21b4db0_0 .net *"_ivl_184", 0 0, L_000001c4e2202b10;  1 drivers
L_000001c4e21ba558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c4e21b6a70_0 .net/2u *"_ivl_186", 5 0, L_000001c4e21ba558;  1 drivers
v000001c4e21b69d0_0 .net *"_ivl_188", 0 0, L_000001c4e2214810;  1 drivers
v000001c4e21b6b10_0 .net *"_ivl_19", 4 0, L_000001c4e21b8260;  1 drivers
v000001c4e21b6570_0 .net *"_ivl_191", 0 0, L_000001c4e21b9390;  1 drivers
v000001c4e21b5490_0 .net *"_ivl_193", 0 0, L_000001c4e21b9160;  1 drivers
L_000001c4e21ba5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c4e21b5cb0_0 .net/2u *"_ivl_194", 5 0, L_000001c4e21ba5a0;  1 drivers
v000001c4e21b6390_0 .net *"_ivl_196", 0 0, L_000001c4e2215490;  1 drivers
L_000001c4e21ba5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c4e21b5e90_0 .net/2u *"_ivl_198", 31 0, L_000001c4e21ba5e8;  1 drivers
L_000001c4e21b9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c4e21b6610_0 .net/2u *"_ivl_2", 5 0, L_000001c4e21b9c58;  1 drivers
v000001c4e21b6930_0 .net *"_ivl_20", 4 0, L_000001c4e21b88a0;  1 drivers
v000001c4e21b5530_0 .net *"_ivl_200", 31 0, L_000001c4e2214090;  1 drivers
v000001c4e21b66b0_0 .net *"_ivl_204", 31 0, L_000001c4e2214630;  1 drivers
L_000001c4e21ba630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e21b4c70_0 .net *"_ivl_207", 25 0, L_000001c4e21ba630;  1 drivers
L_000001c4e21ba678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e21b5d50_0 .net/2u *"_ivl_208", 31 0, L_000001c4e21ba678;  1 drivers
v000001c4e21b52b0_0 .net *"_ivl_210", 0 0, L_000001c4e2215850;  1 drivers
L_000001c4e21ba6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c4e21b67f0_0 .net/2u *"_ivl_212", 5 0, L_000001c4e21ba6c0;  1 drivers
v000001c4e21b6890_0 .net *"_ivl_214", 0 0, L_000001c4e22150d0;  1 drivers
L_000001c4e21ba708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c4e21b4d10_0 .net/2u *"_ivl_216", 5 0, L_000001c4e21ba708;  1 drivers
v000001c4e21b6110_0 .net *"_ivl_218", 0 0, L_000001c4e2215030;  1 drivers
v000001c4e21b5850_0 .net *"_ivl_221", 0 0, L_000001c4e21b92b0;  1 drivers
v000001c4e21b4e50_0 .net *"_ivl_223", 0 0, L_000001c4e21b9860;  1 drivers
L_000001c4e21ba750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c4e21b5ad0_0 .net/2u *"_ivl_224", 5 0, L_000001c4e21ba750;  1 drivers
v000001c4e21b4ef0_0 .net *"_ivl_226", 0 0, L_000001c4e2213eb0;  1 drivers
v000001c4e21b5170_0 .net *"_ivl_228", 31 0, L_000001c4e2214d10;  1 drivers
v000001c4e21b61b0_0 .net *"_ivl_24", 0 0, L_000001c4e21b9400;  1 drivers
L_000001c4e21b9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c4e21b55d0_0 .net/2u *"_ivl_26", 4 0, L_000001c4e21b9d78;  1 drivers
v000001c4e21b4f90_0 .net *"_ivl_29", 4 0, L_000001c4e21b6dc0;  1 drivers
v000001c4e21b5df0_0 .net *"_ivl_32", 0 0, L_000001c4e21b90f0;  1 drivers
L_000001c4e21b9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c4e21b6250_0 .net/2u *"_ivl_34", 4 0, L_000001c4e21b9dc0;  1 drivers
v000001c4e21b62f0_0 .net *"_ivl_37", 4 0, L_000001c4e21b6f00;  1 drivers
v000001c4e21b6430_0 .net *"_ivl_40", 0 0, L_000001c4e21b8de0;  1 drivers
L_000001c4e21b9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e21b64d0_0 .net/2u *"_ivl_42", 15 0, L_000001c4e21b9e08;  1 drivers
v000001c4e21b5b70_0 .net *"_ivl_45", 15 0, L_000001c4e22031f0;  1 drivers
v000001c4e21b5f30_0 .net *"_ivl_48", 0 0, L_000001c4e21b96a0;  1 drivers
v000001c4e21b5670_0 .net *"_ivl_5", 5 0, L_000001c4e21b8080;  1 drivers
L_000001c4e21b9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e21b5030_0 .net/2u *"_ivl_50", 36 0, L_000001c4e21b9e50;  1 drivers
L_000001c4e21b9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e21b5710_0 .net/2u *"_ivl_52", 31 0, L_000001c4e21b9e98;  1 drivers
v000001c4e21b58f0_0 .net *"_ivl_55", 4 0, L_000001c4e2203a10;  1 drivers
v000001c4e21b50d0_0 .net *"_ivl_56", 36 0, L_000001c4e2202cf0;  1 drivers
v000001c4e21b5350_0 .net *"_ivl_58", 36 0, L_000001c4e2202e30;  1 drivers
v000001c4e21b57b0_0 .net *"_ivl_62", 0 0, L_000001c4e21b9b00;  1 drivers
L_000001c4e21b9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c4e21b5990_0 .net/2u *"_ivl_64", 5 0, L_000001c4e21b9ee0;  1 drivers
v000001c4e21b5c10_0 .net *"_ivl_67", 5 0, L_000001c4e2203ab0;  1 drivers
v000001c4e21b53f0_0 .net *"_ivl_70", 0 0, L_000001c4e21b9550;  1 drivers
L_000001c4e21b9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e21b5a30_0 .net/2u *"_ivl_72", 57 0, L_000001c4e21b9f28;  1 drivers
L_000001c4e21b9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e21b5fd0_0 .net/2u *"_ivl_74", 31 0, L_000001c4e21b9f70;  1 drivers
v000001c4e21b75e0_0 .net *"_ivl_77", 25 0, L_000001c4e2203010;  1 drivers
v000001c4e21b7860_0 .net *"_ivl_78", 57 0, L_000001c4e2203b50;  1 drivers
v000001c4e21b8940_0 .net *"_ivl_8", 0 0, L_000001c4e21b94e0;  1 drivers
v000001c4e21b7400_0 .net *"_ivl_80", 57 0, L_000001c4e2202c50;  1 drivers
L_000001c4e21b9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c4e21b7680_0 .net/2u *"_ivl_84", 31 0, L_000001c4e21b9fb8;  1 drivers
L_000001c4e21ba000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c4e21b81c0_0 .net/2u *"_ivl_88", 5 0, L_000001c4e21ba000;  1 drivers
v000001c4e21b7720_0 .net *"_ivl_90", 0 0, L_000001c4e22021b0;  1 drivers
L_000001c4e21ba048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c4e21b70e0_0 .net/2u *"_ivl_92", 5 0, L_000001c4e21ba048;  1 drivers
v000001c4e21b7c20_0 .net *"_ivl_94", 0 0, L_000001c4e2201fd0;  1 drivers
v000001c4e21b79a0_0 .net *"_ivl_97", 0 0, L_000001c4e21b9a20;  1 drivers
v000001c4e21b6d20_0 .net *"_ivl_98", 47 0, L_000001c4e2202250;  1 drivers
v000001c4e21b7180_0 .net "adderResult", 31 0, L_000001c4e2202110;  1 drivers
v000001c4e21b7fe0_0 .net "address", 31 0, L_000001c4e2201d50;  1 drivers
v000001c4e21b6fa0_0 .net "clk", 0 0, L_000001c4e21b9780;  alias, 1 drivers
v000001c4e21b8120_0 .var "cycles_consumed", 31 0;
v000001c4e21b8b20_0 .net "extImm", 31 0, L_000001c4e2203790;  1 drivers
v000001c4e21b7220_0 .net "funct", 5 0, L_000001c4e2202d90;  1 drivers
v000001c4e21b8580_0 .net "hlt", 0 0, v000001c4e2145f10_0;  1 drivers
v000001c4e21b72c0_0 .net "imm", 15 0, L_000001c4e2202ed0;  1 drivers
v000001c4e21b74a0_0 .net "immediate", 31 0, L_000001c4e22148b0;  1 drivers
v000001c4e21b6c80_0 .net "input_clk", 0 0, v000001c4e21b8a80_0;  1 drivers
v000001c4e21b8760_0 .net "instruction", 31 0, L_000001c4e2201f30;  1 drivers
v000001c4e21b8440_0 .net "memoryReadData", 31 0, v000001c4e2179310_0;  1 drivers
v000001c4e21b7540_0 .net "nextPC", 31 0, L_000001c4e2202750;  1 drivers
v000001c4e21b83a0_0 .net "opcode", 5 0, L_000001c4e21b7f40;  1 drivers
v000001c4e21b7360_0 .net "rd", 4 0, L_000001c4e21b8300;  1 drivers
v000001c4e21b77c0_0 .net "readData1", 31 0, L_000001c4e21b9a90;  1 drivers
v000001c4e21b84e0_0 .net "readData1_w", 31 0, L_000001c4e2215670;  1 drivers
v000001c4e21b7900_0 .net "readData2", 31 0, L_000001c4e21b9240;  1 drivers
v000001c4e21b7a40_0 .net "rs", 4 0, L_000001c4e21b6e60;  1 drivers
v000001c4e21b7ae0_0 .net "rst", 0 0, v000001c4e21b7ea0_0;  1 drivers
v000001c4e21b8800_0 .net "rt", 4 0, L_000001c4e2203150;  1 drivers
v000001c4e21b7b80_0 .net "shamt", 31 0, L_000001c4e2202f70;  1 drivers
v000001c4e21b89e0_0 .net "wire_instruction", 31 0, L_000001c4e21b91d0;  1 drivers
v000001c4e21b7d60_0 .net "writeData", 31 0, L_000001c4e2215710;  1 drivers
v000001c4e21b7cc0_0 .net "zero", 0 0, L_000001c4e2214310;  1 drivers
L_000001c4e21b8080 .part L_000001c4e2201f30, 26, 6;
L_000001c4e21b7f40 .functor MUXZ 6, L_000001c4e21b8080, L_000001c4e21b9c58, L_000001c4e21b8f30, C4<>;
L_000001c4e21b86c0 .cmp/eq 6, L_000001c4e21b7f40, L_000001c4e21b9ce8;
L_000001c4e21b8260 .part L_000001c4e2201f30, 11, 5;
L_000001c4e21b88a0 .functor MUXZ 5, L_000001c4e21b8260, L_000001c4e21b9d30, L_000001c4e21b86c0, C4<>;
L_000001c4e21b8300 .functor MUXZ 5, L_000001c4e21b88a0, L_000001c4e21b9ca0, L_000001c4e21b94e0, C4<>;
L_000001c4e21b6dc0 .part L_000001c4e2201f30, 21, 5;
L_000001c4e21b6e60 .functor MUXZ 5, L_000001c4e21b6dc0, L_000001c4e21b9d78, L_000001c4e21b9400, C4<>;
L_000001c4e21b6f00 .part L_000001c4e2201f30, 16, 5;
L_000001c4e2203150 .functor MUXZ 5, L_000001c4e21b6f00, L_000001c4e21b9dc0, L_000001c4e21b90f0, C4<>;
L_000001c4e22031f0 .part L_000001c4e2201f30, 0, 16;
L_000001c4e2202ed0 .functor MUXZ 16, L_000001c4e22031f0, L_000001c4e21b9e08, L_000001c4e21b8de0, C4<>;
L_000001c4e2203a10 .part L_000001c4e2201f30, 6, 5;
L_000001c4e2202cf0 .concat [ 5 32 0 0], L_000001c4e2203a10, L_000001c4e21b9e98;
L_000001c4e2202e30 .functor MUXZ 37, L_000001c4e2202cf0, L_000001c4e21b9e50, L_000001c4e21b96a0, C4<>;
L_000001c4e2202f70 .part L_000001c4e2202e30, 0, 32;
L_000001c4e2203ab0 .part L_000001c4e2201f30, 0, 6;
L_000001c4e2202d90 .functor MUXZ 6, L_000001c4e2203ab0, L_000001c4e21b9ee0, L_000001c4e21b9b00, C4<>;
L_000001c4e2203010 .part L_000001c4e2201f30, 0, 26;
L_000001c4e2203b50 .concat [ 26 32 0 0], L_000001c4e2203010, L_000001c4e21b9f70;
L_000001c4e2202c50 .functor MUXZ 58, L_000001c4e2203b50, L_000001c4e21b9f28, L_000001c4e21b9550, C4<>;
L_000001c4e2201d50 .part L_000001c4e2202c50, 0, 32;
L_000001c4e22030b0 .arith/sum 32, v000001c4e2179450_0, L_000001c4e21b9fb8;
L_000001c4e22021b0 .cmp/eq 6, L_000001c4e21b7f40, L_000001c4e21ba000;
L_000001c4e2201fd0 .cmp/eq 6, L_000001c4e21b7f40, L_000001c4e21ba048;
L_000001c4e2202250 .concat [ 32 16 0 0], L_000001c4e2201d50, L_000001c4e21ba090;
L_000001c4e2202070 .concat [ 6 26 0 0], L_000001c4e21b7f40, L_000001c4e21ba0d8;
L_000001c4e2203330 .cmp/eq 32, L_000001c4e2202070, L_000001c4e21ba120;
L_000001c4e22027f0 .cmp/eq 6, L_000001c4e2202d90, L_000001c4e21ba168;
L_000001c4e22026b0 .concat [ 32 16 0 0], L_000001c4e21b9a90, L_000001c4e21ba1b0;
L_000001c4e22022f0 .concat [ 32 16 0 0], v000001c4e2179450_0, L_000001c4e21ba1f8;
L_000001c4e2202bb0 .part L_000001c4e2202ed0, 15, 1;
LS_000001c4e2201cb0_0_0 .concat [ 1 1 1 1], L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0;
LS_000001c4e2201cb0_0_4 .concat [ 1 1 1 1], L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0;
LS_000001c4e2201cb0_0_8 .concat [ 1 1 1 1], L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0;
LS_000001c4e2201cb0_0_12 .concat [ 1 1 1 1], L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0;
LS_000001c4e2201cb0_0_16 .concat [ 1 1 1 1], L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0;
LS_000001c4e2201cb0_0_20 .concat [ 1 1 1 1], L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0;
LS_000001c4e2201cb0_0_24 .concat [ 1 1 1 1], L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0;
LS_000001c4e2201cb0_0_28 .concat [ 1 1 1 1], L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0, L_000001c4e2202bb0;
LS_000001c4e2201cb0_1_0 .concat [ 4 4 4 4], LS_000001c4e2201cb0_0_0, LS_000001c4e2201cb0_0_4, LS_000001c4e2201cb0_0_8, LS_000001c4e2201cb0_0_12;
LS_000001c4e2201cb0_1_4 .concat [ 4 4 4 4], LS_000001c4e2201cb0_0_16, LS_000001c4e2201cb0_0_20, LS_000001c4e2201cb0_0_24, LS_000001c4e2201cb0_0_28;
L_000001c4e2201cb0 .concat [ 16 16 0 0], LS_000001c4e2201cb0_1_0, LS_000001c4e2201cb0_1_4;
L_000001c4e2201df0 .concat [ 16 32 0 0], L_000001c4e2202ed0, L_000001c4e2201cb0;
L_000001c4e2203470 .arith/sum 48, L_000001c4e22022f0, L_000001c4e2201df0;
L_000001c4e22038d0 .functor MUXZ 48, L_000001c4e2203470, L_000001c4e22026b0, L_000001c4e21b9010, C4<>;
L_000001c4e2202930 .functor MUXZ 48, L_000001c4e22038d0, L_000001c4e2202250, L_000001c4e21b9a20, C4<>;
L_000001c4e2202110 .part L_000001c4e2202930, 0, 32;
L_000001c4e2202750 .functor MUXZ 32, L_000001c4e22030b0, L_000001c4e2202110, v000001c4e2179e50_0, C4<>;
L_000001c4e2201f30 .functor MUXZ 32, L_000001c4e21b91d0, L_000001c4e21ba288, L_000001c4e21b97f0, C4<>;
L_000001c4e2203510 .cmp/eq 6, L_000001c4e21b7f40, L_000001c4e21ba360;
L_000001c4e2202430 .cmp/eq 6, L_000001c4e21b7f40, L_000001c4e21ba3a8;
L_000001c4e2202610 .cmp/eq 6, L_000001c4e21b7f40, L_000001c4e21ba3f0;
L_000001c4e22029d0 .concat [ 16 16 0 0], L_000001c4e2202ed0, L_000001c4e21ba438;
L_000001c4e2202a70 .part L_000001c4e2202ed0, 15, 1;
LS_000001c4e22024d0_0_0 .concat [ 1 1 1 1], L_000001c4e2202a70, L_000001c4e2202a70, L_000001c4e2202a70, L_000001c4e2202a70;
LS_000001c4e22024d0_0_4 .concat [ 1 1 1 1], L_000001c4e2202a70, L_000001c4e2202a70, L_000001c4e2202a70, L_000001c4e2202a70;
LS_000001c4e22024d0_0_8 .concat [ 1 1 1 1], L_000001c4e2202a70, L_000001c4e2202a70, L_000001c4e2202a70, L_000001c4e2202a70;
LS_000001c4e22024d0_0_12 .concat [ 1 1 1 1], L_000001c4e2202a70, L_000001c4e2202a70, L_000001c4e2202a70, L_000001c4e2202a70;
L_000001c4e22024d0 .concat [ 4 4 4 4], LS_000001c4e22024d0_0_0, LS_000001c4e22024d0_0_4, LS_000001c4e22024d0_0_8, LS_000001c4e22024d0_0_12;
L_000001c4e2202570 .concat [ 16 16 0 0], L_000001c4e2202ed0, L_000001c4e22024d0;
L_000001c4e2203790 .functor MUXZ 32, L_000001c4e2202570, L_000001c4e22029d0, L_000001c4e21b9470, C4<>;
L_000001c4e2203650 .concat [ 6 26 0 0], L_000001c4e21b7f40, L_000001c4e21ba480;
L_000001c4e2203830 .cmp/eq 32, L_000001c4e2203650, L_000001c4e21ba4c8;
L_000001c4e2202b10 .cmp/eq 6, L_000001c4e2202d90, L_000001c4e21ba510;
L_000001c4e2214810 .cmp/eq 6, L_000001c4e2202d90, L_000001c4e21ba558;
L_000001c4e2215490 .cmp/eq 6, L_000001c4e21b7f40, L_000001c4e21ba5a0;
L_000001c4e2214090 .functor MUXZ 32, L_000001c4e2203790, L_000001c4e21ba5e8, L_000001c4e2215490, C4<>;
L_000001c4e22148b0 .functor MUXZ 32, L_000001c4e2214090, L_000001c4e2202f70, L_000001c4e21b9160, C4<>;
L_000001c4e2214630 .concat [ 6 26 0 0], L_000001c4e21b7f40, L_000001c4e21ba630;
L_000001c4e2215850 .cmp/eq 32, L_000001c4e2214630, L_000001c4e21ba678;
L_000001c4e22150d0 .cmp/eq 6, L_000001c4e2202d90, L_000001c4e21ba6c0;
L_000001c4e2215030 .cmp/eq 6, L_000001c4e2202d90, L_000001c4e21ba708;
L_000001c4e2213eb0 .cmp/eq 6, L_000001c4e21b7f40, L_000001c4e21ba750;
L_000001c4e2214d10 .functor MUXZ 32, L_000001c4e21b9a90, v000001c4e2179450_0, L_000001c4e2213eb0, C4<>;
L_000001c4e2215670 .functor MUXZ 32, L_000001c4e2214d10, L_000001c4e21b9240, L_000001c4e21b9860, C4<>;
S_000001c4e2153250 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001c4e21530c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c4e2137ad0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c4e21b9080 .functor NOT 1, v000001c4e2146870_0, C4<0>, C4<0>, C4<0>;
v000001c4e2147810_0 .net *"_ivl_0", 0 0, L_000001c4e21b9080;  1 drivers
v000001c4e21474f0_0 .net "in1", 31 0, L_000001c4e21b9240;  alias, 1 drivers
v000001c4e2147310_0 .net "in2", 31 0, L_000001c4e22148b0;  alias, 1 drivers
v000001c4e21473b0_0 .net "out", 31 0, L_000001c4e2214ef0;  alias, 1 drivers
v000001c4e2146c30_0 .net "s", 0 0, v000001c4e2146870_0;  alias, 1 drivers
L_000001c4e2214ef0 .functor MUXZ 32, L_000001c4e22148b0, L_000001c4e21b9240, L_000001c4e21b9080, C4<>;
S_000001c4e20e3ce0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001c4e21530c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001c4e21b0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001c4e21b00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001c4e21b0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001c4e21b0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001c4e21b0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001c4e21b01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001c4e21b01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c4e21b0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001c4e21b0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c4e21b0288 .param/l "j" 0 4 12, C4<000010>;
P_000001c4e21b02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001c4e21b02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001c4e21b0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001c4e21b0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c4e21b03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001c4e21b03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001c4e21b0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c4e21b0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001c4e21b0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001c4e21b04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001c4e21b04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001c4e21b0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001c4e21b0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001c4e21b0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001c4e21b05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c4e21b0608 .param/l "xori" 0 4 8, C4<001110>;
v000001c4e2146b90_0 .var "ALUOp", 3 0;
v000001c4e2146870_0 .var "ALUSrc", 0 0;
v000001c4e21478b0_0 .var "MemReadEn", 0 0;
v000001c4e21479f0_0 .var "MemWriteEn", 0 0;
v000001c4e21471d0_0 .var "MemtoReg", 0 0;
v000001c4e2147d10_0 .var "RegDst", 0 0;
v000001c4e21460f0_0 .var "RegWriteEn", 0 0;
v000001c4e2147a90_0 .net "funct", 5 0, L_000001c4e2202d90;  alias, 1 drivers
v000001c4e2145f10_0 .var "hlt", 0 0;
v000001c4e21467d0_0 .net "opcode", 5 0, L_000001c4e21b7f40;  alias, 1 drivers
v000001c4e2146370_0 .net "rst", 0 0, v000001c4e21b7ea0_0;  alias, 1 drivers
E_000001c4e2137d10 .event anyedge, v000001c4e2146370_0, v000001c4e21467d0_0, v000001c4e2147a90_0;
S_000001c4e20e3e70 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001c4e21530c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001c4e2137e90 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001c4e21b91d0 .functor BUFZ 32, L_000001c4e2203290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c4e21464b0_0 .net "Data_Out", 31 0, L_000001c4e21b91d0;  alias, 1 drivers
v000001c4e2146910 .array "InstMem", 0 1023, 31 0;
v000001c4e2146cd0_0 .net *"_ivl_0", 31 0, L_000001c4e2203290;  1 drivers
v000001c4e2146f50_0 .net *"_ivl_3", 9 0, L_000001c4e2202390;  1 drivers
v000001c4e2146ff0_0 .net *"_ivl_4", 11 0, L_000001c4e2202890;  1 drivers
L_000001c4e21ba240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c4e21465f0_0 .net *"_ivl_7", 1 0, L_000001c4e21ba240;  1 drivers
v000001c4e2147c70_0 .net "addr", 31 0, v000001c4e2179450_0;  alias, 1 drivers
v000001c4e2146230_0 .var/i "i", 31 0;
L_000001c4e2203290 .array/port v000001c4e2146910, L_000001c4e2202890;
L_000001c4e2202390 .part v000001c4e2179450_0, 0, 10;
L_000001c4e2202890 .concat [ 10 2 0 0], L_000001c4e2202390, L_000001c4e21ba240;
S_000001c4e20769c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001c4e21530c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001c4e21b9a90 .functor BUFZ 32, L_000001c4e22035b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c4e21b9240 .functor BUFZ 32, L_000001c4e2201e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c4e2146050_0 .net *"_ivl_0", 31 0, L_000001c4e22035b0;  1 drivers
v000001c4e21462d0_0 .net *"_ivl_10", 6 0, L_000001c4e2203970;  1 drivers
L_000001c4e21ba318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c4e2125870_0 .net *"_ivl_13", 1 0, L_000001c4e21ba318;  1 drivers
v000001c4e2125910_0 .net *"_ivl_2", 6 0, L_000001c4e22033d0;  1 drivers
L_000001c4e21ba2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c4e2179a90_0 .net *"_ivl_5", 1 0, L_000001c4e21ba2d0;  1 drivers
v000001c4e21799f0_0 .net *"_ivl_8", 31 0, L_000001c4e2201e90;  1 drivers
v000001c4e21789b0_0 .net "clk", 0 0, L_000001c4e21b9780;  alias, 1 drivers
v000001c4e2179b30_0 .var/i "i", 31 0;
v000001c4e217a530_0 .net "readData1", 31 0, L_000001c4e21b9a90;  alias, 1 drivers
v000001c4e2178e10_0 .net "readData2", 31 0, L_000001c4e21b9240;  alias, 1 drivers
v000001c4e21791d0_0 .net "readRegister1", 4 0, L_000001c4e21b6e60;  alias, 1 drivers
v000001c4e217a350_0 .net "readRegister2", 4 0, L_000001c4e2203150;  alias, 1 drivers
v000001c4e2179d10 .array "registers", 31 0, 31 0;
v000001c4e2179590_0 .net "rst", 0 0, v000001c4e21b7ea0_0;  alias, 1 drivers
v000001c4e2179090_0 .net "we", 0 0, v000001c4e21460f0_0;  alias, 1 drivers
v000001c4e2179db0_0 .net "writeData", 31 0, L_000001c4e2215710;  alias, 1 drivers
v000001c4e2178cd0_0 .net "writeRegister", 4 0, L_000001c4e22036f0;  alias, 1 drivers
E_000001c4e2137d50/0 .event negedge, v000001c4e2146370_0;
E_000001c4e2137d50/1 .event posedge, v000001c4e21789b0_0;
E_000001c4e2137d50 .event/or E_000001c4e2137d50/0, E_000001c4e2137d50/1;
L_000001c4e22035b0 .array/port v000001c4e2179d10, L_000001c4e22033d0;
L_000001c4e22033d0 .concat [ 5 2 0 0], L_000001c4e21b6e60, L_000001c4e21ba2d0;
L_000001c4e2201e90 .array/port v000001c4e2179d10, L_000001c4e2203970;
L_000001c4e2203970 .concat [ 5 2 0 0], L_000001c4e2203150, L_000001c4e21ba318;
S_000001c4e2076b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001c4e20769c0;
 .timescale 0 0;
v000001c4e2145fb0_0 .var/i "i", 31 0;
S_000001c4e20e2390 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001c4e21530c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001c4e2138010 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001c4e21b95c0 .functor NOT 1, v000001c4e2147d10_0, C4<0>, C4<0>, C4<0>;
v000001c4e217a030_0 .net *"_ivl_0", 0 0, L_000001c4e21b95c0;  1 drivers
v000001c4e2178eb0_0 .net "in1", 4 0, L_000001c4e2203150;  alias, 1 drivers
v000001c4e2179ef0_0 .net "in2", 4 0, L_000001c4e21b8300;  alias, 1 drivers
v000001c4e2178f50_0 .net "out", 4 0, L_000001c4e22036f0;  alias, 1 drivers
v000001c4e2178d70_0 .net "s", 0 0, v000001c4e2147d10_0;  alias, 1 drivers
L_000001c4e22036f0 .functor MUXZ 5, L_000001c4e21b8300, L_000001c4e2203150, L_000001c4e21b95c0, C4<>;
S_000001c4e20e2520 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001c4e21530c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c4e2137910 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c4e21b9320 .functor NOT 1, v000001c4e21471d0_0, C4<0>, C4<0>, C4<0>;
v000001c4e2179f90_0 .net *"_ivl_0", 0 0, L_000001c4e21b9320;  1 drivers
v000001c4e2179bd0_0 .net "in1", 31 0, v000001c4e2178c30_0;  alias, 1 drivers
v000001c4e2178a50_0 .net "in2", 31 0, v000001c4e2179310_0;  alias, 1 drivers
v000001c4e2179630_0 .net "out", 31 0, L_000001c4e2215710;  alias, 1 drivers
v000001c4e2178690_0 .net "s", 0 0, v000001c4e21471d0_0;  alias, 1 drivers
L_000001c4e2215710 .functor MUXZ 32, v000001c4e2179310_0, v000001c4e2178c30_0, L_000001c4e21b9320, C4<>;
S_000001c4e20cd520 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001c4e21530c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001c4e20cd6b0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001c4e20cd6e8 .param/l "AND" 0 9 12, C4<0010>;
P_000001c4e20cd720 .param/l "NOR" 0 9 12, C4<0101>;
P_000001c4e20cd758 .param/l "OR" 0 9 12, C4<0011>;
P_000001c4e20cd790 .param/l "SGT" 0 9 12, C4<0111>;
P_000001c4e20cd7c8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001c4e20cd800 .param/l "SLT" 0 9 12, C4<0110>;
P_000001c4e20cd838 .param/l "SRL" 0 9 12, C4<1001>;
P_000001c4e20cd870 .param/l "SUB" 0 9 12, C4<0001>;
P_000001c4e20cd8a8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001c4e20cd8e0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001c4e20cd918 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001c4e21ba798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4e2179c70_0 .net/2u *"_ivl_0", 31 0, L_000001c4e21ba798;  1 drivers
v000001c4e21798b0_0 .net "opSel", 3 0, v000001c4e2146b90_0;  alias, 1 drivers
v000001c4e21796d0_0 .net "operand1", 31 0, L_000001c4e2215670;  alias, 1 drivers
v000001c4e21787d0_0 .net "operand2", 31 0, L_000001c4e2214ef0;  alias, 1 drivers
v000001c4e2178c30_0 .var "result", 31 0;
v000001c4e2178af0_0 .net "zero", 0 0, L_000001c4e2214310;  alias, 1 drivers
E_000001c4e2137950 .event anyedge, v000001c4e2146b90_0, v000001c4e21796d0_0, v000001c4e21473b0_0;
L_000001c4e2214310 .cmp/eq 32, v000001c4e2178c30_0, L_000001c4e21ba798;
S_000001c4e21151f0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001c4e21530c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001c4e21b0650 .param/l "RType" 0 4 2, C4<000000>;
P_000001c4e21b0688 .param/l "add" 0 4 5, C4<100000>;
P_000001c4e21b06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001c4e21b06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001c4e21b0730 .param/l "and_" 0 4 5, C4<100100>;
P_000001c4e21b0768 .param/l "andi" 0 4 8, C4<001100>;
P_000001c4e21b07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c4e21b07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001c4e21b0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c4e21b0848 .param/l "j" 0 4 12, C4<000010>;
P_000001c4e21b0880 .param/l "jal" 0 4 12, C4<000011>;
P_000001c4e21b08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001c4e21b08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001c4e21b0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c4e21b0960 .param/l "or_" 0 4 5, C4<100101>;
P_000001c4e21b0998 .param/l "ori" 0 4 8, C4<001101>;
P_000001c4e21b09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c4e21b0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001c4e21b0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001c4e21b0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001c4e21b0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001c4e21b0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001c4e21b0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001c4e21b0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001c4e21b0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c4e21b0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001c4e2179e50_0 .var "PCsrc", 0 0;
v000001c4e2178b90_0 .net "funct", 5 0, L_000001c4e2202d90;  alias, 1 drivers
v000001c4e2178730_0 .net "opcode", 5 0, L_000001c4e21b7f40;  alias, 1 drivers
v000001c4e217a0d0_0 .net "operand1", 31 0, L_000001c4e21b9a90;  alias, 1 drivers
v000001c4e217a170_0 .net "operand2", 31 0, L_000001c4e2214ef0;  alias, 1 drivers
v000001c4e217a210_0 .net "rst", 0 0, v000001c4e21b7ea0_0;  alias, 1 drivers
E_000001c4e2137350/0 .event anyedge, v000001c4e2146370_0, v000001c4e21467d0_0, v000001c4e217a530_0, v000001c4e21473b0_0;
E_000001c4e2137350/1 .event anyedge, v000001c4e2147a90_0;
E_000001c4e2137350 .event/or E_000001c4e2137350/0, E_000001c4e2137350/1;
S_000001c4e2115380 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001c4e21530c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001c4e21793b0 .array "DataMem", 0 1023, 31 0;
v000001c4e217a2b0_0 .net "address", 31 0, v000001c4e2178c30_0;  alias, 1 drivers
v000001c4e2179810_0 .net "clock", 0 0, L_000001c4e21b9630;  1 drivers
v000001c4e217a3f0_0 .net "data", 31 0, L_000001c4e21b9240;  alias, 1 drivers
v000001c4e2178ff0_0 .var/i "i", 31 0;
v000001c4e2179310_0 .var "q", 31 0;
v000001c4e2179950_0 .net "rden", 0 0, v000001c4e21478b0_0;  alias, 1 drivers
v000001c4e2179130_0 .net "wren", 0 0, v000001c4e21479f0_0;  alias, 1 drivers
E_000001c4e2137a90 .event posedge, v000001c4e2179810_0;
S_000001c4e20fd880 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001c4e21530c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001c4e21380d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001c4e2179270_0 .net "PCin", 31 0, L_000001c4e2202750;  alias, 1 drivers
v000001c4e2179450_0 .var "PCout", 31 0;
v000001c4e217a490_0 .net "clk", 0 0, L_000001c4e21b9780;  alias, 1 drivers
v000001c4e2178870_0 .net "rst", 0 0, v000001c4e21b7ea0_0;  alias, 1 drivers
    .scope S_000001c4e21151f0;
T_0 ;
    %wait E_000001c4e2137350;
    %load/vec4 v000001c4e217a210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c4e2179e50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c4e2178730_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001c4e217a0d0_0;
    %load/vec4 v000001c4e217a170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001c4e2178730_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001c4e217a0d0_0;
    %load/vec4 v000001c4e217a170_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001c4e2178730_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001c4e2178730_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001c4e2178730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001c4e2178b90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001c4e2179e50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c4e20fd880;
T_1 ;
    %wait E_000001c4e2137d50;
    %load/vec4 v000001c4e2178870_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c4e2179450_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c4e2179270_0;
    %assign/vec4 v000001c4e2179450_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c4e20e3e70;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4e2146230_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c4e2146230_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c4e2146230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %load/vec4 v000001c4e2146230_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c4e2146230_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537985034, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 806486016, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 941096962, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 37787680, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 2390294528, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 201326604, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 2927034368, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 575799297, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 38903842, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 41945130, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 337707001, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 134217747, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2146910, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001c4e20e3ce0;
T_3 ;
    %wait E_000001c4e2137d10;
    %load/vec4 v000001c4e2146370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001c4e2145f10_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c4e2146870_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c4e21460f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c4e21479f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c4e21471d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c4e21478b0_0, 0;
    %assign/vec4 v000001c4e2147d10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001c4e2145f10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001c4e2146b90_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001c4e2146870_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c4e21460f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c4e21479f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c4e21471d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c4e21478b0_0, 0, 1;
    %store/vec4 v000001c4e2147d10_0, 0, 1;
    %load/vec4 v000001c4e21467d0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e2145f10_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e2147d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e21460f0_0, 0;
    %load/vec4 v000001c4e2147a90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e2146870_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e2146870_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e21460f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e2147d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e2146870_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e21460f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c4e2147d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e2146870_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e21460f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e2146870_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e21460f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e2146870_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e21460f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e2146870_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e21460f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e2146870_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e21478b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e21460f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e2146870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e21471d0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e21479f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4e2146870_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c4e2146b90_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c4e20769c0;
T_4 ;
    %wait E_000001c4e2137d50;
    %fork t_1, S_000001c4e2076b50;
    %jmp t_0;
    .scope S_000001c4e2076b50;
t_1 ;
    %load/vec4 v000001c4e2179590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4e2145fb0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001c4e2145fb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c4e2145fb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2179d10, 0, 4;
    %load/vec4 v000001c4e2145fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c4e2145fb0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c4e2179090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001c4e2179db0_0;
    %load/vec4 v000001c4e2178cd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2179d10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e2179d10, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001c4e20769c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c4e20769c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4e2179b30_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c4e2179b30_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001c4e2179b30_0;
    %ix/getv/s 4, v000001c4e2179b30_0;
    %load/vec4a v000001c4e2179d10, 4;
    %ix/getv/s 4, v000001c4e2179b30_0;
    %load/vec4a v000001c4e2179d10, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001c4e2179b30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c4e2179b30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001c4e20cd520;
T_6 ;
    %wait E_000001c4e2137950;
    %load/vec4 v000001c4e21798b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c4e2178c30_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001c4e21796d0_0;
    %load/vec4 v000001c4e21787d0_0;
    %add;
    %assign/vec4 v000001c4e2178c30_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001c4e21796d0_0;
    %load/vec4 v000001c4e21787d0_0;
    %sub;
    %assign/vec4 v000001c4e2178c30_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001c4e21796d0_0;
    %load/vec4 v000001c4e21787d0_0;
    %and;
    %assign/vec4 v000001c4e2178c30_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001c4e21796d0_0;
    %load/vec4 v000001c4e21787d0_0;
    %or;
    %assign/vec4 v000001c4e2178c30_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001c4e21796d0_0;
    %load/vec4 v000001c4e21787d0_0;
    %xor;
    %assign/vec4 v000001c4e2178c30_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001c4e21796d0_0;
    %load/vec4 v000001c4e21787d0_0;
    %or;
    %inv;
    %assign/vec4 v000001c4e2178c30_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001c4e21796d0_0;
    %load/vec4 v000001c4e21787d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001c4e2178c30_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001c4e21787d0_0;
    %load/vec4 v000001c4e21796d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001c4e2178c30_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001c4e21796d0_0;
    %ix/getv 4, v000001c4e21787d0_0;
    %shiftl 4;
    %assign/vec4 v000001c4e2178c30_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001c4e21796d0_0;
    %ix/getv 4, v000001c4e21787d0_0;
    %shiftr 4;
    %assign/vec4 v000001c4e2178c30_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c4e2115380;
T_7 ;
    %wait E_000001c4e2137a90;
    %load/vec4 v000001c4e2179950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c4e217a2b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001c4e21793b0, 4;
    %assign/vec4 v000001c4e2179310_0, 0;
T_7.0 ;
    %load/vec4 v000001c4e2179130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001c4e217a3f0_0;
    %ix/getv 3, v000001c4e217a2b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e21793b0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c4e2115380;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4e2178ff0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001c4e2178ff0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c4e2178ff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e21793b0, 0, 4;
    %load/vec4 v000001c4e2178ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c4e2178ff0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e21793b0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e21793b0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e21793b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e21793b0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e21793b0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e21793b0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e21793b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e21793b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e21793b0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4e21793b0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001c4e2115380;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4e2178ff0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001c4e2178ff0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001c4e2178ff0_0;
    %load/vec4a v000001c4e21793b0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001c4e2178ff0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c4e2178ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c4e2178ff0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001c4e21530c0;
T_10 ;
    %wait E_000001c4e2137d50;
    %load/vec4 v000001c4e21b7ae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c4e21b8120_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c4e21b8120_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c4e21b8120_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c4e213ede0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e21b8a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e21b7ea0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001c4e213ede0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001c4e21b8a80_0;
    %inv;
    %assign/vec4 v000001c4e21b8a80_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c4e213ede0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ScalarMultiplicationUsingAddition/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e21b7ea0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e21b7ea0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001c4e21b8620_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
