Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Luis Hernandez/Documents/Proyecto E3/pruebas_pov/main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <behavioral>).
Entity <main> analyzed. Unit <main> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <main>.
    Related source file is "C:/Users/Luis Hernandez/Documents/Proyecto E3/pruebas_pov/main.vhd".
WARNING:Xst:1781 - Signal <caracteres<9>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<8>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<7>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<6>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<5>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<4>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<42>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<41>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<40>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<3>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<39>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<38>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<37>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<36>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<35>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<34>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<33>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<32>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<31>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<30>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<2>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<29>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<28>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<27>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<26>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<25>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<24>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<23>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<22>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<21>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<20>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<1>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<19>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<18>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<17>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<16>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<15>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<14>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<13>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<12>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<11>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<10>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<0>> is used but never assigned. Tied to default value.
    Found 5x3-bit ROM for signal <salida_color$mux0000> created at line 337.
    Found 43x3-bit ROM for signal <$rom0000>.
    Found 3-bit register for signal <salida_color>.
    Found 32-bit comparator less for signal <$cmp_lt0000> created at line 329.
    Found 11-bit up counter for signal <cont>.
    Found 32-bit up counter for signal <Conteo>.
    Found 32-bit up counter for signal <conteo_caracteres>.
    Found 32-bit up counter for signal <conteo_color>.
    Found 32-bit comparator greatequal for signal <conteo_color$cmp_ge0000> created at line 334.
    Found 31-bit up counter for signal <grado>.
    Found 31-bit comparator greater for signal <led$cmp_gt0000> created at line 382.
    Found 31-bit comparator greater for signal <led$cmp_gt0001> created at line 383.
    Found 31-bit comparator greater for signal <led$cmp_gt0002> created at line 385.
    Found 31-bit comparator greater for signal <led$cmp_gt0003> created at line 387.
    Found 31-bit comparator greater for signal <led$cmp_gt0004> created at line 389.
    Found 31-bit comparator greater for signal <led$cmp_gt0005> created at line 391.
    Found 31-bit comparator greater for signal <led$cmp_gt0006> created at line 393.
    Found 31-bit comparator greater for signal <led$cmp_gt0007> created at line 395.
    Found 31-bit comparator greater for signal <led$cmp_gt0008> created at line 397.
    Found 31-bit comparator greater for signal <led$cmp_gt0009> created at line 399.
    Found 31-bit comparator greater for signal <led$cmp_gt0010> created at line 401.
    Found 31-bit comparator greater for signal <led$cmp_gt0011> created at line 403.
    Found 31-bit comparator less for signal <led$cmp_lt0000> created at line 382.
    Found 31-bit comparator less for signal <led$cmp_lt0001> created at line 383.
    Found 31-bit comparator less for signal <led$cmp_lt0002> created at line 385.
    Found 31-bit comparator less for signal <led$cmp_lt0003> created at line 387.
    Found 31-bit comparator less for signal <led$cmp_lt0004> created at line 389.
    Found 31-bit comparator less for signal <led$cmp_lt0005> created at line 391.
    Found 31-bit comparator less for signal <led$cmp_lt0006> created at line 393.
    Found 31-bit comparator less for signal <led$cmp_lt0007> created at line 395.
    Found 31-bit comparator less for signal <led$cmp_lt0008> created at line 397.
    Found 31-bit comparator less for signal <led$cmp_lt0009> created at line 399.
    Found 31-bit comparator less for signal <led$cmp_lt0010> created at line 401.
    Found 31-bit comparator less for signal <led$cmp_lt0011> created at line 403.
    Summary:
	inferred   2 ROM(s).
	inferred   5 Counter(s).
	inferred 123 D-type flip-flop(s).
	inferred  26 Comparator(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 43x3-bit ROM                                          : 1
 5x3-bit ROM                                           : 1
# Counters                                             : 5
 11-bit up counter                                     : 1
 31-bit up counter                                     : 1
 32-bit up counter                                     : 3
# Registers                                            : 121
 1-bit register                                        : 120
 3-bit register                                        : 1
# Comparators                                          : 26
 31-bit comparator greater                             : 12
 31-bit comparator less                                : 12
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <main>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_salida_color_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 43x3-bit ROM                                          : 1
 5x3-bit ROM                                           : 1
# Counters                                             : 5
 11-bit up counter                                     : 1
 31-bit up counter                                     : 1
 32-bit up counter                                     : 3
# Registers                                            : 123
 Flip-Flops                                            : 123
# Comparators                                          : 26
 31-bit comparator greater                             : 12
 31-bit comparator less                                : 12
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 122.
Optimizing block <main> to meet ratio 100 (+ 5) of 704 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <main>, final ratio is 114.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 261
 Flip-Flops                                            : 261

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 2508
#      GND                         : 1
#      INV                         : 43
#      LUT1                        : 165
#      LUT2                        : 78
#      LUT2_D                      : 6
#      LUT2_L                      : 2
#      LUT3                        : 91
#      LUT3_D                      : 7
#      LUT3_L                      : 8
#      LUT4                        : 940
#      LUT4_D                      : 34
#      LUT4_L                      : 19
#      MUXCY                       : 911
#      MUXF5                       : 61
#      MUXF6                       : 3
#      VCC                         : 1
#      XORCY                       : 138
# FlipFlops/Latches                : 261
#      FDE                         : 123
#      FDR                         : 43
#      FDRE                        : 95
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      818  out of    704   116% (*) 
 Number of Slice Flip Flops:            261  out of   1408    18%  
 Number of 4 input LUTs:               1393  out of   1408    98%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    108    13%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 261   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.540ns (Maximum Frequency: 117.095MHz)
   Minimum input arrival time before clock: 3.317ns
   Maximum output required time after clock: 15.062ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 8.540ns (frequency: 117.095MHz)
  Total number of paths / destination ports: 77166 / 617
-------------------------------------------------------------------------
Delay:               8.540ns (Levels of Logic = 11)
  Source:            conteo_caracteres_25 (FF)
  Destination:       caracter3<1>_4 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: conteo_caracteres_25 to caracter3<1>_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.495   0.559  conteo_caracteres_25 (conteo_caracteres_25)
     LUT2:I0->O            1   0.561   0.000  mux0001_cmp_eq00021_wg_lut<0> (mux0001_cmp_eq00021_wg_lut<0>)
     MUXCY:S->O            1   0.523   0.000  mux0001_cmp_eq00021_wg_cy<0> (mux0001_cmp_eq00021_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  mux0001_cmp_eq00021_wg_cy<1> (mux0001_cmp_eq00021_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  mux0001_cmp_eq00021_wg_cy<2> (mux0001_cmp_eq00021_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  mux0001_cmp_eq00021_wg_cy<3> (mux0001_cmp_eq00021_wg_cy<3>)
     MUXCY:CI->O           1   0.179   0.380  mux0001_cmp_eq00021_wg_cy<4> (mux0001_cmp_eq00021_wg_cy<4>)
     LUT3_D:I2->O         90   0.561   1.090  mux0001_cmp_eq00021_wg_cy<6>1 (mux0001_cmp_eq00021_wg_cy<6>)
     LUT4_D:I3->O         26   0.561   1.073  mux0001_cmp_eq003811 (N187)
     LUT4:I3->O            1   0.561   0.359  _mux001614_SW0 (N406)
     LUT4_L:I3->LO         1   0.561   0.123  _mux001698_SW0 (N408)
     LUT4:I2->O            1   0.561   0.000  _mux001698 (_mux0016)
     FDE:D                     0.197          caracter3<1>_4
    ----------------------------------------
    Total                      8.540ns (4.955ns logic, 3.585ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              3.317ns (Levels of Logic = 2)
  Source:            sensor (PAD)
  Destination:       grado_0 (FF)
  Destination Clock: Clk rising

  Data Path: sensor to grado_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.423  sensor_IBUF (sensor_IBUF)
     LUT4:I1->O           31   0.562   1.073  grado_and00001 (grado_and0000)
     FDRE:R                    0.435          grado_0
    ----------------------------------------
    Total                      3.317ns (1.821ns logic, 1.496ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 21513 / 13
-------------------------------------------------------------------------
Offset:              15.062ns (Levels of Logic = 20)
  Source:            grado_3 (FF)
  Destination:       led<9> (PAD)
  Source Clock:      Clk rising

  Data Path: grado_3 to led<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            23   0.495   1.130  grado_3 (grado_3)
     LUT1:I0->O            1   0.561   0.000  Mcompar_led_cmp_gt0000_cy<1>_8_rt (Mcompar_led_cmp_gt0000_cy<1>_8_rt)
     MUXCY:S->O            1   0.523   0.000  Mcompar_led_cmp_gt0000_cy<1>_8 (Mcompar_led_cmp_gt0000_cy<1>9)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_gt0000_cy<2>_8 (Mcompar_led_cmp_gt0000_cy<2>9)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_gt0000_cy<3>_8 (Mcompar_led_cmp_gt0000_cy<3>9)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_gt0000_cy<4>_8 (Mcompar_led_cmp_gt0000_cy<4>9)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_gt0000_cy<5>_8 (Mcompar_led_cmp_gt0000_cy<5>9)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_gt0000_cy<6>_8 (Mcompar_led_cmp_gt0000_cy<6>9)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_gt0000_cy<7>_8 (Mcompar_led_cmp_gt0000_cy<7>9)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_gt0000_cy<8>_6 (Mcompar_led_cmp_gt0000_cy<8>7)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_gt0000_cy<9>_5 (Mcompar_led_cmp_gt0000_cy<9>6)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_gt0000_cy<10>_2 (Mcompar_led_cmp_gt0000_cy<10>3)
     MUXCY:CI->O           2   0.179   0.488  Mcompar_led_cmp_gt0000_cy<11>_2 (Mcompar_led_cmp_gt0000_cy<11>3)
     LUT2:I0->O           11   0.561   0.859  led_and00091 (led_and0009)
     LUT4:I1->O            1   0.562   0.000  led<0>1111 (led<0>111)
     MUXF5:I0->O          10   0.229   0.752  led<0>111_f5 (N97)
     LUT4:I3->O            1   0.561   0.423  led<9>36 (led<9>36)
     LUT4:I1->O            1   0.562   0.359  led<9>46 (led<9>46)
     LUT4:I3->O            1   0.561   0.359  led<9>63 (led<9>63)
     LUT4:I3->O            1   0.561   0.357  led<9>96 (led_9_OBUF)
     OBUF:I->O                 4.396          led_9_OBUF (led<9>)
    ----------------------------------------
    Total                     15.062ns (10.336ns logic, 4.726ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.54 secs
 
--> 

Total memory usage is 4585544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    1 (   0 filtered)

