{
  "module_name": "Kconfig",
  "hash_id": "5172afd13b353906cf813798156c4abbfeb038b8fc3c576cefe7a3b0e966973e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/perf/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0-only\n#\n# Performance Monitor Drivers\n#\n\nmenu \"Performance monitor support\"\n\tdepends on PERF_EVENTS\n\nconfig ARM_CCI_PMU\n\ttristate \"ARM CCI PMU driver\"\n\tdepends on (ARM && CPU_V7) || ARM64\n\tselect ARM_CCI\n\thelp\n\t  Support for PMU events monitoring on the ARM CCI (Cache Coherent\n\t  Interconnect) family of products.\n\n\t  If compiled as a module, it will be called arm-cci.\n\nconfig ARM_CCI400_PMU\n\tbool \"support CCI-400\"\n\tdefault y\n\tdepends on ARM_CCI_PMU\n\tselect ARM_CCI400_COMMON\n\thelp\n\t  CCI-400 provides 4 independent event counters counting events related\n\t  to the connected slave/master interfaces, plus a cycle counter.\n\nconfig ARM_CCI5xx_PMU\n\tbool \"support CCI-500/CCI-550\"\n\tdefault y\n\tdepends on ARM_CCI_PMU\n\thelp\n\t  CCI-500/CCI-550 both provide 8 independent event counters, which can\n\t  count events pertaining to the slave/master interfaces as well as the\n\t  internal events to the CCI.\n\nconfig ARM_CCN\n\ttristate \"ARM CCN driver support\"\n\tdepends on ARM || ARM64 || COMPILE_TEST\n\thelp\n\t  PMU (perf) driver supporting the ARM CCN (Cache Coherent Network)\n\t  interconnect.\n\nconfig ARM_CMN\n\ttristate \"Arm CMN-600 PMU support\"\n\tdepends on ARM64 || COMPILE_TEST\n\thelp\n\t  Support for PMU events monitoring on the Arm CMN-600 Coherent Mesh\n\t  Network interconnect.\n\nconfig ARM_PMU\n\tdepends on ARM || ARM64\n\tbool \"ARM PMU framework\"\n\tdefault y\n\thelp\n\t  Say y if you want to use CPU performance monitors on ARM-based\n\t  systems.\n\nconfig RISCV_PMU\n\tdepends on RISCV\n\tbool \"RISC-V PMU framework\"\n\tdefault y\n\thelp\n\t  Say y if you want to use CPU performance monitors on RISCV-based\n\t  systems. This provides the core PMU framework that abstracts common\n\t  PMU functionalities in a core library so that different PMU drivers\n\t  can reuse it.\n\nconfig RISCV_PMU_LEGACY\n\tdepends on RISCV_PMU\n\tbool \"RISC-V legacy PMU implementation\"\n\tdefault y\n\thelp\n\t  Say y if you want to use the legacy CPU performance monitor\n\t  implementation on RISC-V based systems. This only allows counting\n\t  of cycle/instruction counter and doesn't support counter overflow,\n\t  or programmable counters. It will be removed in future.\n\nconfig RISCV_PMU_SBI\n\tdepends on RISCV_PMU && RISCV_SBI\n\tbool \"RISC-V PMU based on SBI PMU extension\"\n\tdefault y\n\thelp\n\t  Say y if you want to use the CPU performance monitor\n\t  using SBI PMU extension on RISC-V based systems. This option provides\n\t  full perf feature support i.e. counter overflow, privilege mode\n\t  filtering, counter configuration.\n\nconfig ARM_PMU_ACPI\n\tdepends on ARM_PMU && ACPI\n\tdef_bool y\n\nconfig ARM_SMMU_V3_PMU\n\t tristate \"ARM SMMUv3 Performance Monitors Extension\"\n\t depends on ARM64 || (COMPILE_TEST && 64BIT)\n\t depends on GENERIC_MSI_IRQ\n\t   help\n\t   Provides support for the ARM SMMUv3 Performance Monitor Counter\n\t   Groups (PMCG), which provide monitoring of transactions passing\n\t   through the SMMU and allow the resulting information to be filtered\n\t   based on the Stream ID of the corresponding master.\n\nconfig ARM_PMUV3\n\tdepends on HW_PERF_EVENTS && ((ARM && CPU_V7) || ARM64)\n\tbool \"ARM PMUv3 support\" if !ARM64\n\tdefault ARM64\n\t  help\n\t  Say y if you want to use the ARM performance monitor unit (PMU)\n\t  version 3. The PMUv3 is the CPU performance monitors on ARMv8\n\t  (aarch32 and aarch64) systems that implement the PMUv3\n\t  architecture.\n\nconfig ARM_DSU_PMU\n\ttristate \"ARM DynamIQ Shared Unit (DSU) PMU\"\n\tdepends on ARM64\n\t  help\n\t  Provides support for performance monitor unit in ARM DynamIQ Shared\n\t  Unit (DSU). The DSU integrates one or more cores with an L3 memory\n\t  system, control logic. The PMU allows counting various events related\n\t  to DSU.\n\nconfig FSL_IMX8_DDR_PMU\n\ttristate \"Freescale i.MX8 DDR perf monitor\"\n\tdepends on ARCH_MXC || COMPILE_TEST\n\t  help\n\t  Provides support for the DDR performance monitor in i.MX8, which\n\t  can give information about memory throughput and other related\n\t  events.\n\nconfig FSL_IMX9_DDR_PMU\n\ttristate \"Freescale i.MX9 DDR perf monitor\"\n\tdepends on ARCH_MXC\n\t help\n\t Provides support for the DDR performance monitor in i.MX9, which\n\t can give information about memory throughput and other related\n\t events.\n\nconfig QCOM_L2_PMU\n\tbool \"Qualcomm Technologies L2-cache PMU\"\n\tdepends on ARCH_QCOM && ARM64 && ACPI\n\tselect QCOM_KRYO_L2_ACCESSORS\n\t  help\n\t  Provides support for the L2 cache performance monitor unit (PMU)\n\t  in Qualcomm Technologies processors.\n\t  Adds the L2 cache PMU into the perf events subsystem for\n\t  monitoring L2 cache events.\n\nconfig QCOM_L3_PMU\n\tbool \"Qualcomm Technologies L3-cache PMU\"\n\tdepends on ARCH_QCOM && ARM64 && ACPI\n\tselect QCOM_IRQ_COMBINER\n\thelp\n\t   Provides support for the L3 cache performance monitor unit (PMU)\n\t   in Qualcomm Technologies processors.\n\t   Adds the L3 cache PMU into the perf events subsystem for\n\t   monitoring L3 cache events.\n\nconfig THUNDERX2_PMU\n\ttristate \"Cavium ThunderX2 SoC PMU UNCORE\"\n\tdepends on ARCH_THUNDER2 || COMPILE_TEST\n\tdepends on NUMA && ACPI\n\tdefault m\n\thelp\n\t   Provides support for ThunderX2 UNCORE events.\n\t   The SoC has PMU support in its L3 cache controller (L3C) and\n\t   in the DDR4 Memory Controller (DMC).\n\nconfig XGENE_PMU\n        depends on ARCH_XGENE || (COMPILE_TEST && 64BIT)\n        bool \"APM X-Gene SoC PMU\"\n        default n\n        help\n          Say y if you want to use APM X-Gene SoC performance monitors.\n\nconfig ARM_SPE_PMU\n\ttristate \"Enable support for the ARMv8.2 Statistical Profiling Extension\"\n\tdepends on ARM64\n\thelp\n\t  Enable perf support for the ARMv8.2 Statistical Profiling\n\t  Extension, which provides periodic sampling of operations in\n\t  the CPU pipeline and reports this via the perf AUX interface.\n\nconfig ARM_DMC620_PMU\n\ttristate \"Enable PMU support for the ARM DMC-620 memory controller\"\n\tdepends on (ARM64 && ACPI) || COMPILE_TEST\n\thelp\n\t  Support for PMU events monitoring on the ARM DMC-620 memory\n\t  controller.\n\nconfig MARVELL_CN10K_TAD_PMU\n\ttristate \"Marvell CN10K LLC-TAD PMU\"\n\tdepends on ARCH_THUNDER || (COMPILE_TEST && 64BIT)\n\thelp\n\t  Provides support for Last-Level cache Tag-and-data Units (LLC-TAD)\n\t  performance monitors on CN10K family silicons.\n\nconfig APPLE_M1_CPU_PMU\n\tbool \"Apple M1 CPU PMU support\"\n\tdepends on ARM_PMU && ARCH_APPLE\n\thelp\n\t  Provides support for the non-architectural CPU PMUs present on\n\t  the Apple M1 SoCs and derivatives.\n\nconfig ALIBABA_UNCORE_DRW_PMU\n\ttristate \"Alibaba T-Head Yitian 710 DDR Sub-system Driveway PMU driver\"\n\tdepends on (ARM64 && ACPI) || COMPILE_TEST\n\thelp\n\t  Support for Driveway PMU events monitoring on Yitian 710 DDR\n\t  Sub-system.\n\nsource \"drivers/perf/hisilicon/Kconfig\"\n\nconfig MARVELL_CN10K_DDR_PMU\n\ttristate \"Enable MARVELL CN10K DRAM Subsystem(DSS) PMU Support\"\n\tdepends on ARCH_THUNDER || (COMPILE_TEST && 64BIT)\n\thelp\n\t  Enable perf support for Marvell DDR Performance monitoring\n\t  event on CN10K platform.\n\nsource \"drivers/perf/arm_cspmu/Kconfig\"\n\nsource \"drivers/perf/amlogic/Kconfig\"\n\nconfig CXL_PMU\n\ttristate \"CXL Performance Monitoring Unit\"\n\tdepends on CXL_BUS\n\thelp\n\t  Support performance monitoring as defined in CXL rev 3.0\n\t  section 13.2: Performance Monitoring. CXL components may have\n\t  one or more CXL Performance Monitoring Units (CPMUs).\n\n\t  Say 'y/m' to enable a driver that will attach to performance\n\t  monitoring units and provide standard perf based interfaces.\n\n\t  If unsure say 'm'.\n\nendmenu\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}