///////////////////////////////////////////////////////////////////////////////
//                                                                            /
// IAR C/C++ Compiler V8.30.1.41636 for 8051            04/Jun/2015  18:40:50 /
// Copyright 2004-2013 IAR Systems AB.                                        /
//                                                                            /
//    Core               =  plain                                             /
//    Code model         =  banked                                            /
//    Data model         =  large                                             /
//    Calling convention =  xdata reentrant                                   /
//    Constant location  =  data_rom                                          /
//    Dptr setup         =  1,16                                              /
//                                                                            /
//    Source file        =  D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Components\hal\target\CC25 /
//                          30EB\_hal_uart_isr.c                              /
//    Command line       =  -f D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530 /
//                          _v1.0.1\AirMachine_cc2530\Projects\zstack\HomeAut /
//                          omation\AirMachine\CC2530DB\..\..\..\Tools\CC2530 /
//                          DB\f8wCoord.cfg (-DCPU32MHZ -DROOT=__near_func    /
//                          -DMAC_CFG_APP_PENDING_QUEUE=TRUE                  /
//                          -DMAC_CFG_TX_DATA_MAX=5 -DMAC_CFG_TX_MAX=8        /
//                          -DMAC_CFG_RX_MAX=5 -DZDO_COORDINATOR -DRTR_NWK)   /
//                          -f D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530 /
//                          _v1.0.1\AirMachine_cc2530\Projects\zstack\HomeAut /
//                          omation\AirMachine\CC2530DB\..\..\..\Tools\CC2530 /
//                          DB\f8wConfig.cfg (-DZIGBEEPRO -DSECURE=1          /
//                          -DZG_SECURE_DYNAMIC=0 -DREFLECTOR                 /
//                          -DDEFAULT_CHANLIST=0x00000800                     /
//                          -DZDAPP_CONFIG_PAN_ID=0xFFFF                      /
//                          -DNWK_START_DELAY=100 -DEXTENDED_JOINING_RANDOM_M /
//                          ASK=0x007F -DBEACON_REQUEST_DELAY=100             /
//                          -DBEACON_REQ_DELAY_MASK=0x00FF                    /
//                          -DLINK_STATUS_JITTER_MASK=0x007F                  /
//                          -DROUTE_EXPIRY_TIME=30 -DAPSC_ACK_WAIT_DURATION_P /
//                          OLLED=3000 -DNWK_INDIRECT_MSG_TIMEOUT=7           /
//                          -DMAX_RREQ_ENTRIES=8 -DAPSC_MAX_FRAME_RETRIES=3   /
//                          -DNWK_MAX_DATA_RETRIES=2                          /
//                          -DMAX_POLL_FAILURE_RETRIES=2 -DMAX_BCAST=9        /
//                          -DAPS_MAX_GROUPS=16 -DMAX_RTG_ENTRIES=40          /
//                          -DNWK_MAX_BINDING_ENTRIES=4                       /
//                          -DMAX_BINDING_CLUSTER_IDS=4                       /
//                          "-DDEFAULT_KEY={0x20, 0x15, 0x04, 0x28, 0x11,     /
//                          0x47, 0x20, 0x15, 0x05, 0x10, 0x12, 0x12, 0x08,   /
//                          0x06, 0x03, 0x01}" -DMAC_MAX_FRAME_SIZE=116       /
//                          -DZDNWKMGR_MIN_TRANSMISSIONS=20 "-DCONST=const    /
//                          __code" -DGENERIC=__generic                       /
//                          -DRFD_RCVC_ALWAYS_ON=TRUE -DPOLL_RATE=100         /
//                          -DQUEUED_POLL_RATE=100 -DRESPONSE_POLL_RATE=100   /
//                          -DREJOIN_POLL_RATE=440 -DREJOIN_BACKOFF=900000    /
//                          -DREJOIN_SCAN=900000) -f                          /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\..\..\..\Tools\CC2530DB\ /
//                          f8wZCL.cfg D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachin /
//                          e_cc2530_v1.0.1\AirMachine_cc2530\Components\hal\ /
//                          target\CC2530EB\_hal_uart_isr.c -D SECURE=1 -D    /
//                          TC_LINKKEY_JOIN -D MT_TASK -D MT_APP_FUNC -D      /
//                          MT_SYS_FUNC -D MT_ZDO_FUNC -D ZCL_READ -D         /
//                          ZCL_WRITE -D ZCL_REPORT -D ZCL_EZMODE -D          /
//                          ZCL_BASIC -D ZCL_IDENTIFY -D ZCL_ON_OFF -D        /
//                          ZCL_SCENES -D ZCL_GROUPS -D xZCL_LEVEL_CTRL -D    /
//                          ZCL_DIAGNOSTIC -D FEATURE_SYSTEM_STATS -D         /
//                          ZTOOL_P1 -D HAL_UART=TRUE -D BUILD_ALL_DEVICES    /
//                          -D xHAL_LCD=FALSE -D xMY_BOARD -D NV_RESTORE -D   /
//                          HOLD_AUTO_START -D xLCD_SUPPORTED=DEBUG -lC       /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\CoordinatorEB\List\ -lA  /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\CoordinatorEB\List\      /
//                          --diag_suppress Pe001,Pa010 -o                    /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\CoordinatorEB\Obj\ -e    /
//                          --no_cse --no_unroll --no_inline                  /
//                          --no_code_motion --no_tbaa --debug --core=plain   /
//                          --dptr=16,1 --data_model=large                    /
//                          --code_model=banked --calling_convention=xdata_re /
//                          entrant --place_constants=data_rom                /
//                          --nr_virtual_regs 8 -I D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\proje /
//                          ct\AirMachine_cc2530_v1.0.1\AirMachine_cc2530\Pro /
//                          jects\zstack\HomeAutomation\AirMachine\CC2530DB\  /
//                          -I D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530 /
//                          _v1.0.1\AirMachine_cc2530\Projects\zstack\HomeAut /
//                          omation\AirMachine\CC2530DB\..\Source\ -I         /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\..\..\Source\ -I         /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\..\..\..\ZMain\TI2530DB\ /
//                           -I D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc253 /
//                          0_v1.0.1\AirMachine_cc2530\Projects\zstack\HomeAu /
//                          tomation\AirMachine\CC2530DB\..\..\..\..\..\Compo /
//                          nents\hal\include\ -I D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\projec /
//                          t\AirMachine_cc2530_v1.0.1\AirMachine_cc2530\Proj /
//                          ects\zstack\HomeAutomation\AirMachine\CC2530DB\.. /
//                          \..\..\..\..\Components\hal\target\CC2530EB\ -I   /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\..\..\..\..\..\Component /
//                          s\mac\include\ -I D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\Ai /
//                          rMachine_cc2530_v1.0.1\AirMachine_cc2530\Projects /
//                          \zstack\HomeAutomation\AirMachine\CC2530DB\..\..\ /
//                          ..\..\..\Components\mac\high_level\ -I            /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\..\..\..\..\..\Component /
//                          s\mac\low_level\srf04\ -I                         /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\..\..\..\..\..\Component /
//                          s\mac\low_level\srf04\single_chip\ -I             /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\..\..\..\..\..\Component /
//                          s\mt\ -I D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_ /
//                          cc2530_v1.0.1\AirMachine_cc2530\Projects\zstack\H /
//                          omeAutomation\AirMachine\CC2530DB\..\..\..\..\..\ /
//                          Components\osal\include\ -I                       /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\..\..\..\..\..\Component /
//                          s\services\saddr\ -I D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project /
//                          \AirMachine_cc2530_v1.0.1\AirMachine_cc2530\Proje /
//                          cts\zstack\HomeAutomation\AirMachine\CC2530DB\..\ /
//                          ..\..\..\..\Components\services\sdata\ -I         /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\..\..\..\..\..\Component /
//                          s\stack\af\ -I D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMa /
//                          chine_cc2530_v1.0.1\AirMachine_cc2530\Projects\zs /
//                          tack\HomeAutomation\AirMachine\CC2530DB\..\..\..\ /
//                          ..\..\Components\stack\nwk\ -I                    /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\..\..\..\..\..\Component /
//                          s\stack\sapi\ -I D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\Air /
//                          Machine_cc2530_v1.0.1\AirMachine_cc2530\Projects\ /
//                          zstack\HomeAutomation\AirMachine\CC2530DB\..\..\. /
//                          .\..\..\Components\stack\sec\ -I                  /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\..\..\..\..\..\Component /
//                          s\stack\sys\ -I D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirM /
//                          achine_cc2530_v1.0.1\AirMachine_cc2530\Projects\z /
//                          stack\HomeAutomation\AirMachine\CC2530DB\..\..\.. /
//                          \..\..\Components\stack\zcl\ -I                   /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\..\..\..\..\..\Component /
//                          s\stack\zdo\ -I D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirM /
//                          achine_cc2530_v1.0.1\AirMachine_cc2530\Projects\z /
//                          stack\HomeAutomation\AirMachine\CC2530DB\..\..\.. /
//                          \..\..\Components\zmac\ -I                        /
//                          D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\..\..\..\..\..\Component /
//                          s\zmac\f8w\ -Ol                                   /
//    List file          =  D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1 /
//                          .0.1\AirMachine_cc2530\Projects\zstack\HomeAutoma /
//                          tion\AirMachine\CC2530DB\CoordinatorEB\List\_hal_ /
//                          uart_isr.s51                                      /
//                                                                            /
//                                                                            /
///////////////////////////////////////////////////////////////////////////////

        NAME _hal_uart_isr

        RTMODEL "__SystemLibrary", "CLib"
        RTMODEL "__calling_convention", "xdata_reentrant"
        RTMODEL "__code_model", "banked"
        RTMODEL "__core", "plain"
        RTMODEL "__data_model", "large"
        RTMODEL "__dptr_size", "16"
        RTMODEL "__extended_stack", "disabled"
        RTMODEL "__location_for_constants", "data"
        RTMODEL "__number_of_dptrs", "1"
        RTMODEL "__rt_version", "1"

        RSEG DOVERLAY:DATA:NOROOT(0)
        RSEG IOVERLAY:IDATA:NOROOT(0)
        RSEG ISTACK:IDATA:NOROOT(0)
        RSEG PSTACK:XDATA:NOROOT(0)
        RSEG XSTACK:XDATA:NOROOT(0)

        EXTERN ?V0
        EXTERN ?V1
        EXTERN ?V2
        EXTERN ?V3
        EXTERN ?BANKED_ENTER_XDATA
        EXTERN ?BANKED_LEAVE_XDATA
        EXTERN ?BDISPATCH
        EXTERN ?BRET
        EXTERN __INIT_XDATA_Z

        PUBLIC ??HalUARTReadISR?relay
        FUNCTION ??HalUARTReadISR?relay,0203H
        FUNCTION ??HalUARTTxAvailISR?relay,0203H
        PUBLIC ??HalUARTWriteISR?relay
        FUNCTION ??HalUARTWriteISR?relay,0203H
        PUBWEAK `??halUart1RxIsr??INTVEC 27`
        PUBWEAK `??halUart1TxIsr??INTVEC 115`
        PUBLIC HalUARTReadISR
        FUNCTION HalUARTReadISR,0203H
        ARGFRAME XSTACK, 0, STACK
        LOCFRAME ISTACK, 1, STACK
        LOCFRAME XSTACK, 9, STACK
        FUNCTION HalUARTTxAvailISR,0203H
        ARGFRAME XSTACK, 12, STACK
        ARGFRAME IOVERLAY, 0, STATIC
        ARGFRAME DOVERLAY, 0, STATIC
        LOCFRAME ISTACK, 2, STACK
        PUBLIC HalUARTWriteISR
        FUNCTION HalUARTWriteISR,0a1203H
        ARGFRAME XSTACK, 0, STACK
        LOCFRAME ISTACK, 1, STACK
        LOCFRAME XSTACK, 12, STACK
        PUBWEAK IEN2
        PUBWEAK ST0
        PUBWEAK U1DBUF
        PUBWEAK _A_IRCON2
        PUBLIC halUart1RxIsr
        FUNCTION halUart1RxIsr,0233H
        ARGFRAME XSTACK, 0, STACK
        LOCFRAME ISTACK, 7, STACK
        PUBLIC halUart1TxIsr
        FUNCTION halUart1TxIsr,080233H
        ARGFRAME XSTACK, 0, STACK
        LOCFRAME ISTACK, 7, STACK
        
          CFI Names cfiNames0
          CFI StackFrame CFA_SP SP IDATA
          CFI StackFrame CFA_PSP16 PSP16 XDATA
          CFI StackFrame CFA_XSP16 XSP16 XDATA
          CFI StaticOverlayFrame CFA_IOVERLAY IOVERLAY
          CFI StaticOverlayFrame CFA_DOVERLAY DOVERLAY
          CFI Resource `PSW.CY`:1, `B.BR0`:1, `B.BR1`:1, `B.BR2`:1, `B.BR3`:1
          CFI Resource `B.BR4`:1, `B.BR5`:1, `B.BR6`:1, `B.BR7`:1, `VB.BR8`:1
          CFI Resource `VB.BR9`:1, `VB.BR10`:1, `VB.BR11`:1, `VB.BR12`:1
          CFI Resource `VB.BR13`:1, `VB.BR14`:1, `VB.BR15`:1, VB:8, B:8, A:8
          CFI Resource PSW:8, DPL0:8, DPH0:8, R0:8, R1:8, R2:8, R3:8, R4:8, R5:8
          CFI Resource R6:8, R7:8, V0:8, V1:8, V2:8, V3:8, V4:8, V5:8, V6:8, V7:8
          CFI Resource SP:8, PSPH:8, PSPL:8, PSP16:16, XSPH:8, XSPL:8, XSP16:16
          CFI VirtualResource ?RET:24
          CFI Resource ?BRET_EXT:8
          CFI VirtualResource ?RET_HIGH:8, ?RET_LOW:8
          CFI ResourceParts PSP16 PSPH, PSPL
          CFI ResourceParts XSP16 XSPH, XSPL
          CFI ResourceParts ?RET ?BRET_EXT, ?RET_HIGH, ?RET_LOW
          CFI EndNames cfiNames0
        
          CFI Common cfiCommon0 Using cfiNames0
          CFI CodeAlign 1
          CFI DataAlign -1
          CFI ReturnAddress ?RET CODE
          CFI CFA_DOVERLAY Used
          CFI CFA_IOVERLAY Used
          CFI CFA_SP SP+-3
          CFI CFA_PSP16 PSP16+0
          CFI CFA_XSP16 XSP16+0
          CFI `PSW.CY` SameValue
          CFI `B.BR0` SameValue
          CFI `B.BR1` SameValue
          CFI `B.BR2` SameValue
          CFI `B.BR3` SameValue
          CFI `B.BR4` SameValue
          CFI `B.BR5` SameValue
          CFI `B.BR6` SameValue
          CFI `B.BR7` SameValue
          CFI `VB.BR8` SameValue
          CFI `VB.BR9` SameValue
          CFI `VB.BR10` SameValue
          CFI `VB.BR11` SameValue
          CFI `VB.BR12` SameValue
          CFI `VB.BR13` SameValue
          CFI `VB.BR14` SameValue
          CFI `VB.BR15` SameValue
          CFI VB SameValue
          CFI B Undefined
          CFI A Undefined
          CFI PSW SameValue
          CFI DPL0 SameValue
          CFI DPH0 SameValue
          CFI R0 Undefined
          CFI R1 Undefined
          CFI R2 Undefined
          CFI R3 Undefined
          CFI R4 Undefined
          CFI R5 Undefined
          CFI R6 SameValue
          CFI R7 SameValue
          CFI V0 SameValue
          CFI V1 SameValue
          CFI V2 SameValue
          CFI V3 SameValue
          CFI V4 SameValue
          CFI V5 SameValue
          CFI V6 SameValue
          CFI V7 SameValue
          CFI PSPH Undefined
          CFI PSPL Undefined
          CFI XSPH Undefined
          CFI XSPL Undefined
          CFI ?RET Concat
          CFI ?BRET_EXT Frame(CFA_SP, 3)
          CFI ?RET_HIGH Frame(CFA_SP, 2)
          CFI ?RET_LOW Frame(CFA_SP, 1)
          CFI EndCommon cfiCommon0
        
        
          CFI Common cfiCommon1 Using cfiNames0
          CFI CodeAlign 1
          CFI DataAlign -1
          CFI ReturnAddress ?RET CODE
          CFI CFA_DOVERLAY Used
          CFI CFA_IOVERLAY Used
          CFI CFA_SP SP+-2
          CFI CFA_PSP16 PSP16+0
          CFI CFA_XSP16 XSP16+0
          CFI `PSW.CY` SameValue
          CFI `B.BR0` SameValue
          CFI `B.BR1` SameValue
          CFI `B.BR2` SameValue
          CFI `B.BR3` SameValue
          CFI `B.BR4` SameValue
          CFI `B.BR5` SameValue
          CFI `B.BR6` SameValue
          CFI `B.BR7` SameValue
          CFI `VB.BR8` SameValue
          CFI `VB.BR9` SameValue
          CFI `VB.BR10` SameValue
          CFI `VB.BR11` SameValue
          CFI `VB.BR12` SameValue
          CFI `VB.BR13` SameValue
          CFI `VB.BR14` SameValue
          CFI `VB.BR15` SameValue
          CFI VB SameValue
          CFI B SameValue
          CFI A SameValue
          CFI PSW SameValue
          CFI DPL0 SameValue
          CFI DPH0 SameValue
          CFI R0 SameValue
          CFI R1 SameValue
          CFI R2 SameValue
          CFI R3 SameValue
          CFI R4 SameValue
          CFI R5 SameValue
          CFI R6 SameValue
          CFI R7 SameValue
          CFI V0 SameValue
          CFI V1 SameValue
          CFI V2 SameValue
          CFI V3 SameValue
          CFI V4 SameValue
          CFI V5 SameValue
          CFI V6 SameValue
          CFI V7 SameValue
          CFI PSPH Undefined
          CFI PSPL Undefined
          CFI XSPH Undefined
          CFI XSPL Undefined
          CFI ?RET Concat
          CFI ?BRET_EXT SameValue
          CFI ?RET_HIGH Frame(CFA_SP, 2)
          CFI ?RET_LOW Frame(CFA_SP, 1)
          CFI EndCommon cfiCommon1
        
HalUARTReadISR      SYMBOL "HalUARTReadISR"
??HalUARTReadISR?relay SYMBOL "?relay", HalUARTReadISR
HalUARTWriteISR     SYMBOL "HalUARTWriteISR"
??HalUARTWriteISR?relay SYMBOL "?relay", HalUARTWriteISR
halUart1RxIsr       SYMBOL "halUart1RxIsr"
`??halUart1RxIsr??INTVEC 27` SYMBOL "??INTVEC 27", halUart1RxIsr
halUart1TxIsr       SYMBOL "halUart1TxIsr"
`??halUart1TxIsr??INTVEC 115` SYMBOL "??INTVEC 115", halUart1TxIsr

// D:\IOT\°®¿ÕÆø\ÐÂ·ç»ú\project\AirMachine_cc2530_v1.0.1\AirMachine_cc2530\Components\hal\target\CC2530EB\_hal_uart_isr.c
//    1 /**************************************************************************************************
//    2   Filename:       _hal_uart_isr.c
//    3   Revised:        $Date: 2013-11-21 16:22:23 -0800 (Thu, 21 Nov 2013) $
//    4   Revision:       $Revision: 36195 $
//    5 
//    6   Description: This file contains the interface to the H/W UART driver by ISR.
//    7 
//    8 
//    9   Copyright 2006-2012 Texas Instruments Incorporated. All rights reserved.
//   10 
//   11   IMPORTANT: Your use of this Software is limited to those specific rights
//   12   granted under the terms of a software license agreement between the user
//   13   who downloaded the software, his/her employer (which must be your employer)
//   14   and Texas Instruments Incorporated (the "License").  You may not use this
//   15   Software unless you agree to abide by the terms of the License. The License
//   16   limits your use, and you acknowledge, that the Software may not be modified,
//   17   copied or distributed unless embedded on a Texas Instruments microcontroller
//   18   or used solely and exclusively in conjunction with a Texas Instruments radio
//   19   frequency transceiver, which is integrated into your product.  Other than for
//   20   the foregoing purpose, you may not use, reproduce, copy, prepare derivative
//   21   works of, modify, distribute, perform, display or sell this Software and/or
//   22   its documentation for any purpose.
//   23 
//   24   YOU FURTHER ACKNOWLEDGE AND AGREE THAT THE SOFTWARE AND DOCUMENTATION ARE
//   25   PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED,
//   26   INCLUDING WITHOUT LIMITATION, ANY WARRANTY OF MERCHANTABILITY, TITLE,
//   27   NON-INFRINGEMENT AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL
//   28   TEXAS INSTRUMENTS OR ITS LICENSORS BE LIABLE OR OBLIGATED UNDER CONTRACT,
//   29   NEGLIGENCE, STRICT LIABILITY, CONTRIBUTION, BREACH OF WARRANTY, OR OTHER
//   30   LEGAL EQUITABLE THEORY ANY DIRECT OR INDIRECT DAMAGES OR EXPENSES
//   31   INCLUDING BUT NOT LIMITED TO ANY INCIDENTAL, SPECIAL, INDIRECT, PUNITIVE
//   32   OR CONSEQUENTIAL DAMAGES, LOST PROFITS OR LOST DATA, COST OF PROCUREMENT
//   33   OF SUBSTITUTE GOODS, TECHNOLOGY, SERVICES, OR ANY CLAIMS BY THIRD PARTIES
//   34   (INCLUDING BUT NOT LIMITED TO ANY DEFENSE THEREOF), OR OTHER SIMILAR COSTS.
//   35 
//   36   Should you have any questions regarding your right to use this Software,
//   37   contact Texas Instruments Incorporated at www.TI.com.
//   38 **************************************************************************************************/
//   39 
//   40 /*********************************************************************
//   41  * INCLUDES
//   42  */
//   43 
//   44 #include "hal_types.h"
//   45 #include "hal_assert.h"
//   46 #include "hal_board.h"

        ASEGN SFR_AN:DATA:NOROOT,095H
// unsigned char volatile __sfr ST0
ST0:
        DATA8
        DS 1

        ASEGN SFR_AN:DATA:NOROOT,09aH
// unsigned char volatile __sfr IEN2
IEN2:
        DATA8
        DS 1

        ASEGN SFR_AN:DATA:NOROOT,0e8H
// union <unnamed> volatile __sfr _A_IRCON2
_A_IRCON2:
        DATA8
        DS 1

        ASEGN SFR_AN:DATA:NOROOT,0f9H
// unsigned char volatile __sfr U1DBUF
U1DBUF:
        DATA8
        DS 1
//   47 #include "hal_defs.h"
//   48 #include "hal_mcu.h"
//   49 #include "hal_uart.h"
//   50 #if defined MT_TASK
//   51 #include "MT_UART.h"
//   52 #endif
//   53 
//   54 /*********************************************************************
//   55  * MACROS
//   56  */
//   57 
//   58 //#define HAL_UART_ASSERT(expr)        HAL_ASSERT((expr))
//   59 #define HAL_UART_ASSERT(expr)
//   60 
//   61 /*********************************************************************
//   62  * CONSTANTS
//   63  */
//   64 
//   65 // UxCSR - USART Control and Status Register.
//   66 #define CSR_MODE                   0x80
//   67 #define CSR_RE                     0x40
//   68 #define CSR_SLAVE                  0x20
//   69 #define CSR_FE                     0x10
//   70 #define CSR_ERR                    0x08
//   71 #define CSR_RX_BYTE                0x04
//   72 #define CSR_TX_BYTE                0x02
//   73 #define CSR_ACTIVE                 0x01
//   74 
//   75 // UxUCR - USART UART Control Register.
//   76 #define UCR_FLUSH                  0x80
//   77 #define UCR_FLOW                   0x40
//   78 #define UCR_D9                     0x20
//   79 #define UCR_BIT9                   0x10
//   80 #define UCR_PARITY                 0x08
//   81 #define UCR_SPB                    0x04
//   82 #define UCR_STOP                   0x02
//   83 #define UCR_START                  0x01
//   84 
//   85 #define UTX0IE                     0x04
//   86 #define UTX1IE                     0x08
//   87 
//   88 #define P2DIR_PRIPO                0xC0
//   89 
//   90 // Incompatible redefinitions result with more than one UART driver sub-module.
//   91 #undef PxOUT
//   92 #undef PxDIR
//   93 #undef PxSEL
//   94 #undef UxCSR
//   95 #undef UxUCR
//   96 #undef UxDBUF
//   97 #undef UxBAUD
//   98 #undef UxGCR
//   99 #undef URXxIE
//  100 #undef URXxIF
//  101 #undef UTXxIE
//  102 #undef UTXxIF
//  103 #undef HAL_UART_PERCFG_BIT
//  104 #undef HAL_UART_Px_RTS
//  105 #undef HAL_UART_Px_CTS
//  106 #undef HAL_UART_Px_RX_TX
//  107 #if (HAL_UART_ISR == 1)
//  108 #define PxOUT                      P0
//  109 #define PxDIR                      P0DIR
//  110 #define PxSEL                      P0SEL
//  111 #define UxCSR                      U0CSR
//  112 #define UxUCR                      U0UCR
//  113 #define UxDBUF                     U0DBUF
//  114 #define UxBAUD                     U0BAUD
//  115 #define UxGCR                      U0GCR
//  116 #define URXxIE                     URX0IE
//  117 #define URXxIF                     URX0IF
//  118 #define UTXxIE                     UTX0IE
//  119 #define UTXxIF                     UTX0IF
//  120 #else
//  121 #define PxOUT                      P1
//  122 #define PxDIR                      P1DIR
//  123 #define PxSEL                      P1SEL
//  124 #define UxCSR                      U1CSR
//  125 #define UxUCR                      U1UCR
//  126 #define UxDBUF                     U1DBUF
//  127 #define UxBAUD                     U1BAUD
//  128 #define UxGCR                      U1GCR
//  129 #define URXxIE                     URX1IE
//  130 #define URXxIF                     URX1IF
//  131 #define UTXxIE                     UTX1IE
//  132 #define UTXxIF                     UTX1IF
//  133 #endif
//  134 
//  135 #if (HAL_UART_ISR == 1)
//  136 #define HAL_UART_PERCFG_BIT        0x01         // USART0 on P0, Alt-1; so clear this bit.
//  137 #define HAL_UART_Px_RX_TX          0x0C         // Peripheral I/O Select for Rx/Tx.
//  138 #define HAL_UART_Px_RTS            0x20         // Peripheral I/O Select for RTS.
//  139 #define HAL_UART_Px_CTS            0x10         // Peripheral I/O Select for CTS.
//  140 #else
//  141 #define HAL_UART_PERCFG_BIT        0x02         // USART1 on P1, Alt-2; so set this bit.
//  142 #define HAL_UART_Px_RTS            0x20         // Peripheral I/O Select for RTS.
//  143 #define HAL_UART_Px_CTS            0x10         // Peripheral I/O Select for CTS.
//  144 #define HAL_UART_Px_RX_TX          0xC0         // Peripheral I/O Select for Rx/Tx.
//  145 #endif
//  146 
//  147 // The timeout tick is at 32-kHz, so multiply msecs by 33.
//  148 #define HAL_UART_MSECS_TO_TICKS    33
//  149 
//  150 #if defined MT_TASK
//  151 #define HAL_UART_ISR_TX_MAX        MT_UART_DEFAULT_MAX_TX_BUFF
//  152 #define HAL_UART_ISR_RX_MAX        MT_UART_DEFAULT_MAX_RX_BUFF
//  153 #define HAL_UART_ISR_HIGH          MT_UART_DEFAULT_THRESHOLD
//  154 #define HAL_UART_ISR_IDLE         (MT_UART_DEFAULT_IDLE_TIMEOUT * HAL_UART_MSECS_TO_TICKS)
//  155 #else
//  156 #if !defined HAL_UART_ISR_RX_MAX
//  157 #define HAL_UART_ISR_RX_MAX        128
//  158 #endif
//  159 #if !defined HAL_UART_ISR_TX_MAX
//  160 #define HAL_UART_ISR_TX_MAX        HAL_UART_ISR_RX_MAX
//  161 #endif
//  162 #if !defined HAL_UART_ISR_HIGH
//  163 #define HAL_UART_ISR_HIGH         (HAL_UART_ISR_RX_MAX / 2 - 16)
//  164 #endif
//  165 #if !defined HAL_UART_ISR_IDLE
//  166 #define HAL_UART_ISR_IDLE         (6 * HAL_UART_MSECS_TO_TICKS)
//  167 #endif
//  168 #endif
//  169 
//  170 /*********************************************************************
//  171  * TYPEDEFS
//  172  */
//  173 
//  174 typedef struct
//  175 {
//  176   uint8 rxBuf[HAL_UART_ISR_RX_MAX];
//  177 #if HAL_UART_ISR_RX_MAX < 256
//  178   uint8 rxHead;
//  179   volatile uint8 rxTail;
//  180 #else
//  181   uint16 rxHead;
//  182   volatile uint16 rxTail;
//  183 #endif
//  184   uint8 rxTick;
//  185   uint8 rxShdw;
//  186 
//  187   uint8 txBuf[HAL_UART_ISR_TX_MAX];
//  188 #if HAL_UART_ISR_TX_MAX < 256
//  189   volatile uint8 txHead;
//  190   uint8 txTail;
//  191 #else
//  192   volatile uint16 txHead;
//  193   uint16 txTail;
//  194 #endif
//  195   uint8 txMT;
//  196 
//  197   halUARTCBack_t uartCB;
//  198 } uartISRCfg_t;
//  199 
//  200 /*********************************************************************
//  201  * GLOBAL VARIABLES
//  202  */
//  203 
//  204 /*********************************************************************
//  205  * GLOBAL FUNCTIONS
//  206  */
//  207 
//  208 /*********************************************************************
//  209  * LOCAL VARIABLES
//  210  */
//  211 

        RSEG XDATA_Z:XDATA:NOROOT(0)
        DATA8
//  212 static uartISRCfg_t isrCfg;
isrCfg:
        DS 265
        REQUIRE __INIT_XDATA_Z
//  213 
//  214 /*********************************************************************
//  215  * LOCAL FUNCTIONS
//  216  */
//  217 
//  218 static void HalUARTInitISR(void);
//  219 static void HalUARTOpenISR(halUARTCfg_t *config);
//  220 uint16 HalUARTReadISR(uint8 *buf, uint16 len);
//  221 uint16 HalUARTWriteISR(uint8 *buf, uint16 len);
//  222 static void HalUARTPollISR(void);
//  223 static uint16 HalUARTRxAvailISR(void);
//  224 static uint16 HalUARTTxAvailISR(void);
//  225 static void HalUARTSuspendISR(void);
//  226 static void HalUARTResumeISR(void);
//  227 
//  228 /******************************************************************************
//  229  * @fn      HalUARTInitISR
//  230  *
//  231  * @brief   Initialize the UART
//  232  *
//  233  * @param   none
//  234  *
//  235  * @return  none
//  236  *****************************************************************************/
//  237 static void HalUARTInitISR(void)
//  238 {
//  239   // Set P2 priority - USART0 over USART1 if both are defined.
//  240   P2DIR &= ~P2DIR_PRIPO;
//  241   P2DIR |= HAL_UART_PRIPO;
//  242 
//  243 #if (HAL_UART_ISR == 1)
//  244   PERCFG &= ~HAL_UART_PERCFG_BIT;    // Set UART0 I/O location to P0.
//  245 #else
//  246   PERCFG |= HAL_UART_PERCFG_BIT;     // Set UART1 I/O location to P1.
//  247 #endif
//  248   PxSEL  |= HAL_UART_Px_RX_TX;       // Enable Tx and Rx on P1.
//  249   ADCCFG &= ~HAL_UART_Px_RX_TX;      // Make sure ADC doesnt use this.
//  250   UxCSR = CSR_MODE;                  // Mode is UART Mode.
//  251   UxUCR = UCR_FLUSH;                 // Flush it.
//  252 }
//  253 
//  254 /******************************************************************************
//  255  * @fn      HalUARTUnInitISR
//  256  *
//  257  * @brief   UnInitialize the UART.
//  258  *
//  259  * @param   none
//  260  *
//  261  * @return  none
//  262  *****************************************************************************/
//  263 static void HalUARTUnInitISR(void)
//  264 {
//  265   UxCSR = 0;
//  266   URXxIE = 0;
//  267   URXxIF = 0;
//  268   IEN2 &= ~UTXxIE;  
//  269   UTXxIF = 0;
//  270 }
//  271 
//  272 /******************************************************************************
//  273  * @fn      HalUARTOpenISR
//  274  *
//  275  * @brief   Open a port according tp the configuration specified by parameter.
//  276  *
//  277  * @param   config - contains configuration information
//  278  *
//  279  * @return  none
//  280  *****************************************************************************/
//  281 static void HalUARTOpenISR(halUARTCfg_t *config)
//  282 {
//  283   isrCfg.uartCB = config->callBackFunc;
//  284   // Only supporting subset of baudrate for code size - other is possible.
//  285   HAL_UART_ASSERT((config->baudRate == HAL_UART_BR_9600) ||
//  286                   (config->baudRate == HAL_UART_BR_19200) ||
//  287                   (config->baudRate == HAL_UART_BR_38400) ||
//  288                   (config->baudRate == HAL_UART_BR_57600) ||
//  289                   (config->baudRate == HAL_UART_BR_115200));
//  290   
//  291   if (config->baudRate == HAL_UART_BR_57600 ||
//  292       config->baudRate == HAL_UART_BR_115200)
//  293   {
//  294     UxBAUD = 216;
//  295   }
//  296   else
//  297   {
//  298     UxBAUD = 59;
//  299   }
//  300   
//  301   switch (config->baudRate)
//  302   {
//  303     case HAL_UART_BR_9600:
//  304       UxGCR = 8;
//  305       break;
//  306     case HAL_UART_BR_19200:
//  307       UxGCR = 9;
//  308       break;
//  309     case HAL_UART_BR_38400:
//  310     case HAL_UART_BR_57600:
//  311       UxGCR = 10;
//  312       break;
//  313     default:
//  314       UxGCR = 11;
//  315       break;
//  316   }
//  317 
//  318   // 8 bits/char; no parity; 1 stop bit; stop bit hi.
//  319   if (config->flowControl)
//  320   {
//  321     UxUCR = UCR_FLOW | UCR_STOP;
//  322     PxSEL |= HAL_UART_Px_RTS | HAL_UART_Px_CTS;
//  323   }
//  324   else
//  325   {
//  326     UxUCR = UCR_STOP;
//  327   }
//  328 
//  329   UxCSR |= CSR_RE;
//  330   URXxIE = 1;
//  331   UTXxIF = 1;  // Prime the ISR pump.
//  332 }
//  333 
//  334 /*****************************************************************************
//  335  * @fn      HalUARTReadISR
//  336  *
//  337  * @brief   Read a buffer from the UART
//  338  *
//  339  * @param   buf  - valid data buffer at least 'len' bytes in size
//  340  *          len  - max length number of bytes to copy to 'buf'
//  341  *
//  342  * @return  length of buffer that was read
//  343  *****************************************************************************/

        RSEG BANKED_CODE:CODE:NOROOT(0)
//  344 uint16 HalUARTReadISR(uint8 *buf, uint16 len)
HalUARTReadISR:
          CFI Block cfiBlock0 Using cfiCommon0
          CFI Function HalUARTReadISR
        CODE
//  345 {
        MOV     A,#-0x9
        LCALL   ?BANKED_ENTER_XDATA
          CFI DPH0 load(1, XDATA, add(CFA_XSP16, literal(-1)))
          CFI DPL0 load(1, XDATA, add(CFA_XSP16, literal(-2)))
          CFI ?BRET_EXT load(1, XDATA, add(CFA_XSP16, literal(-3)))
          CFI ?RET_HIGH load(1, XDATA, add(CFA_XSP16, literal(-4)))
          CFI ?RET_LOW load(1, XDATA, add(CFA_XSP16, literal(-5)))
          CFI R7 load(1, XDATA, add(CFA_XSP16, literal(-6)))
          CFI V0 load(1, XDATA, add(CFA_XSP16, literal(-7)))
          CFI VB load(1, XDATA, add(CFA_XSP16, literal(-8)))
          CFI R6 load(1, XDATA, add(CFA_XSP16, literal(-9)))
          CFI CFA_SP SP+0
          CFI CFA_XSP16 add(XSP16, 9)
        ; Saved register size: 9
        ; Auto size: 0
//  346   uint16 cnt = 0;
        MOV     R0,#0x0
        MOV     R1,#0x0
        SJMP    ??HalUARTReadISR_0
//  347 
//  348   while ((isrCfg.rxHead != isrCfg.rxTail) && (cnt < len))
//  349   {
//  350     *buf++ = isrCfg.rxBuf[isrCfg.rxHead++];
??HalUARTReadISR_1:
        MOV     DPTR,#isrCfg + 128
        MOVX    A,@DPTR
        MOV     R6,A
        MOV     R7,#0x0
        MOV     A,#isrCfg & 0xff
        ADD     A,R6
        MOV     DPL,A
        MOV     A,#(isrCfg >> 8) & 0xff
        ADDC    A,R7
        MOV     DPH,A
        MOVX    A,@DPTR
        PUSH    A
          CFI CFA_SP SP+-1
        MOV     DPL,R2
        MOV     DPH,R3
        POP     A
          CFI CFA_SP SP+0
        MOVX    @DPTR,A
        MOV     DPTR,#isrCfg + 128
        MOVX    A,@DPTR
        ADD     A,#0x1
        MOVX    @DPTR,A
        MOV     DPL,R2
        MOV     DPH,R3
        INC     DPTR
        MOV     R2,DPL
        MOV     R3,DPH
//  351     if (isrCfg.rxHead >= HAL_UART_ISR_RX_MAX)
        MOV     DPTR,#isrCfg + 128
        MOVX    A,@DPTR
        CLR     C
        SUBB    A,#-0x80
        JC      ??HalUARTReadISR_2
//  352     {
//  353       isrCfg.rxHead = 0;
        MOV     DPTR,#isrCfg + 128
        MOV     A,#0x0
        MOVX    @DPTR,A
//  354     }
//  355     cnt++;
??HalUARTReadISR_2:
        INC     R0
        MOV     A,R0
        JNZ     ??HalUARTReadISR_0
        INC     R1
//  356   }
??HalUARTReadISR_0:
        MOV     DPTR,#isrCfg + 128
        MOVX    A,@DPTR
        MOV     R6,A
        MOV     DPTR,#isrCfg + 129
        MOVX    A,@DPTR
        XRL     A,R6
        JZ      ??HalUARTReadISR_3
        CLR     C
        MOV     A,R0
        SUBB    A,R4
        MOV     A,R1
        SUBB    A,R5
        JC      ??HalUARTReadISR_1
//  357 
//  358   return cnt;
??HalUARTReadISR_3:
        MOV     A,R0
        MOV     R2,A
        MOV     A,R1
        MOV     R3,A
        MOV     R7,#0x1
        LJMP    ?BANKED_LEAVE_XDATA
          CFI EndBlock cfiBlock0
//  359 }
//  360 
//  361 /******************************************************************************
//  362  * @fn      HalUARTWriteISR
//  363  *
//  364  * @brief   Write a buffer to the UART.
//  365  *
//  366  * @param   buf - pointer to the buffer that will be written, not freed
//  367  *          len - length of
//  368  *
//  369  * @return  length of the buffer that was sent
//  370  *****************************************************************************/

        RSEG BANKED_CODE:CODE:NOROOT(0)
//  371 uint16 HalUARTWriteISR(uint8 *buf, uint16 len)
HalUARTWriteISR:
          CFI Block cfiBlock1 Using cfiCommon0
          CFI Function HalUARTWriteISR
        CODE
//  372 {
        FUNCALL HalUARTWriteISR, HalUARTTxAvailISR
        LOCFRAME ISTACK, 0, STACK
        LOCFRAME PSTACK, 0, STACK
        LOCFRAME XSTACK, 12, STACK
        LOCFRAME IOVERLAY, 0, STATIC
        LOCFRAME DOVERLAY, 0, STATIC
        ARGFRAME ISTACK, 0, STACK
        ARGFRAME PSTACK, 0, STACK
        ARGFRAME XSTACK, 12, STACK
        ARGFRAME IOVERLAY, 0, STATIC
        ARGFRAME DOVERLAY, 0, STATIC
        REQUIRE ?V0
        REQUIRE ?V1
        REQUIRE ?V2
        REQUIRE ?V3
        MOV     A,#-0xc
        LCALL   ?BANKED_ENTER_XDATA
          CFI DPH0 load(1, XDATA, add(CFA_XSP16, literal(-1)))
          CFI DPL0 load(1, XDATA, add(CFA_XSP16, literal(-2)))
          CFI ?BRET_EXT load(1, XDATA, add(CFA_XSP16, literal(-3)))
          CFI ?RET_HIGH load(1, XDATA, add(CFA_XSP16, literal(-4)))
          CFI ?RET_LOW load(1, XDATA, add(CFA_XSP16, literal(-5)))
          CFI R7 load(1, XDATA, add(CFA_XSP16, literal(-6)))
          CFI V3 load(1, XDATA, add(CFA_XSP16, literal(-7)))
          CFI V2 load(1, XDATA, add(CFA_XSP16, literal(-8)))
          CFI V1 load(1, XDATA, add(CFA_XSP16, literal(-9)))
          CFI V0 load(1, XDATA, add(CFA_XSP16, literal(-10)))
          CFI VB load(1, XDATA, add(CFA_XSP16, literal(-11)))
          CFI R6 load(1, XDATA, add(CFA_XSP16, literal(-12)))
          CFI CFA_SP SP+0
          CFI CFA_XSP16 add(XSP16, 12)
        ; Saved register size: 12
        ; Auto size: 0
        MOV     A,R2
        MOV     R6,A
        MOV     A,R3
        MOV     R7,A
        MOV     ?V0,R4
        MOV     ?V1,R5
//  373   uint16 cnt;
//  374   
//  375   // Enforce all or none.
//  376   if (HalUARTTxAvailISR() < len)
        ; Setup parameters for call to function HalUARTTxAvailISR
        LCALL   ??HalUARTTxAvailISR?relay; Banked call to: HalUARTTxAvailISR
        MOV     ?V2,R2
        MOV     ?V3,R3
        CLR     C
        MOV     A,?V2
        SUBB    A,?V0
        MOV     A,?V3
        SUBB    A,?V1
        JNC     ??HalUARTWriteISR_0
//  377   {
//  378     return 0;
        MOV     R2,#0x0
        MOV     R3,#0x0
        SJMP    ??HalUARTWriteISR_1
//  379   }
//  380 
//  381   for (cnt = 0; cnt < len; cnt++)
??HalUARTWriteISR_0:
        MOV     R2,#0x0
        MOV     R3,#0x0
        SJMP    ??HalUARTWriteISR_2
//  382   {
//  383     isrCfg.txBuf[isrCfg.txTail] = *buf++;
//  384     isrCfg.txMT = 0;
//  385 
//  386     if (isrCfg.txTail >= HAL_UART_ISR_TX_MAX-1)
//  387     {
//  388       isrCfg.txTail = 0;
//  389     }
//  390     else
//  391     {
//  392       isrCfg.txTail++;
??HalUARTWriteISR_3:
        MOV     DPTR,#isrCfg + 261
        MOVX    A,@DPTR
        ADD     A,#0x1
        MOVX    @DPTR,A
//  393     }
//  394 
//  395     // Keep re-enabling ISR as it might be keeping up with this loop due to other ints.
//  396     IEN2 |= UTXxIE;  
??HalUARTWriteISR_4:
        ORL     0x9a,#0x8
        INC     R2
        MOV     A,R2
        JNZ     ??HalUARTWriteISR_2
        INC     R3
??HalUARTWriteISR_2:
        CLR     C
        MOV     A,R2
        SUBB    A,?V0
        MOV     A,R3
        SUBB    A,?V1
        JNC     ??HalUARTWriteISR_1
        MOV     DPL,R6
        MOV     DPH,R7
        MOVX    A,@DPTR
        PUSH    A
          CFI CFA_SP SP+-1
        MOV     DPTR,#isrCfg + 261
        MOVX    A,@DPTR
        MOV     R0,A
        MOV     R1,#0x0
        MOV     A,#(isrCfg + 132) & 0xff
        ADD     A,R0
        MOV     DPL,A
        MOV     A,#((isrCfg + 132) >> 8) & 0xff
        ADDC    A,R1
        MOV     DPH,A
        POP     A
          CFI CFA_SP SP+0
        MOVX    @DPTR,A
        MOV     DPL,R6
        MOV     DPH,R7
        INC     DPTR
        MOV     R6,DPL
        MOV     R7,DPH
        MOV     DPTR,#isrCfg + 262
        MOV     A,#0x0
        MOVX    @DPTR,A
        MOV     DPTR,#isrCfg + 261
        MOVX    A,@DPTR
        CLR     C
        SUBB    A,#0x7f
        JC      ??HalUARTWriteISR_3
        MOV     DPTR,#isrCfg + 261
        MOV     A,#0x0
        MOVX    @DPTR,A
        SJMP    ??HalUARTWriteISR_4
//  397   }
//  398 
//  399   return cnt;
??HalUARTWriteISR_1:
        MOV     R7,#0x4
        LJMP    ?BANKED_LEAVE_XDATA
          CFI EndBlock cfiBlock1
        REQUIRE IEN2
//  400 }
//  401 
//  402 /******************************************************************************
//  403  * @fn      HalUARTPollISR
//  404  *
//  405  * @brief   Poll a USART module implemented by ISR.
//  406  *
//  407  * @param   none
//  408  *
//  409  * @return  none
//  410  *****************************************************************************/
//  411 static void HalUARTPollISR(void)
//  412 {
//  413   if (isrCfg.uartCB != NULL)
//  414   {
//  415     uint16 cnt = HalUARTRxAvailISR();
//  416     uint8 evt = 0;
//  417 
//  418     if (isrCfg.rxTick)
//  419     {
//  420       // Use the LSB of the sleep timer (ST0 must be read first anyway).
//  421       uint8 decr = ST0 - isrCfg.rxShdw;
//  422 
//  423       if (isrCfg.rxTick > decr)
//  424       {
//  425         isrCfg.rxTick -= decr;
//  426       }
//  427       else
//  428       {
//  429         isrCfg.rxTick = 0;
//  430       }
//  431     }
//  432     isrCfg.rxShdw = ST0;
//  433 
//  434     if (cnt >= HAL_UART_ISR_RX_MAX-1)
//  435     {
//  436       evt = HAL_UART_RX_FULL;
//  437     }
//  438     else if (cnt >= HAL_UART_ISR_HIGH)
//  439     {
//  440       evt = HAL_UART_RX_ABOUT_FULL;
//  441     }
//  442     else if (cnt && !isrCfg.rxTick)
//  443     {
//  444       evt = HAL_UART_RX_TIMEOUT;
//  445     }
//  446 
//  447     if (isrCfg.txMT)
//  448     {
//  449       isrCfg.txMT = 0;
//  450       evt |= HAL_UART_TX_EMPTY;
//  451     }
//  452 
//  453     if (evt)
//  454     {
//  455       isrCfg.uartCB(HAL_UART_ISR-1, evt);
//  456     }
//  457   }
//  458 }
//  459 
//  460 /**************************************************************************************************
//  461  * @fn      HalUARTRxAvailISR()
//  462  *
//  463  * @brief   Calculate Rx Buffer length - the number of bytes in the buffer.
//  464  *
//  465  * @param   none
//  466  *
//  467  * @return  length of current Rx Buffer
//  468  **************************************************************************************************/
//  469 static uint16 HalUARTRxAvailISR(void)
//  470 {
//  471   uint8 tmp = isrCfg.rxTail;
//  472     
//  473   return (tmp >= isrCfg.rxHead) ? (tmp - isrCfg.rxHead) : (HAL_UART_ISR_RX_MAX - isrCfg.rxHead + tmp);
//  474 }
//  475 
//  476 /**************************************************************************************************
//  477  * @fn      HalUARTTxAvailISR()
//  478  *
//  479  * @brief   Calculate Tx Buffer length - the number of bytes in the buffer.
//  480  *
//  481  * @param   none
//  482  *
//  483  * @return  length of current Tx Buffer
//  484  **************************************************************************************************/

        RSEG BANKED_CODE:CODE:NOROOT(0)
//  485 static uint16 HalUARTTxAvailISR(void)
HalUARTTxAvailISR:
          CFI Block cfiBlock2 Using cfiCommon0
          CFI Function HalUARTTxAvailISR
        CODE
//  486 {
        PUSH    DPL
          CFI DPL0 Frame(CFA_SP, 4)
          CFI CFA_SP SP+-4
        PUSH    DPH
          CFI DPH0 Frame(CFA_SP, 5)
          CFI CFA_SP SP+-5
        ; Saved register size: 2
        ; Auto size: 0
//  487   uint16 tmp = isrCfg.txHead;
        MOV     DPTR,#isrCfg + 260
        MOVX    A,@DPTR
        MOV     R0,A
        MOV     R1,#0x0
//  488   
//  489   return (tmp > isrCfg.txTail) ? (isrCfg.txHead - isrCfg.txTail - 1) : (HAL_UART_ISR_TX_MAX - isrCfg.txTail + isrCfg.txHead - 1); 
        MOV     DPTR,#isrCfg + 261
        MOVX    A,@DPTR
        MOV     R2,A
        MOV     R3,#0x0
        CLR     C
        MOV     A,R2
        SUBB    A,R0
        MOV     A,R3
        SUBB    A,R1
        JNC     ??HalUARTTxAvailISR_0
        MOV     DPTR,#isrCfg + 260
        MOVX    A,@DPTR
        MOV     R0,A
        MOV     R1,#0x0
        MOV     DPTR,#isrCfg + 261
        MOVX    A,@DPTR
        MOV     R2,A
        MOV     R3,#0x0
        MOV     A,R0
        CLR     C
        SUBB    A,R2
        MOV     R0,A
        MOV     A,R1
        SUBB    A,R3
        MOV     R1,A
        MOV     A,R0
        ADD     A,#-0x1
        MOV     R2,A
        MOV     A,R1
        ADDC    A,#-0x1
        MOV     R3,A
        SJMP    ??HalUARTTxAvailISR_1
??HalUARTTxAvailISR_0:
        MOV     DPTR,#isrCfg + 261
        MOVX    A,@DPTR
        MOV     R0,A
        MOV     R1,#0x0
        CLR     C
        CLR     A
        SUBB    A,R0
        MOV     R0,A
        CLR     A
        SUBB    A,R1
        MOV     R1,A
        MOV     DPTR,#isrCfg + 260
        MOVX    A,@DPTR
        MOV     R2,A
        MOV     R3,#0x0
        MOV     A,R0
        ADD     A,R2
        MOV     R0,A
        MOV     A,R1
        ADDC    A,R3
        MOV     R1,A
        MOV     A,R0
        ADD     A,#0x7f
        MOV     R2,A
        CLR     A
        ADDC    A,R1
        MOV     R3,A
??HalUARTTxAvailISR_1:
        POP     DPH
          CFI DPH0 SameValue
          CFI CFA_SP SP+-4
        POP     DPL
          CFI DPL0 SameValue
          CFI CFA_SP SP+-3
        LJMP    ?BRET
          CFI EndBlock cfiBlock2
//  490 }
//  491 
//  492 /******************************************************************************
//  493  * @fn      HalUARTSuspendISR
//  494  *
//  495  * @brief   Suspend UART hardware before entering PM mode 1, 2 or 3.
//  496  *
//  497  * @param   None
//  498  *
//  499  * @return  None
//  500  *****************************************************************************/
//  501 static void HalUARTSuspendISR( void )
//  502 {
//  503   UxCSR &= ~CSR_RE;
//  504 }
//  505 
//  506 /******************************************************************************
//  507  * @fn      HalUARTResumeISR
//  508  *
//  509  * @brief   Resume UART hardware after exiting PM mode 1, 2 or 3.
//  510  *
//  511  * @param   None
//  512  *
//  513  * @return  None
//  514  *****************************************************************************/
//  515 static void HalUARTResumeISR( void )
//  516 {
//  517   UxUCR |= UCR_FLUSH;
//  518   UxCSR |= CSR_RE;
//  519 }
//  520 
//  521 /***************************************************************************************************
//  522  * @fn      halUartRxIsr
//  523  *
//  524  * @brief   UART Receive Interrupt
//  525  *
//  526  * @param   None
//  527  *
//  528  * @return  None
//  529  ***************************************************************************************************/
//  530 #if (HAL_UART_ISR == 1)
//  531 HAL_ISR_FUNCTION( halUart0RxIsr, URX0_VECTOR )
//  532 #else

        RSEG NEAR_CODE:CODE:NOROOT(0)
//  533 HAL_ISR_FUNCTION( halUart1RxIsr, URX1_VECTOR )
halUart1RxIsr:
          CFI Block cfiBlock3 Using cfiCommon1
          CFI Function halUart1RxIsr
        CODE
//  534 #endif
//  535 
//  536 {
        PUSH    A
          CFI A Frame(CFA_SP, 3)
          CFI CFA_SP SP+-3
        PUSH    PSW
          CFI PSW Frame(CFA_SP, 4)
          CFI CFA_SP SP+-4
        MOV     A,R0
          CFI R0 A
        PUSH    A
          CFI R0 Frame(CFA_SP, 5)
          CFI CFA_SP SP+-5
        MOV     A,R1
          CFI R1 A
        PUSH    A
          CFI R1 Frame(CFA_SP, 6)
          CFI CFA_SP SP+-6
        PUSH    DPL
          CFI DPL0 Frame(CFA_SP, 7)
          CFI CFA_SP SP+-7
        PUSH    DPH
          CFI DPH0 Frame(CFA_SP, 8)
          CFI CFA_SP SP+-8
        ; Saved register size: 6
        ; Auto size: 0
//  537   uint8 tmp = UxDBUF;
        MOV     A,0xf9
//  538   isrCfg.rxBuf[isrCfg.rxTail] = tmp;
        PUSH    A
          CFI CFA_SP SP+-9
        MOV     DPTR,#isrCfg + 129
        MOVX    A,@DPTR
        MOV     R0,A
        MOV     R1,#0x0
        MOV     A,#isrCfg & 0xff
        ADD     A,R0
        MOV     DPL,A
        MOV     A,#(isrCfg >> 8) & 0xff
        ADDC    A,R1
        MOV     DPH,A
        POP     A
          CFI CFA_SP SP+-8
        MOVX    @DPTR,A
//  539 
//  540   // Re-sync the shadow on any 1st byte received.
//  541   if (isrCfg.rxHead == isrCfg.rxTail)
        MOV     DPTR,#isrCfg + 128
        MOVX    A,@DPTR
        MOV     R0,A
        MOV     DPTR,#isrCfg + 129
        MOVX    A,@DPTR
        XRL     A,R0
        JNZ     ??halUart1RxIsr_0
//  542   {
//  543     isrCfg.rxShdw = ST0;
        MOV     A,0x95
        MOV     DPTR,#isrCfg + 131
        MOVX    @DPTR,A
//  544   }
//  545 
//  546   if (++isrCfg.rxTail >= HAL_UART_ISR_RX_MAX)
??halUart1RxIsr_0:
        MOV     DPTR,#isrCfg + 129
        MOVX    A,@DPTR
        ADD     A,#0x1
        MOV     DPTR,#isrCfg + 129
        MOVX    @DPTR,A
        CLR     C
        SUBB    A,#-0x80
        JC      ??halUart1RxIsr_1
//  547   {
//  548     isrCfg.rxTail = 0;
        MOV     DPTR,#isrCfg + 129
        MOV     A,#0x0
        MOVX    @DPTR,A
//  549   }
//  550 
//  551   isrCfg.rxTick = HAL_UART_ISR_IDLE;
??halUart1RxIsr_1:
        MOV     DPTR,#isrCfg + 130
        MOV     A,#-0x3a
        MOVX    @DPTR,A
//  552 }
        POP     DPH
          CFI DPH0 SameValue
          CFI CFA_SP SP+-7
        POP     DPL
          CFI DPL0 SameValue
          CFI CFA_SP SP+-6
        POP     A
          CFI R1 A
          CFI CFA_SP SP+-5
        MOV     R1,A
          CFI R1 SameValue
        POP     A
          CFI R0 A
          CFI CFA_SP SP+-4
        MOV     R0,A
          CFI R0 SameValue
        POP     PSW
          CFI PSW SameValue
          CFI CFA_SP SP+-3
        POP     A
          CFI A SameValue
          CFI CFA_SP SP+-2
        RETI
          CFI EndBlock cfiBlock3
        REQUIRE U1DBUF
        REQUIRE ST0
//  553 
//  554 /***************************************************************************************************
//  555  * @fn      halUartTxIsr
//  556  *
//  557  * @brief   UART Transmit Interrupt
//  558  *
//  559  * @param   None
//  560  *
//  561  * @return  None
//  562  ***************************************************************************************************/
//  563 #if (HAL_UART_ISR == 1)
//  564 HAL_ISR_FUNCTION( halUart0TxIsr, UTX0_VECTOR )
//  565 #else

        RSEG NEAR_CODE:CODE:NOROOT(0)
//  566 HAL_ISR_FUNCTION( halUart1TxIsr, UTX1_VECTOR )
halUart1TxIsr:
          CFI Block cfiBlock4 Using cfiCommon1
          CFI Function halUart1TxIsr
        CODE
//  567 #endif
//  568 {
        REQUIRE ?V0
        REQUIRE ?V1
        PUSH    A
          CFI A Frame(CFA_SP, 3)
          CFI CFA_SP SP+-3
        PUSH    PSW
          CFI PSW Frame(CFA_SP, 4)
          CFI CFA_SP SP+-4
        MOV     A,R0
          CFI R0 A
        PUSH    A
          CFI R0 Frame(CFA_SP, 5)
          CFI CFA_SP SP+-5
        PUSH    ?V0
          CFI V0 Frame(CFA_SP, 6)
          CFI CFA_SP SP+-6
        PUSH    ?V1
          CFI V1 Frame(CFA_SP, 7)
          CFI CFA_SP SP+-7
        PUSH    DPL
          CFI DPL0 Frame(CFA_SP, 8)
          CFI CFA_SP SP+-8
        PUSH    DPH
          CFI DPH0 Frame(CFA_SP, 9)
          CFI CFA_SP SP+-9
        ; Saved register size: 7
        ; Auto size: 0
//  569   if (isrCfg.txHead == isrCfg.txTail)
        MOV     DPTR,#isrCfg + 260
        MOVX    A,@DPTR
        MOV     R0,A
        MOV     DPTR,#isrCfg + 261
        MOVX    A,@DPTR
        XRL     A,R0
        JNZ     ??halUart1TxIsr_0
//  570   {
//  571     IEN2 &= ~UTXxIE;
        ANL     0x9a,#0xf7
//  572     isrCfg.txMT = 1;
        MOV     DPTR,#isrCfg + 262
        MOV     A,#0x1
        MOVX    @DPTR,A
        SJMP    ??halUart1TxIsr_1
//  573   }
//  574   else
//  575   {
//  576     UTXxIF = 0;
??halUart1TxIsr_0:
        CLR     0xe8.2
//  577     UxDBUF = isrCfg.txBuf[isrCfg.txHead++];
        MOV     DPTR,#isrCfg + 260
        MOVX    A,@DPTR
        MOV     ?V0,A
        MOV     A,#0x1
        ADD     A,?V0
        MOV     DPTR,#isrCfg + 260
        MOVX    @DPTR,A
        MOV     ?V1,#0x0
        MOV     A,#(isrCfg + 132) & 0xff
        ADD     A,?V0
        MOV     DPL,A
        MOV     A,#((isrCfg + 132) >> 8) & 0xff
        ADDC    A,?V1
        MOV     DPH,A
        MOVX    A,@DPTR
        MOV     0xf9,A
//  578 
//  579     if (isrCfg.txHead >= HAL_UART_ISR_TX_MAX)
        MOV     DPTR,#isrCfg + 260
        MOVX    A,@DPTR
        CLR     C
        SUBB    A,#-0x80
        JC      ??halUart1TxIsr_1
//  580     {
//  581       isrCfg.txHead = 0;
        MOV     DPTR,#isrCfg + 260
        MOV     A,#0x0
        MOVX    @DPTR,A
//  582     }
//  583   }
//  584 }
??halUart1TxIsr_1:
        POP     DPH
          CFI DPH0 SameValue
          CFI CFA_SP SP+-8
        POP     DPL
          CFI DPL0 SameValue
          CFI CFA_SP SP+-7
        POP     ?V1
          CFI V1 SameValue
          CFI CFA_SP SP+-6
        POP     ?V0
          CFI V0 SameValue
          CFI CFA_SP SP+-5
        POP     A
          CFI R0 A
          CFI CFA_SP SP+-4
        MOV     R0,A
          CFI R0 SameValue
        POP     PSW
          CFI PSW SameValue
          CFI CFA_SP SP+-3
        POP     A
          CFI A SameValue
          CFI CFA_SP SP+-2
        RETI
          CFI EndBlock cfiBlock4
        REQUIRE IEN2
        REQUIRE _A_IRCON2
        REQUIRE U1DBUF

        COMMON INTVEC:CODE:ROOT(0)
        ORG 27
`??halUart1RxIsr??INTVEC 27`:
        LJMP       (halUart1RxIsr)

        COMMON INTVEC:CODE:ROOT(0)
        ORG 115
`??halUart1TxIsr??INTVEC 115`:
        LJMP       (halUart1TxIsr)

        RSEG BANK_RELAYS:CODE:REORDER:NOROOT(0)
??HalUARTReadISR?relay:
        CODE
        LCALL   ?BDISPATCH
        DATA24
        DC24    HalUARTReadISR

        RSEG BANK_RELAYS:CODE:REORDER:NOROOT(0)
??HalUARTWriteISR?relay:
        CODE
        LCALL   ?BDISPATCH
        DATA24
        DC24    HalUARTWriteISR

        RSEG BANK_RELAYS:CODE:REORDER:NOROOT(0)
??HalUARTTxAvailISR?relay:
        CODE
        LCALL   ?BDISPATCH
        DATA24
        DC24    HalUARTTxAvailISR

        END
//  585 
//  586 /******************************************************************************
//  587 ******************************************************************************/
// 
// 330 bytes in segment BANKED_CODE
//  18 bytes in segment BANK_RELAYS
//   6 bytes in segment INTVEC
// 201 bytes in segment NEAR_CODE
//   4 bytes in segment SFR_AN
// 265 bytes in segment XDATA_Z
// 
// 549 bytes of CODE  memory (+ 6 bytes shared)
//   0 bytes of DATA  memory (+ 4 bytes shared)
// 265 bytes of XDATA memory
//
//Errors: none
//Warnings: 6
