<stg><name>multiply_accumulate</name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="3" to="4">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="4" to="5">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="5" to="6">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="6" to="7">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %in2_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in2_V)

]]></Node>
<StgValue><ssdm name="in2_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %in1_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in1_V)

]]></Node>
<StgValue><ssdm name="in1_V_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %CompleteRegister_m_c_1 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %CompleteRegister_m_cr_V_read)

]]></Node>
<StgValue><ssdm name="CompleteRegister_m_c_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="16">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp = trunc i16 %in1_V_read to i10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %p_Result_s = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 true, i10 %tmp)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %e1_V = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %in1_V_read, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="e1_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="16">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %tmp_31 = trunc i16 %in2_V_read to i10

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %p_Result_1 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 true, i10 %tmp_31)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %e2_V = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %in2_V_read, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="e2_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="22" op_0_bw="11">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %lhs_V = zext i11 %p_Result_s to i22

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="22" op_0_bw="11">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %rhs_V = zext i11 %p_Result_1 to i22

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %r_V = mul i22 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="5">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %lhs_V_1 = zext i5 %e1_V to i6

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="5">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %rhs_V_1 = zext i5 %e2_V to i6

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %r_V_1 = add i6 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %r_V = mul i22 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %r_V = mul i22 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="23" op_0_bw="22">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  %result_V = zext i22 %r_V to i23

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %agg_result_V_assign_s = sub i23 0, %result_V

]]></Node>
<StgValue><ssdm name="agg_result_V_assign_s"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="6">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  %tmp_cast = zext i6 %r_V_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:23  %op2_assign = add i7 12, %tmp_cast

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %sign = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %in1_V_read, i32 15)

]]></Node>
<StgValue><ssdm name="sign"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %sign_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %in2_V_read, i32 15)

]]></Node>
<StgValue><ssdm name="sign_1"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %exact_s = xor i1 %sign, %sign_1

]]></Node>
<StgValue><ssdm name="exact_s"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  %result_V_2 = select i1 %exact_s, i23 %agg_result_V_assign_s, i23 %result_V

]]></Node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="97" op_0_bw="23">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:22  %shifted_V_cast = sext i23 %result_V_2 to i97

]]></Node>
<StgValue><ssdm name="shifted_V_cast"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="97" op_0_bw="7">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:24  %tmp_cast_21 = zext i7 %op2_assign to i97

]]></Node>
<StgValue><ssdm name="tmp_cast_21"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="97" op_0_bw="97" op_1_bw="97">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:25  %r_V_2 = shl i97 %shifted_V_cast, %tmp_cast_21

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="97">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:26  %r_V_4_cast = sext i97 %r_V_2 to i128

]]></Node>
<StgValue><ssdm name="r_V_4_cast"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:27  %CompleteRegister_m_c = add nsw i128 %CompleteRegister_m_c_1, %r_V_4_cast

]]></Node>
<StgValue><ssdm name="CompleteRegister_m_c"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="38" st_id="7" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:27  %CompleteRegister_m_c = add nsw i128 %CompleteRegister_m_c_1, %r_V_4_cast

]]></Node>
<StgValue><ssdm name="CompleteRegister_m_c"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="128">
<![CDATA[
_ZlsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:28  ret i128 %CompleteRegister_m_c

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
