#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Jul 31 10:48:51 2020
# Process ID: 3456
# Log file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 688.543 ; gain = 142.977
create_ip -name axi_cdma -vendor xilinx.com -library ip -version 4.1 -module_name axi_cdma_0
generate_target {instantiation_template} [get_files e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_cdma_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_cdma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'axi_cdma_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_cdma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'axi_cdma_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_cdma_0'...
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0.xci]
launch_run -jobs 4 axi_cdma_0_synth_1
[Fri Jul 31 10:53:57 2020] Launched axi_cdma_0_synth_1...
Run output will be captured here: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.runs/axi_cdma_0_synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 17:36:35 2020...
