\hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source}{}\section{R\+C\+C\+Ex U\+A\+R\+T4 Clock Source}
\label{group___r_c_c_ex___u_a_r_t4___clock___source}\index{RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source_gaff82e747965b83222e9a26cd4ddba10d}\label{group___r_c_c_ex___u_a_r_t4___clock___source_gaff82e747965b83222e9a26cd4ddba10d}} 
\#define {\bfseries R\+C\+C\+\_\+\+U\+A\+R\+T4\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+C\+L\+K1}~((uint32\+\_\+t)0x00000000\+U)
\item 
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source_ga4a5e6664b7443bb073f8bc56ee434ef8}\label{group___r_c_c_ex___u_a_r_t4___clock___source_ga4a5e6664b7443bb073f8bc56ee434ef8}} 
\#define {\bfseries R\+C\+C\+\_\+\+U\+A\+R\+T4\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41a10b313c60e87a4549730848c3b81e}{R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+A\+R\+T4\+S\+E\+L\+\_\+0}}
\item 
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source_ga784a4f3f93b632fc639af377fd22d209}\label{group___r_c_c_ex___u_a_r_t4___clock___source_ga784a4f3f93b632fc639af377fd22d209}} 
\#define {\bfseries R\+C\+C\+\_\+\+U\+A\+R\+T4\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082c41328b9042d6dd2b5633cbc4dcd}{R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+A\+R\+T4\+S\+E\+L\+\_\+1}}
\item 
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source_gaae30868211d2839e9975c496332c23fd}\label{group___r_c_c_ex___u_a_r_t4___clock___source_gaae30868211d2839e9975c496332c23fd}} 
\#define {\bfseries R\+C\+C\+\_\+\+U\+A\+R\+T4\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SE}~R\+C\+C\+\_\+\+D\+C\+K\+C\+F\+G\+R2\+\_\+\+U\+A\+R\+T4\+S\+EL
\end{DoxyCompactItemize}


\subsection{Detailed Description}
