#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun May 07 10:42:06 2017
# Process ID: 15788
# Current directory: F:/receiverTransmitters/receiver/Receiver/Receiver.runs/synth_1
# Command line: vivado.exe -log receiver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source receiver.tcl
# Log file: F:/receiverTransmitters/receiver/Receiver/Receiver.runs/synth_1/receiver.vds
# Journal file: F:/receiverTransmitters/receiver/Receiver/Receiver.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source receiver.tcl -notrace
Command: synth_design -top receiver -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16268 
WARNING: [Synth 8-976] sc has already been declared [F:/receiverTransmitters/receiver/Receiver/Receiver.srcs/sources_1/new/receiver.v:42]
WARNING: [Synth 8-2654] second declaration of sc ignored [F:/receiverTransmitters/receiver/Receiver/Receiver.srcs/sources_1/new/receiver.v:42]
INFO: [Synth 8-994] sc is declared here [F:/receiverTransmitters/receiver/Receiver/Receiver.srcs/sources_1/new/receiver.v:27]
WARNING: [Synth 8-1082] lessCounter was previously declared with a range [F:/receiverTransmitters/receiver/Receiver/Receiver.srcs/sources_1/new/receiver.v:95]
WARNING: [Synth 8-976] lessCounter has already been declared [F:/receiverTransmitters/receiver/Receiver/Receiver.srcs/sources_1/new/receiver.v:95]
WARNING: [Synth 8-2654] second declaration of lessCounter ignored [F:/receiverTransmitters/receiver/Receiver/Receiver.srcs/sources_1/new/receiver.v:95]
INFO: [Synth 8-994] lessCounter is declared here [F:/receiverTransmitters/receiver/Receiver/Receiver.srcs/sources_1/new/receiver.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 292.840 ; gain = 83.699
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'receiver' [F:/receiverTransmitters/receiver/Receiver/Receiver.srcs/sources_1/new/receiver.v:13]
	Parameter smp1 bound to: 4 - type: integer 
	Parameter smp2 bound to: 3 - type: integer 
	Parameter smp3 bound to: 38400 - type: integer 
	Parameter countSpot bound to: 2604 - type: integer 
	Parameter countSpot2 bound to: 2603 - type: integer 
	Parameter mid_sample bound to: 2 - type: integer 
	Parameter bitPatternDetection bound to: 10 - type: integer 
	Parameter bitAccountForZero bound to: 9 - type: integer 
	Parameter ms1 bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'receiver' (1#1) [F:/receiverTransmitters/receiver/Receiver/Receiver.srcs/sources_1/new/receiver.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 310.641 ; gain = 101.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 310.641 ; gain = 101.500
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/receiverTransmitters/receiver/Receiver/Receiver.srcs/constrs_1/new/Master.xdc]
Finished Parsing XDC File [F:/receiverTransmitters/receiver/Receiver/Receiver.srcs/constrs_1/new/Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/receiverTransmitters/receiver/Receiver/Receiver.srcs/constrs_1/new/Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/receiver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/receiver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 615.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:01:14 . Memory (MB): peak = 615.449 ; gain = 406.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:01:14 . Memory (MB): peak = 615.449 ; gain = 406.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 615.449 ; gain = 406.309
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "shiftRegTemp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shiftRegTemp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bc_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sc_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "newdat1" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 615.449 ; gain = 406.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\newdat1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sequenceTrack_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dat1_reg[1] )
WARNING: [Synth 8-3332] Sequential element (sequenceTrack_reg) is unused and will be removed from module receiver.
WARNING: [Synth 8-3332] Sequential element (newdat1_reg[1]) is unused and will be removed from module receiver.
WARNING: [Synth 8-3332] Sequential element (dat1_reg[1]) is unused and will be removed from module receiver.
WARNING: [Synth 8-3332] Sequential element (tempRegShiftHolder_reg[0]) is unused and will be removed from module receiver.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:17 . Memory (MB): peak = 615.449 ; gain = 406.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:47 . Memory (MB): peak = 615.449 ; gain = 406.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:47 . Memory (MB): peak = 615.449 ; gain = 406.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:47 . Memory (MB): peak = 615.449 ; gain = 406.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:49 . Memory (MB): peak = 615.449 ; gain = 406.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:49 . Memory (MB): peak = 615.449 ; gain = 406.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:49 . Memory (MB): peak = 615.449 ; gain = 406.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:49 . Memory (MB): peak = 615.449 ; gain = 406.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:49 . Memory (MB): peak = 615.449 ; gain = 406.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:49 . Memory (MB): peak = 615.449 ; gain = 406.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    18|
|4     |LUT2   |     4|
|5     |LUT3   |     8|
|6     |LUT4   |     4|
|7     |LUT5   |     3|
|8     |LUT6   |     3|
|9     |FDRE   |    40|
|10    |IBUF   |     2|
|11    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    95|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:49 . Memory (MB): peak = 615.449 ; gain = 406.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 615.449 ; gain = 101.500
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:50 . Memory (MB): peak = 615.449 ; gain = 406.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:37 . Memory (MB): peak = 615.449 ; gain = 406.309
INFO: [Common 17-1381] The checkpoint 'F:/receiverTransmitters/receiver/Receiver/Receiver.runs/synth_1/receiver.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 615.449 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 07 10:44:05 2017...
