

================================================================
== Vivado HLS Report for 'video_pattern_generator'
================================================================
* Date:           Sat Jan 25 21:41:22 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Pattern_Generator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.228|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  480003|  480003|  480003|  480003|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+--------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- outer_inner  |  480001|  480001|         3|          1|          1|  480000|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    177|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    207|    -|
|Register         |        -|      -|      86|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      86|    384|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_1_fu_161_p2                    |     +    |      0|  0|  14|          10|           1|
    |add_ln14_fu_141_p2                      |     +    |      0|  0|  26|          19|           1|
    |j_fu_193_p2                             |     +    |      0|  0|  14|          10|           1|
    |ap_block_state3_io                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                      |    and   |      0|  0|   2|           1|           1|
    |m_axis_video_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |m_axis_video_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |m_axis_video_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |m_axis_video_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln14_fu_135_p2                     |   icmp   |      0|  0|  18|          19|          17|
    |icmp_ln16_fu_147_p2                     |   icmp   |      0|  0|  13|          10|           9|
    |m_axis_video_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |m_axis_video_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_187_p2                    |   icmp   |      0|  0|  13|          10|           9|
    |tmp_user_V_fu_181_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_11001               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                         |    or    |      0|  0|   2|           1|           1|
    |or_ln21_fu_175_p2                       |    or    |      0|  0|  10|          10|          10|
    |select_ln14_fu_167_p3                   |  select  |      0|  0|  10|           1|          10|
    |select_ln16_fu_153_p3                   |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0                           |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                 |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0| 177|         115|          73|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_117_p4      |   9|          2|   10|         20|
    |i_0_reg_113                       |   9|          2|   10|         20|
    |indvar_flatten_reg_102            |   9|          2|   19|         38|
    |j_0_reg_124                       |   9|          2|   10|         20|
    |m_axis_video_TDATA_blk_n          |   9|          2|    1|          2|
    |m_axis_video_V_data_V_1_state     |  15|          3|    2|          6|
    |m_axis_video_V_dest_V_1_state     |  15|          3|    2|          6|
    |m_axis_video_V_id_V_1_state       |  15|          3|    2|          6|
    |m_axis_video_V_keep_V_1_state     |  15|          3|    2|          6|
    |m_axis_video_V_last_V_1_data_out  |   9|          2|    1|          2|
    |m_axis_video_V_last_V_1_state     |  15|          3|    2|          6|
    |m_axis_video_V_strb_V_1_state     |  15|          3|    2|          6|
    |m_axis_video_V_user_V_1_data_out  |   9|          2|    1|          2|
    |m_axis_video_V_user_V_1_state     |  15|          3|    2|          6|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 207|         43|   69|        154|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |i_0_reg_113                        |  10|   0|   10|          0|
    |icmp_ln14_reg_199                  |   1|   0|    1|          0|
    |icmp_ln14_reg_199_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten_reg_102             |  19|   0|   19|          0|
    |j_0_reg_124                        |  10|   0|   10|          0|
    |m_axis_video_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |m_axis_video_V_data_V_1_state      |   2|   0|    2|          0|
    |m_axis_video_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |m_axis_video_V_dest_V_1_state      |   2|   0|    2|          0|
    |m_axis_video_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |m_axis_video_V_id_V_1_state        |   2|   0|    2|          0|
    |m_axis_video_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |m_axis_video_V_keep_V_1_state      |   2|   0|    2|          0|
    |m_axis_video_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |m_axis_video_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |m_axis_video_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |m_axis_video_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |m_axis_video_V_last_V_1_state      |   2|   0|    2|          0|
    |m_axis_video_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |m_axis_video_V_strb_V_1_state      |   2|   0|    2|          0|
    |m_axis_video_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |m_axis_video_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |m_axis_video_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |m_axis_video_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |m_axis_video_V_user_V_1_state      |   2|   0|    2|          0|
    |select_ln14_reg_208                |  10|   0|   10|          0|
    |tmp_last_V_reg_218                 |   1|   0|    1|          0|
    |tmp_user_V_reg_213                 |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  86|   0|   86|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | video_pattern_generator | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | video_pattern_generator | return value |
|ap_start             |  in |    1| ap_ctrl_hs | video_pattern_generator | return value |
|ap_done              | out |    1| ap_ctrl_hs | video_pattern_generator | return value |
|ap_idle              | out |    1| ap_ctrl_hs | video_pattern_generator | return value |
|ap_ready             | out |    1| ap_ctrl_hs | video_pattern_generator | return value |
|m_axis_video_TDATA   | out |   24|    axis    |  m_axis_video_V_data_V  |    pointer   |
|m_axis_video_TREADY  |  in |    1|    axis    |  m_axis_video_V_data_V  |    pointer   |
|m_axis_video_TVALID  | out |    1|    axis    |  m_axis_video_V_dest_V  |    pointer   |
|m_axis_video_TDEST   | out |    1|    axis    |  m_axis_video_V_dest_V  |    pointer   |
|m_axis_video_TKEEP   | out |    3|    axis    |  m_axis_video_V_keep_V  |    pointer   |
|m_axis_video_TSTRB   | out |    3|    axis    |  m_axis_video_V_strb_V  |    pointer   |
|m_axis_video_TUSER   | out |    1|    axis    |  m_axis_video_V_user_V  |    pointer   |
|m_axis_video_TLAST   | out |    1|    axis    |  m_axis_video_V_last_V  |    pointer   |
|m_axis_video_TID     | out |    1|    axis    |   m_axis_video_V_id_V   |    pointer   |
+---------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %m_axis_video_V_data_V), !map !36"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %m_axis_video_V_keep_V), !map !40"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %m_axis_video_V_strb_V), !map !44"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !48"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !52"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !56"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !60"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @video_pattern_genera) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src/cpp/video_pattern_generator.cpp:8]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [src/cpp/video_pattern_generator.cpp:14]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %0 ], [ %add_ln14, %inner ]" [src/cpp/video_pattern_generator.cpp:14]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %select_ln14, %inner ]" [src/cpp/video_pattern_generator.cpp:14]   --->   Operation 17 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ 0, %0 ], [ %j, %inner ]"   --->   Operation 18 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.43ns)   --->   "%icmp_ln14 = icmp eq i19 %indvar_flatten, -44288" [src/cpp/video_pattern_generator.cpp:14]   --->   Operation 19 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.16ns)   --->   "%add_ln14 = add i19 %indvar_flatten, 1" [src/cpp/video_pattern_generator.cpp:14]   --->   Operation 20 'add' 'add_ln14' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %2, label %inner" [src/cpp/video_pattern_generator.cpp:14]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.77ns)   --->   "%icmp_ln16 = icmp eq i10 %j_0, -224" [src/cpp/video_pattern_generator.cpp:16]   --->   Operation 22 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln14)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.68ns)   --->   "%select_ln16 = select i1 %icmp_ln16, i10 0, i10 %j_0" [src/cpp/video_pattern_generator.cpp:16]   --->   Operation 23 'select' 'select_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln14_1 = add i10 %i_0, 1" [src/cpp/video_pattern_generator.cpp:14]   --->   Operation 24 'add' 'add_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.68ns)   --->   "%select_ln14 = select i1 %icmp_ln16, i10 %add_ln14_1, i10 %i_0" [src/cpp/video_pattern_generator.cpp:14]   --->   Operation 25 'select' 'select_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%or_ln21 = or i10 %select_ln16, %select_ln14" [src/cpp/video_pattern_generator.cpp:21]   --->   Operation 26 'or' 'or_ln21' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.77ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i10 %or_ln21, 0" [src/cpp/video_pattern_generator.cpp:21]   --->   Operation 27 'icmp' 'tmp_user_V' <Predicate = (!icmp_ln14)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.77ns)   --->   "%tmp_last_V = icmp eq i10 %select_ln16, -225" [src/cpp/video_pattern_generator.cpp:27]   --->   Operation 28 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln14)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%j = add i10 %select_ln16, 1" [src/cpp/video_pattern_generator.cpp:16]   --->   Operation 29 'add' 'j' <Predicate = (!icmp_ln14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i24 -65536, i3 undef, i3 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [src/cpp/video_pattern_generator.cpp:40]   --->   Operation 30 'write' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @outer_inner_str)"   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480000, i64 480000, i64 480000)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [src/cpp/video_pattern_generator.cpp:17]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)" [src/cpp/video_pattern_generator.cpp:17]   --->   Operation 34 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [src/cpp/video_pattern_generator.cpp:18]   --->   Operation 35 'specpipeline' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i24 -65536, i3 undef, i3 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [src/cpp/video_pattern_generator.cpp:40]   --->   Operation 36 'write' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_1)" [src/cpp/video_pattern_generator.cpp:41]   --->   Operation 37 'specregionend' 'empty_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 38 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [src/cpp/video_pattern_generator.cpp:43]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000]
specinterface_ln8 (specinterface    ) [ 000000]
br_ln14           (br               ) [ 011110]
indvar_flatten    (phi              ) [ 001000]
i_0               (phi              ) [ 001000]
j_0               (phi              ) [ 001000]
icmp_ln14         (icmp             ) [ 001110]
add_ln14          (add              ) [ 011110]
br_ln14           (br               ) [ 000000]
icmp_ln16         (icmp             ) [ 000000]
select_ln16       (select           ) [ 000000]
add_ln14_1        (add              ) [ 000000]
select_ln14       (select           ) [ 011110]
or_ln21           (or               ) [ 000000]
tmp_user_V        (icmp             ) [ 001110]
tmp_last_V        (icmp             ) [ 001110]
j                 (add              ) [ 011110]
specloopname_ln0  (specloopname     ) [ 000000]
empty             (speclooptripcount) [ 000000]
specloopname_ln17 (specloopname     ) [ 000000]
tmp_1             (specregionbegin  ) [ 000000]
specpipeline_ln18 (specpipeline     ) [ 000000]
write_ln40        (write            ) [ 000000]
empty_2           (specregionend    ) [ 000000]
br_ln0            (br               ) [ 011110]
ret_ln43          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_pattern_genera"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outer_inner_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="24" slack="0"/>
<pin id="75" dir="0" index="2" bw="3" slack="0"/>
<pin id="76" dir="0" index="3" bw="3" slack="0"/>
<pin id="77" dir="0" index="4" bw="1" slack="0"/>
<pin id="78" dir="0" index="5" bw="1" slack="0"/>
<pin id="79" dir="0" index="6" bw="1" slack="0"/>
<pin id="80" dir="0" index="7" bw="1" slack="0"/>
<pin id="81" dir="0" index="8" bw="17" slack="0"/>
<pin id="82" dir="0" index="9" bw="1" slack="0"/>
<pin id="83" dir="0" index="10" bw="1" slack="0"/>
<pin id="84" dir="0" index="11" bw="1" slack="1"/>
<pin id="85" dir="0" index="12" bw="1" slack="1"/>
<pin id="86" dir="0" index="13" bw="1" slack="0"/>
<pin id="87" dir="0" index="14" bw="1" slack="0"/>
<pin id="88" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln40/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="indvar_flatten_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="19" slack="1"/>
<pin id="104" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="19" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_0_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="1"/>
<pin id="115" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_0_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="10" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="j_0_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="1"/>
<pin id="126" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_0_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="10" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln14_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="19" slack="0"/>
<pin id="137" dir="0" index="1" bw="19" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln14_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="19" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln16_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="10" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="select_ln16_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="10" slack="0"/>
<pin id="156" dir="0" index="2" bw="10" slack="0"/>
<pin id="157" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln14_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln14_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="10" slack="0"/>
<pin id="170" dir="0" index="2" bw="10" slack="0"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="or_ln21_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="10" slack="0"/>
<pin id="178" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_user_V_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="10" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_last_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="10" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="icmp_ln14_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="203" class="1005" name="add_ln14_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="19" slack="0"/>
<pin id="205" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="208" class="1005" name="select_ln14_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_user_V_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_last_V_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="223" class="1005" name="j_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="46" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="72" pin=6"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="72" pin=7"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="72" pin=8"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="72" pin=9"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="72" pin=10"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="72" pin=13"/></net>

<net id="101"><net_src comp="52" pin="0"/><net_sink comp="72" pin=14"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="106" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="106" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="128" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="128" pin="4"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="117" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="147" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="161" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="117" pin="4"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="153" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="167" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="153" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="153" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="135" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="141" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="211"><net_src comp="167" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="216"><net_src comp="181" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="72" pin=11"/></net>

<net id="221"><net_src comp="187" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="72" pin=12"/></net>

<net id="226"><net_src comp="193" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="128" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {4 }
	Port: m_axis_video_V_keep_V | {4 }
	Port: m_axis_video_V_strb_V | {4 }
	Port: m_axis_video_V_user_V | {4 }
	Port: m_axis_video_V_last_V | {4 }
	Port: m_axis_video_V_id_V | {4 }
	Port: m_axis_video_V_dest_V | {4 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		icmp_ln14 : 1
		add_ln14 : 1
		br_ln14 : 2
		icmp_ln16 : 1
		select_ln16 : 2
		add_ln14_1 : 1
		select_ln14 : 2
		or_ln21 : 3
		tmp_user_V : 3
		tmp_last_V : 3
		j : 3
	State 3
	State 4
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  icmp_ln14_fu_135  |    0    |    18   |
|   icmp   |  icmp_ln16_fu_147  |    0    |    13   |
|          |  tmp_user_V_fu_181 |    0    |    13   |
|          |  tmp_last_V_fu_187 |    0    |    13   |
|----------|--------------------|---------|---------|
|          |   add_ln14_fu_141  |    0    |    26   |
|    add   |  add_ln14_1_fu_161 |    0    |    14   |
|          |      j_fu_193      |    0    |    14   |
|----------|--------------------|---------|---------|
|  select  | select_ln16_fu_153 |    0    |    10   |
|          | select_ln14_fu_167 |    0    |    10   |
|----------|--------------------|---------|---------|
|    or    |   or_ln21_fu_175   |    0    |    10   |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_72  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   141   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln14_reg_203   |   19   |
|      i_0_reg_113     |   10   |
|   icmp_ln14_reg_199  |    1   |
|indvar_flatten_reg_102|   19   |
|      j_0_reg_124     |   10   |
|       j_reg_223      |   10   |
|  select_ln14_reg_208 |   10   |
|  tmp_last_V_reg_218  |    1   |
|  tmp_user_V_reg_213  |    1   |
+----------------------+--------+
|         Total        |   81   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   141  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   81   |    -   |
+-----------+--------+--------+
|   Total   |   81   |   141  |
+-----------+--------+--------+
