$date
	Thu Sep 26 09:43:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module f $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var reg 2 % nextstate [1:0] $end
$var reg 1 ! out $end
$var reg 2 & state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
0#
0"
1!
$end
#5
1"
#10
0"
0$
#15
1"
#20
0!
b1 %
0"
1#
#25
b10 %
b1 &
1"
#30
b1 %
0"
0#
#35
1"
#40
b10 %
0"
1#
#45
1!
b0 %
b10 &
1"
#50
0"
#55
0!
b1 %
b0 &
1"
#60
0"
