Verilog projects made for Digital Systems Design class
