

================================================================
== Vitis HLS Report for 'encoding'
================================================================
* Date:           Fri Nov 29 23:45:45 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fpga_accelerate
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.70 ns|  3.370 ns|     1.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_loop     |       64|       64|         1|          1|          1|    64|       yes|
        |- main_loop     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + search_loop  |        ?|        ?|         3|          -|          -|     ?|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 5 4 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 9 [1/1] (1.35ns)   --->   "%table_prefix_code_0 = alloca i64 1" [hls/lzw_hls.cpp:21->hls/lzw_hls.cpp:192]   --->   Operation 9 'alloca' 'table_prefix_code_0' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 10 [1/1] (1.35ns)   --->   "%table_prefix_code_1 = alloca i64 1" [hls/lzw_hls.cpp:21->hls/lzw_hls.cpp:192]   --->   Operation 10 'alloca' 'table_prefix_code_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 11 [1/1] (1.35ns)   --->   "%table_prefix_code_2 = alloca i64 1" [hls/lzw_hls.cpp:21->hls/lzw_hls.cpp:192]   --->   Operation 11 'alloca' 'table_prefix_code_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 12 [1/1] (1.35ns)   --->   "%table_prefix_code_3 = alloca i64 1" [hls/lzw_hls.cpp:21->hls/lzw_hls.cpp:192]   --->   Operation 12 'alloca' 'table_prefix_code_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 13 [1/1] (1.35ns)   --->   "%table_character_0 = alloca i64 1" [hls/lzw_hls.cpp:21->hls/lzw_hls.cpp:192]   --->   Operation 13 'alloca' 'table_character_0' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 14 [1/1] (1.35ns)   --->   "%table_character_1 = alloca i64 1" [hls/lzw_hls.cpp:21->hls/lzw_hls.cpp:192]   --->   Operation 14 'alloca' 'table_character_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 15 [1/1] (1.35ns)   --->   "%table_character_2 = alloca i64 1" [hls/lzw_hls.cpp:21->hls/lzw_hls.cpp:192]   --->   Operation 15 'alloca' 'table_character_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "%table_character_3 = alloca i64 1" [hls/lzw_hls.cpp:21->hls/lzw_hls.cpp:192]   --->   Operation 16 'alloca' 'table_character_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.16ns)   --->   "%input_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %input_size" [hls/lzw_hls.cpp:15]   --->   Operation 20 'read' 'input_size_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln26 = br void" [hls/lzw_hls.cpp:26->hls/lzw_hls.cpp:192]   --->   Operation 23 'br' 'br_ln26' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i9 %i_2, void %.split5.i, i9 0, void %entry"   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i, i32 8" [hls/lzw_hls.cpp:26->hls/lzw_hls.cpp:192]   --->   Operation 26 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %tmp_2, void %.split5.i, void %.lr.ph20.i" [hls/lzw_hls.cpp:26->hls/lzw_hls.cpp:192]   --->   Operation 28 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.92ns)   --->   "%i_2 = add i9 %i, i9 4" [hls/lzw_hls.cpp:26->hls/lzw_hls.cpp:192]   --->   Operation 29 'add' 'i_2' <Predicate = (!tmp_2)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_60 = trunc i9 %i" [hls/lzw_hls.cpp:26->hls/lzw_hls.cpp:192]   --->   Operation 30 'trunc' 'empty_60' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [hls/lzw_hls.cpp:26->hls/lzw_hls.cpp:192]   --->   Operation 31 'specloopname' 'specloopname_ln26' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %i, i32 2, i32 7" [hls/lzw_hls.cpp:28->hls/lzw_hls.cpp:192]   --->   Operation 32 'partselect' 'lshr_ln' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %lshr_ln" [hls/lzw_hls.cpp:28->hls/lzw_hls.cpp:192]   --->   Operation 33 'zext' 'zext_ln28' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln28" [hls/lzw_hls.cpp:28->hls/lzw_hls.cpp:192]   --->   Operation 34 'getelementptr' 'table_prefix_code_0_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.35ns)   --->   "%store_ln28 = store i32 4294967295, i7 %table_prefix_code_0_addr" [hls/lzw_hls.cpp:28->hls/lzw_hls.cpp:192]   --->   Operation 35 'store' 'store_ln28' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%table_character_0_addr = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln28" [hls/lzw_hls.cpp:29->hls/lzw_hls.cpp:192]   --->   Operation 36 'getelementptr' 'table_character_0_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.35ns)   --->   "%store_ln29 = store i8 %empty_60, i7 %table_character_0_addr" [hls/lzw_hls.cpp:29->hls/lzw_hls.cpp:192]   --->   Operation 37 'store' 'store_ln29' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln28" [hls/lzw_hls.cpp:28->hls/lzw_hls.cpp:192]   --->   Operation 38 'getelementptr' 'table_prefix_code_1_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.35ns)   --->   "%store_ln28 = store i32 4294967295, i7 %table_prefix_code_1_addr" [hls/lzw_hls.cpp:28->hls/lzw_hls.cpp:192]   --->   Operation 39 'store' 'store_ln28' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln29 = or i8 %empty_60, i8 1" [hls/lzw_hls.cpp:29->hls/lzw_hls.cpp:192]   --->   Operation 40 'or' 'or_ln29' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%table_character_1_addr = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln28" [hls/lzw_hls.cpp:29->hls/lzw_hls.cpp:192]   --->   Operation 41 'getelementptr' 'table_character_1_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.35ns)   --->   "%store_ln29 = store i8 %or_ln29, i7 %table_character_1_addr" [hls/lzw_hls.cpp:29->hls/lzw_hls.cpp:192]   --->   Operation 42 'store' 'store_ln29' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln28" [hls/lzw_hls.cpp:28->hls/lzw_hls.cpp:192]   --->   Operation 43 'getelementptr' 'table_prefix_code_2_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.35ns)   --->   "%store_ln28 = store i32 4294967295, i7 %table_prefix_code_2_addr" [hls/lzw_hls.cpp:28->hls/lzw_hls.cpp:192]   --->   Operation 44 'store' 'store_ln28' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln29_1 = or i8 %empty_60, i8 2" [hls/lzw_hls.cpp:29->hls/lzw_hls.cpp:192]   --->   Operation 45 'or' 'or_ln29_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%table_character_2_addr = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln28" [hls/lzw_hls.cpp:29->hls/lzw_hls.cpp:192]   --->   Operation 46 'getelementptr' 'table_character_2_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.35ns)   --->   "%store_ln29 = store i8 %or_ln29_1, i7 %table_character_2_addr" [hls/lzw_hls.cpp:29->hls/lzw_hls.cpp:192]   --->   Operation 47 'store' 'store_ln29' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln28" [hls/lzw_hls.cpp:28->hls/lzw_hls.cpp:192]   --->   Operation 48 'getelementptr' 'table_prefix_code_3_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.35ns)   --->   "%store_ln28 = store i32 4294967295, i7 %table_prefix_code_3_addr" [hls/lzw_hls.cpp:28->hls/lzw_hls.cpp:192]   --->   Operation 49 'store' 'store_ln28' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln29_2 = or i8 %empty_60, i8 3" [hls/lzw_hls.cpp:29->hls/lzw_hls.cpp:192]   --->   Operation 50 'or' 'or_ln29_2' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%table_character_3_addr = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln28" [hls/lzw_hls.cpp:29->hls/lzw_hls.cpp:192]   --->   Operation 51 'getelementptr' 'table_character_3_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.35ns)   --->   "%store_ln29 = store i8 %or_ln29_2, i7 %table_character_3_addr" [hls/lzw_hls.cpp:29->hls/lzw_hls.cpp:192]   --->   Operation 52 'store' 'store_ln29' <Predicate = (!tmp_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!tmp_2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%table_size = alloca i32 1"   --->   Operation 54 'alloca' 'table_size' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%out_index = alloca i32 1"   --->   Operation 55 'alloca' 'out_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.25ns)   --->   "%tmp_6 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'read' 'tmp_6' <Predicate = true> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 16> <FIFO>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i8 %tmp_6" [hls/lzw_hls.cpp:32->hls/lzw_hls.cpp:192]   --->   Operation 57 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.48ns)   --->   "%store_ln35 = store i32 0, i32 %out_index" [hls/lzw_hls.cpp:35->hls/lzw_hls.cpp:192]   --->   Operation 58 'store' 'store_ln35' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln35 = store i32 256, i32 %table_size" [hls/lzw_hls.cpp:35->hls/lzw_hls.cpp:192]   --->   Operation 59 'store' 'store_ln35' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 60 [1/1] (0.48ns)   --->   "%br_ln35 = br void" [hls/lzw_hls.cpp:35->hls/lzw_hls.cpp:192]   --->   Operation 60 'br' 'br_ln35' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%i_3 = phi i31 1, void %.lr.ph20.i, i31 %i_4, void %.loopexit._crit_edge.i"   --->   Operation 61 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_1 = phi i32 %sext_ln32, void %.lr.ph20.i, i32 %zext_ln35_1, void %.loopexit._crit_edge.i" [hls/lzw_hls.cpp:32->hls/lzw_hls.cpp:192]   --->   Operation 62 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i31 %i_3" [hls/lzw_hls.cpp:35->hls/lzw_hls.cpp:192]   --->   Operation 63 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.11ns)   --->   "%icmp_ln35 = icmp_slt  i32 %zext_ln35, i32 %input_size_read" [hls/lzw_hls.cpp:35->hls/lzw_hls.cpp:192]   --->   Operation 64 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %.exit, void %.split3.i" [hls/lzw_hls.cpp:35->hls/lzw_hls.cpp:192]   --->   Operation 65 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%table_size_load = load i32 %table_size" [hls/lzw_hls.cpp:40->hls/lzw_hls.cpp:192]   --->   Operation 66 'load' 'table_size_load' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [hls/lzw_hls.cpp:32->hls/lzw_hls.cpp:192]   --->   Operation 67 'specpipeline' 'specpipeline_ln32' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [hls/lzw_hls.cpp:32->hls/lzw_hls.cpp:192]   --->   Operation 68 'specloopname' 'specloopname_ln32' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.25ns)   --->   "%tmp_7 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'tmp_7' <Predicate = (icmp_ln35)> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 16> <FIFO>
ST_4 : Operation 70 [1/1] (1.11ns)   --->   "%icmp_ln40 = icmp_sgt  i32 %table_size_load, i32 256" [hls/lzw_hls.cpp:40->hls/lzw_hls.cpp:192]   --->   Operation 70 'icmp' 'icmp_ln40' <Predicate = (icmp_ln35)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.loopexit.thread.i, void %.lr.ph.i.preheader" [hls/lzw_hls.cpp:40->hls/lzw_hls.cpp:192]   --->   Operation 71 'br' 'br_ln40' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.48ns)   --->   "%br_ln40 = br void %.lr.ph.i" [hls/lzw_hls.cpp:40->hls/lzw_hls.cpp:192]   --->   Operation 72 'br' 'br_ln40' <Predicate = (icmp_ln35 & icmp_ln40)> <Delay = 0.48>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%out_index_load = load i32 %out_index" [hls/lzw_hls.cpp:65->hls/lzw_hls.cpp:192]   --->   Operation 73 'load' 'out_index_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.25ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %code_stream, i32 %p_1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'write' 'write_ln174' <Predicate = (!icmp_ln35)> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_4 : Operation 75 [1/1] (1.20ns)   --->   "%out_index_2 = add i32 %out_index_load, i32 1" [hls/lzw_hls.cpp:65->hls/lzw_hls.cpp:192]   --->   Operation 75 'add' 'out_index_2' <Predicate = (!icmp_ln35)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i32 %out_index_load" [hls/lzw_hls.cpp:65->hls/lzw_hls.cpp:192]   --->   Operation 76 'zext' 'zext_ln65' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%local_output_code_addr = getelementptr i32 %local_output_code, i64 0, i64 %zext_ln65" [hls/lzw_hls.cpp:65->hls/lzw_hls.cpp:192]   --->   Operation 77 'getelementptr' 'local_output_code_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.35ns)   --->   "%store_ln65 = store i32 %p_1, i8 %local_output_code_addr" [hls/lzw_hls.cpp:65->hls/lzw_hls.cpp:192]   --->   Operation 78 'store' 'store_ln65' <Predicate = (!icmp_ln35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_output_size_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (2.16ns)   --->   "%write_ln192 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %local_output_size_out, i32 %out_index_2" [hls/lzw_hls.cpp:192]   --->   Operation 80 'write' 'write_ln192' <Predicate = (!icmp_ln35)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_output_size_out1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (2.16ns)   --->   "%write_ln192 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %local_output_size_out1, i32 %out_index_2" [hls/lzw_hls.cpp:192]   --->   Operation 82 'write' 'write_ln192' <Predicate = (!icmp_ln35)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln192 = ret" [hls/lzw_hls.cpp:192]   --->   Operation 83 'ret' 'ret_ln192' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.36>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%found = phi i31 %add_ln40, void %.split._crit_edge.i, i31 256, void %.lr.ph.i.preheader" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 84 'phi' 'found' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%table_size_load_1 = load i32 %table_size" [hls/lzw_hls.cpp:40->hls/lzw_hls.cpp:192]   --->   Operation 85 'load' 'table_size_load_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i31 %found" [hls/lzw_hls.cpp:40->hls/lzw_hls.cpp:192]   --->   Operation 86 'zext' 'zext_ln40' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.11ns)   --->   "%icmp_ln40_1 = icmp_slt  i32 %zext_ln40, i32 %table_size_load_1" [hls/lzw_hls.cpp:40->hls/lzw_hls.cpp:192]   --->   Operation 87 'icmp' 'icmp_ln40_1' <Predicate = (icmp_ln40)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40_1, void %.loopexit.thread.i.loopexit, void %.split.i" [hls/lzw_hls.cpp:40->hls/lzw_hls.cpp:192]   --->   Operation 88 'br' 'br_ln40' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %found, i32 2, i32 8" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 89 'partselect' 'lshr_ln1' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i7 %lshr_ln1" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 90 'zext' 'zext_ln42_1' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_2 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln42_1" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 91 'getelementptr' 'table_prefix_code_0_addr_2' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (1.35ns)   --->   "%table_prefix_code_0_load = load i7 %table_prefix_code_0_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 92 'load' 'table_prefix_code_0_load' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_2 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln42_1" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 93 'getelementptr' 'table_prefix_code_1_addr_2' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 0.00>
ST_5 : Operation 94 [2/2] (1.35ns)   --->   "%table_prefix_code_1_load = load i7 %table_prefix_code_1_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 94 'load' 'table_prefix_code_1_load' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_2 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln42_1" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 95 'getelementptr' 'table_prefix_code_2_addr_2' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (1.35ns)   --->   "%table_prefix_code_2_load = load i7 %table_prefix_code_2_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 96 'load' 'table_prefix_code_2_load' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_2 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln42_1" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 97 'getelementptr' 'table_prefix_code_3_addr_2' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (1.35ns)   --->   "%table_prefix_code_3_load = load i7 %table_prefix_code_3_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 98 'load' 'table_prefix_code_3_load' <Predicate = (icmp_ln40 & icmp_ln40_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit.thread.i"   --->   Operation 99 'br' 'br_ln0' <Predicate = (icmp_ln40 & !icmp_ln40_1)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%table_size_load_2 = load i32 %table_size" [hls/lzw_hls.cpp:54->hls/lzw_hls.cpp:192]   --->   Operation 100 'load' 'table_size_load_2' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%out_index_load_1 = load i32 %out_index" [hls/lzw_hls.cpp:52->hls/lzw_hls.cpp:192]   --->   Operation 101 'load' 'out_index_load_1' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (2.25ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %code_stream, i32 %p_1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_5 : Operation 103 [1/1] (1.20ns)   --->   "%out_index_3 = add i32 %out_index_load_1, i32 1" [hls/lzw_hls.cpp:52->hls/lzw_hls.cpp:192]   --->   Operation 103 'add' 'out_index_3' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i32 %out_index_load_1" [hls/lzw_hls.cpp:52->hls/lzw_hls.cpp:192]   --->   Operation 104 'zext' 'zext_ln52' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%local_output_code_addr_1 = getelementptr i32 %local_output_code, i64 0, i64 %zext_ln52" [hls/lzw_hls.cpp:52->hls/lzw_hls.cpp:192]   --->   Operation 105 'getelementptr' 'local_output_code_addr_1' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.35ns)   --->   "%store_ln52 = store i32 %p_1, i8 %local_output_code_addr_1" [hls/lzw_hls.cpp:52->hls/lzw_hls.cpp:192]   --->   Operation 106 'store' 'store_ln52' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %table_size_load_2, i32 9, i32 31" [hls/lzw_hls.cpp:54->hls/lzw_hls.cpp:192]   --->   Operation 107 'partselect' 'tmp_5' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.97ns)   --->   "%icmp_ln54 = icmp_slt  i23 %tmp_5, i23 1" [hls/lzw_hls.cpp:54->hls/lzw_hls.cpp:192]   --->   Operation 108 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.loopexit.thread._crit_edge.i, void" [hls/lzw_hls.cpp:54->hls/lzw_hls.cpp:192]   --->   Operation 109 'br' 'br_ln54' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %table_size_load_2" [hls/lzw_hls.cpp:55->hls/lzw_hls.cpp:192]   --->   Operation 110 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %table_size_load_2, i32 2, i32 8" [hls/lzw_hls.cpp:55->hls/lzw_hls.cpp:192]   --->   Operation 111 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i7 %lshr_ln2" [hls/lzw_hls.cpp:55->hls/lzw_hls.cpp:192]   --->   Operation 112 'zext' 'zext_ln55' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%table_prefix_code_0_addr_1 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln55" [hls/lzw_hls.cpp:55->hls/lzw_hls.cpp:192]   --->   Operation 113 'getelementptr' 'table_prefix_code_0_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%table_prefix_code_1_addr_1 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln55" [hls/lzw_hls.cpp:55->hls/lzw_hls.cpp:192]   --->   Operation 114 'getelementptr' 'table_prefix_code_1_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%table_prefix_code_2_addr_1 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln55" [hls/lzw_hls.cpp:55->hls/lzw_hls.cpp:192]   --->   Operation 115 'getelementptr' 'table_prefix_code_2_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%table_prefix_code_3_addr_1 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln55" [hls/lzw_hls.cpp:55->hls/lzw_hls.cpp:192]   --->   Operation 116 'getelementptr' 'table_prefix_code_3_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%table_character_0_addr_1 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln55" [hls/lzw_hls.cpp:56->hls/lzw_hls.cpp:192]   --->   Operation 117 'getelementptr' 'table_character_0_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%table_character_1_addr_1 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln55" [hls/lzw_hls.cpp:56->hls/lzw_hls.cpp:192]   --->   Operation 118 'getelementptr' 'table_character_1_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%table_character_2_addr_1 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln55" [hls/lzw_hls.cpp:56->hls/lzw_hls.cpp:192]   --->   Operation 119 'getelementptr' 'table_character_2_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%table_character_3_addr_1 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln55" [hls/lzw_hls.cpp:56->hls/lzw_hls.cpp:192]   --->   Operation 120 'getelementptr' 'table_character_3_addr_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.88ns)   --->   "%switch_ln55 = switch i2 %trunc_ln55, void %branch3.i, i2 0, void %branch0.i, i2 1, void %branch1.i, i2 2, void %branch2.i" [hls/lzw_hls.cpp:55->hls/lzw_hls.cpp:192]   --->   Operation 121 'switch' 'switch_ln55' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.88>
ST_5 : Operation 122 [1/1] (1.35ns)   --->   "%store_ln55 = store i32 %p_1, i7 %table_prefix_code_2_addr_1" [hls/lzw_hls.cpp:55->hls/lzw_hls.cpp:192]   --->   Operation 122 'store' 'store_ln55' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 2) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 123 [1/1] (1.35ns)   --->   "%store_ln56 = store i8 %tmp_7, i7 %table_character_2_addr_1" [hls/lzw_hls.cpp:56->hls/lzw_hls.cpp:192]   --->   Operation 123 'store' 'store_ln56' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 2) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 2) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 2)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (1.35ns)   --->   "%store_ln55 = store i32 %p_1, i7 %table_prefix_code_1_addr_1" [hls/lzw_hls.cpp:55->hls/lzw_hls.cpp:192]   --->   Operation 125 'store' 'store_ln55' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 1) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 126 [1/1] (1.35ns)   --->   "%store_ln56 = store i8 %tmp_7, i7 %table_character_1_addr_1" [hls/lzw_hls.cpp:56->hls/lzw_hls.cpp:192]   --->   Operation 126 'store' 'store_ln56' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 1) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 127 'br' 'br_ln0' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 1) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 1)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (1.35ns)   --->   "%store_ln55 = store i32 %p_1, i7 %table_prefix_code_0_addr_1" [hls/lzw_hls.cpp:55->hls/lzw_hls.cpp:192]   --->   Operation 128 'store' 'store_ln55' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 0) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 129 [1/1] (1.35ns)   --->   "%store_ln56 = store i8 %tmp_7, i7 %table_character_0_addr_1" [hls/lzw_hls.cpp:56->hls/lzw_hls.cpp:192]   --->   Operation 129 'store' 'store_ln56' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 0) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 130 'br' 'br_ln0' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 0) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 0)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.35ns)   --->   "%store_ln55 = store i32 %p_1, i7 %table_prefix_code_3_addr_1" [hls/lzw_hls.cpp:55->hls/lzw_hls.cpp:192]   --->   Operation 131 'store' 'store_ln55' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 3) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 132 [1/1] (1.35ns)   --->   "%store_ln56 = store i8 %tmp_7, i7 %table_character_3_addr_1" [hls/lzw_hls.cpp:56->hls/lzw_hls.cpp:192]   --->   Operation 132 'store' 'store_ln56' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 3) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!icmp_ln40_1 & icmp_ln54 & trunc_ln55 == 3) | (!icmp_ln40 & icmp_ln54 & trunc_ln55 == 3)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%table_size_load_3 = load i32 %table_size" [hls/lzw_hls.cpp:57->hls/lzw_hls.cpp:192]   --->   Operation 134 'load' 'table_size_load_3' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.20ns)   --->   "%table_size_1 = add i32 %table_size_load_3, i32 1" [hls/lzw_hls.cpp:57->hls/lzw_hls.cpp:192]   --->   Operation 135 'add' 'table_size_1' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.48ns)   --->   "%store_ln58 = store i32 %table_size_1, i32 %table_size" [hls/lzw_hls.cpp:58->hls/lzw_hls.cpp:192]   --->   Operation 136 'store' 'store_ln58' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.48>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln58 = br void %.loopexit.thread._crit_edge.i" [hls/lzw_hls.cpp:58->hls/lzw_hls.cpp:192]   --->   Operation 137 'br' 'br_ln58' <Predicate = (!icmp_ln40_1 & icmp_ln54) | (!icmp_ln40 & icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.48ns)   --->   "%store_ln52 = store i32 %out_index_3, i32 %out_index" [hls/lzw_hls.cpp:52->hls/lzw_hls.cpp:192]   --->   Operation 138 'store' 'store_ln52' <Predicate = (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.48>

State 6 <SV = 5> <Delay = 3.06>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [hls/lzw_hls.cpp:40->hls/lzw_hls.cpp:192]   --->   Operation 139 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i31 %found" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 140 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i2 %trunc_ln42" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 141 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/2] (1.35ns)   --->   "%table_prefix_code_0_load = load i7 %table_prefix_code_0_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 142 'load' 'table_prefix_code_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 143 [1/2] (1.35ns)   --->   "%table_prefix_code_1_load = load i7 %table_prefix_code_1_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 143 'load' 'table_prefix_code_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 144 [1/2] (1.35ns)   --->   "%table_prefix_code_2_load = load i7 %table_prefix_code_2_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 144 'load' 'table_prefix_code_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 145 [1/2] (1.35ns)   --->   "%table_prefix_code_3_load = load i7 %table_prefix_code_3_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 145 'load' 'table_prefix_code_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 146 [1/1] (0.60ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i64, i32 %table_prefix_code_0_load, i32 %table_prefix_code_1_load, i32 %table_prefix_code_2_load, i32 %table_prefix_code_3_load, i64 %zext_ln42" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 146 'mux' 'tmp' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (1.11ns)   --->   "%icmp_ln42 = icmp_eq  i32 %tmp, i32 %p_1" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 147 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %.split._crit_edge.i, void" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 148 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%table_character_0_addr_2 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln42_1" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 149 'getelementptr' 'table_character_0_addr_2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 150 [2/2] (1.35ns)   --->   "%table_character_0_load = load i7 %table_character_0_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 150 'load' 'table_character_0_load' <Predicate = (icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%table_character_1_addr_2 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln42_1" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 151 'getelementptr' 'table_character_1_addr_2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 152 [2/2] (1.35ns)   --->   "%table_character_1_load = load i7 %table_character_1_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 152 'load' 'table_character_1_load' <Predicate = (icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%table_character_2_addr_2 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln42_1" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 153 'getelementptr' 'table_character_2_addr_2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 154 [2/2] (1.35ns)   --->   "%table_character_2_load = load i7 %table_character_2_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 154 'load' 'table_character_2_load' <Predicate = (icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%table_character_3_addr_2 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln42_1" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 155 'getelementptr' 'table_character_3_addr_2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 156 [2/2] (1.35ns)   --->   "%table_character_3_load = load i7 %table_character_3_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 156 'load' 'table_character_3_load' <Predicate = (icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 7 <SV = 6> <Delay = 2.81>
ST_7 : Operation 157 [1/2] (1.35ns)   --->   "%table_character_0_load = load i7 %table_character_0_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 157 'load' 'table_character_0_load' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_7 : Operation 158 [1/2] (1.35ns)   --->   "%table_character_1_load = load i7 %table_character_1_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 158 'load' 'table_character_1_load' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_7 : Operation 159 [1/2] (1.35ns)   --->   "%table_character_2_load = load i7 %table_character_2_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 159 'load' 'table_character_2_load' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_7 : Operation 160 [1/2] (1.35ns)   --->   "%table_character_3_load = load i7 %table_character_3_addr_2" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 160 'load' 'table_character_3_load' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_7 : Operation 161 [1/1] (0.60ns)   --->   "%tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %table_character_0_load, i8 %table_character_1_load, i8 %table_character_2_load, i8 %table_character_3_load, i64 %zext_ln42" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 161 'mux' 'tmp_1' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.85ns)   --->   "%icmp_ln42_1 = icmp_eq  i8 %tmp_1, i8 %tmp_7" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 162 'icmp' 'icmp_ln42_1' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_1, void %.split._crit_edge.i, void %.loopexit._crit_edge.i.loopexit" [hls/lzw_hls.cpp:42->hls/lzw_hls.cpp:192]   --->   Operation 163 'br' 'br_ln42' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (1.19ns)   --->   "%add_ln40 = add i31 %found, i31 1" [hls/lzw_hls.cpp:40->hls/lzw_hls.cpp:192]   --->   Operation 164 'add' 'add_ln40' <Predicate = (icmp_ln40 & icmp_ln40_1 & !icmp_ln42_1) | (icmp_ln40 & icmp_ln40_1 & !icmp_ln42)> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i"   --->   Operation 165 'br' 'br_ln0' <Predicate = (icmp_ln40 & icmp_ln40_1 & !icmp_ln42_1) | (icmp_ln40 & icmp_ln40_1 & !icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.loopexit._crit_edge.i"   --->   Operation 166 'br' 'br_ln0' <Predicate = (icmp_ln40 & icmp_ln40_1 & icmp_ln42 & icmp_ln42_1)> <Delay = 0.48>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%p_3 = phi i31 %zext_ln32, void %.loopexit.thread._crit_edge.i, i31 %found, void %.loopexit._crit_edge.i.loopexit"   --->   Operation 167 'phi' 'p_3' <Predicate = (icmp_ln42 & icmp_ln42_1) | (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (1.19ns)   --->   "%i_4 = add i31 %i_3, i31 1" [hls/lzw_hls.cpp:35->hls/lzw_hls.cpp:192]   --->   Operation 168 'add' 'i_4' <Predicate = (icmp_ln42 & icmp_ln42_1) | (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i31 %p_3" [hls/lzw_hls.cpp:35->hls/lzw_hls.cpp:192]   --->   Operation 169 'zext' 'zext_ln35_1' <Predicate = (icmp_ln42 & icmp_ln42_1) | (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 170 'br' 'br_ln0' <Predicate = (icmp_ln42 & icmp_ln42_1) | (!icmp_ln40_1) | (!icmp_ln40)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.48>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %tmp_7" [hls/lzw_hls.cpp:32->hls/lzw_hls.cpp:192]   --->   Operation 171 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.loopexit._crit_edge.i"   --->   Operation 172 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ code_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ local_output_code]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_output_size_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ local_output_size_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
table_prefix_code_0        (alloca           ) [ 001111111]
table_prefix_code_1        (alloca           ) [ 001111111]
table_prefix_code_2        (alloca           ) [ 001111111]
table_prefix_code_3        (alloca           ) [ 001111111]
table_character_0          (alloca           ) [ 001111111]
table_character_1          (alloca           ) [ 001111111]
table_character_2          (alloca           ) [ 001111111]
table_character_3          (alloca           ) [ 001111111]
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
input_size_read            (read             ) [ 001111111]
specinterface_ln0          (specinterface    ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
br_ln26                    (br               ) [ 011000000]
i                          (phi              ) [ 001000000]
specpipeline_ln0           (specpipeline     ) [ 000000000]
tmp_2                      (bitselect        ) [ 001000000]
empty                      (speclooptripcount) [ 000000000]
br_ln26                    (br               ) [ 000000000]
i_2                        (add              ) [ 011000000]
empty_60                   (trunc            ) [ 000000000]
specloopname_ln26          (specloopname     ) [ 000000000]
lshr_ln                    (partselect       ) [ 000000000]
zext_ln28                  (zext             ) [ 000000000]
table_prefix_code_0_addr   (getelementptr    ) [ 000000000]
store_ln28                 (store            ) [ 000000000]
table_character_0_addr     (getelementptr    ) [ 000000000]
store_ln29                 (store            ) [ 000000000]
table_prefix_code_1_addr   (getelementptr    ) [ 000000000]
store_ln28                 (store            ) [ 000000000]
or_ln29                    (or               ) [ 000000000]
table_character_1_addr     (getelementptr    ) [ 000000000]
store_ln29                 (store            ) [ 000000000]
table_prefix_code_2_addr   (getelementptr    ) [ 000000000]
store_ln28                 (store            ) [ 000000000]
or_ln29_1                  (or               ) [ 000000000]
table_character_2_addr     (getelementptr    ) [ 000000000]
store_ln29                 (store            ) [ 000000000]
table_prefix_code_3_addr   (getelementptr    ) [ 000000000]
store_ln28                 (store            ) [ 000000000]
or_ln29_2                  (or               ) [ 000000000]
table_character_3_addr     (getelementptr    ) [ 000000000]
store_ln29                 (store            ) [ 000000000]
br_ln0                     (br               ) [ 011000000]
table_size                 (alloca           ) [ 000111111]
out_index                  (alloca           ) [ 000111111]
tmp_6                      (read             ) [ 000000000]
sext_ln32                  (sext             ) [ 000111111]
store_ln35                 (store            ) [ 000000000]
store_ln35                 (store            ) [ 000000000]
br_ln35                    (br               ) [ 000111111]
i_3                        (phi              ) [ 000011111]
p_1                        (phi              ) [ 000011100]
zext_ln35                  (zext             ) [ 000000000]
icmp_ln35                  (icmp             ) [ 000011111]
br_ln35                    (br               ) [ 000000000]
table_size_load            (load             ) [ 000000000]
specpipeline_ln32          (specpipeline     ) [ 000000000]
specloopname_ln32          (specloopname     ) [ 000000000]
tmp_7                      (read             ) [ 000001111]
icmp_ln40                  (icmp             ) [ 000011111]
br_ln40                    (br               ) [ 000000000]
br_ln40                    (br               ) [ 000011111]
out_index_load             (load             ) [ 000000000]
write_ln174                (write            ) [ 000000000]
out_index_2                (add              ) [ 000000000]
zext_ln65                  (zext             ) [ 000000000]
local_output_code_addr     (getelementptr    ) [ 000000000]
store_ln65                 (store            ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
write_ln192                (write            ) [ 000000000]
specinterface_ln0          (specinterface    ) [ 000000000]
write_ln192                (write            ) [ 000000000]
ret_ln192                  (ret              ) [ 000000000]
found                      (phi              ) [ 000001111]
table_size_load_1          (load             ) [ 000000000]
zext_ln40                  (zext             ) [ 000000000]
icmp_ln40_1                (icmp             ) [ 000011111]
br_ln40                    (br               ) [ 000000000]
lshr_ln1                   (partselect       ) [ 000000000]
zext_ln42_1                (zext             ) [ 000000100]
table_prefix_code_0_addr_2 (getelementptr    ) [ 000000100]
table_prefix_code_1_addr_2 (getelementptr    ) [ 000000100]
table_prefix_code_2_addr_2 (getelementptr    ) [ 000000100]
table_prefix_code_3_addr_2 (getelementptr    ) [ 000000100]
br_ln0                     (br               ) [ 000000000]
table_size_load_2          (load             ) [ 000000000]
out_index_load_1           (load             ) [ 000000000]
write_ln174                (write            ) [ 000000000]
out_index_3                (add              ) [ 000000000]
zext_ln52                  (zext             ) [ 000000000]
local_output_code_addr_1   (getelementptr    ) [ 000000000]
store_ln52                 (store            ) [ 000000000]
tmp_5                      (partselect       ) [ 000000000]
icmp_ln54                  (icmp             ) [ 000011111]
br_ln54                    (br               ) [ 000000000]
trunc_ln55                 (trunc            ) [ 000011111]
lshr_ln2                   (partselect       ) [ 000000000]
zext_ln55                  (zext             ) [ 000000000]
table_prefix_code_0_addr_1 (getelementptr    ) [ 000000000]
table_prefix_code_1_addr_1 (getelementptr    ) [ 000000000]
table_prefix_code_2_addr_1 (getelementptr    ) [ 000000000]
table_prefix_code_3_addr_1 (getelementptr    ) [ 000000000]
table_character_0_addr_1   (getelementptr    ) [ 000000000]
table_character_1_addr_1   (getelementptr    ) [ 000000000]
table_character_2_addr_1   (getelementptr    ) [ 000000000]
table_character_3_addr_1   (getelementptr    ) [ 000000000]
switch_ln55                (switch           ) [ 000000000]
store_ln55                 (store            ) [ 000000000]
store_ln56                 (store            ) [ 000000000]
br_ln0                     (br               ) [ 000000000]
store_ln55                 (store            ) [ 000000000]
store_ln56                 (store            ) [ 000000000]
br_ln0                     (br               ) [ 000000000]
store_ln55                 (store            ) [ 000000000]
store_ln56                 (store            ) [ 000000000]
br_ln0                     (br               ) [ 000000000]
store_ln55                 (store            ) [ 000000000]
store_ln56                 (store            ) [ 000000000]
br_ln0                     (br               ) [ 000000000]
table_size_load_3          (load             ) [ 000000000]
table_size_1               (add              ) [ 000000000]
store_ln58                 (store            ) [ 000000000]
br_ln58                    (br               ) [ 000000000]
store_ln52                 (store            ) [ 000000000]
specloopname_ln40          (specloopname     ) [ 000000000]
trunc_ln42                 (trunc            ) [ 000000000]
zext_ln42                  (zext             ) [ 000011011]
table_prefix_code_0_load   (load             ) [ 000000000]
table_prefix_code_1_load   (load             ) [ 000000000]
table_prefix_code_2_load   (load             ) [ 000000000]
table_prefix_code_3_load   (load             ) [ 000000000]
tmp                        (mux              ) [ 000000000]
icmp_ln42                  (icmp             ) [ 000011111]
br_ln42                    (br               ) [ 000000000]
table_character_0_addr_2   (getelementptr    ) [ 000011011]
table_character_1_addr_2   (getelementptr    ) [ 000011011]
table_character_2_addr_2   (getelementptr    ) [ 000011011]
table_character_3_addr_2   (getelementptr    ) [ 000011011]
table_character_0_load     (load             ) [ 000000000]
table_character_1_load     (load             ) [ 000000000]
table_character_2_load     (load             ) [ 000000000]
table_character_3_load     (load             ) [ 000000000]
tmp_1                      (mux              ) [ 000000000]
icmp_ln42_1                (icmp             ) [ 000011111]
br_ln42                    (br               ) [ 000000000]
add_ln40                   (add              ) [ 000011111]
br_ln0                     (br               ) [ 000011111]
br_ln0                     (br               ) [ 000000000]
p_3                        (phi              ) [ 000000010]
i_4                        (add              ) [ 000111111]
zext_ln35_1                (zext             ) [ 000111111]
br_ln0                     (br               ) [ 000111111]
zext_ln32                  (zext             ) [ 000011111]
br_ln0                     (br               ) [ 000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="code_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="code_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_output_code">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_output_code"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_output_size_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_output_size_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="local_output_size_out1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_output_size_out1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i64"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i64"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="table_prefix_code_0_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="table_prefix_code_0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="table_prefix_code_1_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="table_prefix_code_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="table_prefix_code_2_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="table_prefix_code_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="table_prefix_code_3_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="table_prefix_code_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="table_character_0_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="table_character_0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="table_character_1_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="table_character_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="table_character_2_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="table_character_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="table_character_3_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="table_character_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="table_size_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="table_size/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="out_index_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_index/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_size_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_6/3 tmp_7/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 write_ln174/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln192_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln192/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln192_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln192/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="table_prefix_code_0_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_prefix_code_0_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln28/2 table_prefix_code_0_load/5 store_ln55/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="table_character_0_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_character_0_addr/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln29/2 store_ln56/5 table_character_0_load/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="table_prefix_code_1_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_prefix_code_1_addr/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln28/2 table_prefix_code_1_load/5 store_ln55/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="table_character_1_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_character_1_addr/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln29/2 store_ln56/5 table_character_1_load/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="table_prefix_code_2_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_prefix_code_2_addr/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln28/2 table_prefix_code_2_load/5 store_ln55/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="table_character_2_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_character_2_addr/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln29/2 store_ln56/5 table_character_2_load/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="table_prefix_code_3_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_prefix_code_3_addr/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln28/2 table_prefix_code_3_load/5 store_ln55/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="table_character_3_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_character_3_addr/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln29/2 store_ln56/5 table_character_3_load/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="local_output_code_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_output_code_addr/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 store_ln52/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="table_prefix_code_0_addr_2_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="7" slack="0"/>
<pin id="296" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_prefix_code_0_addr_2/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="table_prefix_code_1_addr_2_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="7" slack="0"/>
<pin id="303" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_prefix_code_1_addr_2/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="table_prefix_code_2_addr_2_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="7" slack="0"/>
<pin id="310" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_prefix_code_2_addr_2/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="table_prefix_code_3_addr_2_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="7" slack="0"/>
<pin id="317" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_prefix_code_3_addr_2/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="local_output_code_addr_1_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="32" slack="0"/>
<pin id="324" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_output_code_addr_1/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="table_prefix_code_0_addr_1_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="7" slack="0"/>
<pin id="332" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_prefix_code_0_addr_1/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="table_prefix_code_1_addr_1_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="7" slack="0"/>
<pin id="338" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_prefix_code_1_addr_1/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="table_prefix_code_2_addr_1_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="7" slack="0"/>
<pin id="344" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_prefix_code_2_addr_1/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="table_prefix_code_3_addr_1_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="7" slack="0"/>
<pin id="350" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_prefix_code_3_addr_1/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="table_character_0_addr_1_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="7" slack="0"/>
<pin id="356" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_character_0_addr_1/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="table_character_1_addr_1_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="7" slack="0"/>
<pin id="362" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_character_1_addr_1/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="table_character_2_addr_1_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="7" slack="0"/>
<pin id="368" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_character_2_addr_1/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="table_character_3_addr_1_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_character_3_addr_1/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="table_character_0_addr_2_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="1"/>
<pin id="388" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_character_0_addr_2/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="table_character_1_addr_2_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="7" slack="1"/>
<pin id="395" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_character_1_addr_2/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="table_character_2_addr_2_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="7" slack="1"/>
<pin id="402" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_character_2_addr_2/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="table_character_3_addr_2_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="7" slack="1"/>
<pin id="409" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_character_3_addr_2/6 "/>
</bind>
</comp>

<comp id="412" class="1005" name="i_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="1"/>
<pin id="414" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="9" slack="0"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="1" slack="1"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="i_3_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="31" slack="1"/>
<pin id="425" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="i_3_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="31" slack="1"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/4 "/>
</bind>
</comp>

<comp id="435" class="1005" name="p_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_1_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="1"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="31" slack="1"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/4 "/>
</bind>
</comp>

<comp id="453" class="1005" name="found_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="31" slack="1"/>
<pin id="455" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="found (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="found_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="31" slack="1"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="10" slack="1"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="found/5 "/>
</bind>
</comp>

<comp id="465" class="1005" name="p_3_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="467" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_3 (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_3_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="31" slack="2"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_3/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="grp_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_size_load/4 table_size_load_1/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index_load/4 out_index_load_1/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_index_2/4 out_index_3/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="9" slack="0"/>
<pin id="492" dir="0" index="2" bw="5" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="i_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="0"/>
<pin id="499" dir="0" index="1" bw="4" slack="0"/>
<pin id="500" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="empty_60_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="0"/>
<pin id="505" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_60/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="lshr_ln_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="0"/>
<pin id="510" dir="0" index="1" bw="9" slack="0"/>
<pin id="511" dir="0" index="2" bw="3" slack="0"/>
<pin id="512" dir="0" index="3" bw="4" slack="0"/>
<pin id="513" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln28_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_ln29_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln29_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="3" slack="0"/>
<pin id="540" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_1/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="or_ln29_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="3" slack="0"/>
<pin id="547" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_2/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sext_ln32_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln35_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="store_ln35_store_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="10" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln35_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="31" slack="0"/>
<pin id="567" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln35_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="31" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="3"/>
<pin id="572" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="icmp_ln40_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="10" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln65_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln40_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="31" slack="0"/>
<pin id="587" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln40_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="31" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_1/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="lshr_ln1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="7" slack="0"/>
<pin id="597" dir="0" index="1" bw="31" slack="0"/>
<pin id="598" dir="0" index="2" bw="3" slack="0"/>
<pin id="599" dir="0" index="3" bw="5" slack="0"/>
<pin id="600" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln42_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="7" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="table_size_load_2_load_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="2"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_size_load_2/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln52_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_5_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="23" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="5" slack="0"/>
<pin id="625" dir="0" index="3" bw="6" slack="0"/>
<pin id="626" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="icmp_ln54_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="23" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln55_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="lshr_ln2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="0" index="2" bw="3" slack="0"/>
<pin id="645" dir="0" index="3" bw="5" slack="0"/>
<pin id="646" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln55_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="7" slack="0"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="table_size_load_3_load_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="2"/>
<pin id="665" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_size_load_3/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="table_size_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="table_size_1/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="store_ln58_store_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="2"/>
<pin id="675" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="store_ln52_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="2"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="trunc_ln42_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="31" slack="1"/>
<pin id="684" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln42_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="2" slack="0"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="0" index="2" bw="32" slack="0"/>
<pin id="694" dir="0" index="3" bw="32" slack="0"/>
<pin id="695" dir="0" index="4" bw="32" slack="0"/>
<pin id="696" dir="0" index="5" bw="2" slack="0"/>
<pin id="697" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="icmp_ln42_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="2"/>
<pin id="707" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="0" index="2" bw="8" slack="0"/>
<pin id="714" dir="0" index="3" bw="8" slack="0"/>
<pin id="715" dir="0" index="4" bw="8" slack="0"/>
<pin id="716" dir="0" index="5" bw="2" slack="1"/>
<pin id="717" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="723" class="1004" name="icmp_ln42_1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="0" index="1" bw="8" slack="3"/>
<pin id="726" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_1/7 "/>
</bind>
</comp>

<comp id="728" class="1004" name="add_ln40_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="31" slack="2"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/7 "/>
</bind>
</comp>

<comp id="734" class="1004" name="i_4_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="31" slack="3"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/7 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln35_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="31" slack="0"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/7 "/>
</bind>
</comp>

<comp id="744" class="1004" name="zext_ln32_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="2"/>
<pin id="746" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/8 "/>
</bind>
</comp>

<comp id="747" class="1005" name="input_size_read_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="3"/>
<pin id="749" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="input_size_read "/>
</bind>
</comp>

<comp id="755" class="1005" name="i_2_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="9" slack="0"/>
<pin id="757" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="760" class="1005" name="table_size_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="0"/>
<pin id="762" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="table_size "/>
</bind>
</comp>

<comp id="769" class="1005" name="out_index_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="776" class="1005" name="sext_ln32_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32 "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp_7_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="1"/>
<pin id="786" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="794" class="1005" name="icmp_ln40_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="1"/>
<pin id="796" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="798" class="1005" name="icmp_ln40_1_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="2"/>
<pin id="800" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40_1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="zext_ln42_1_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="64" slack="1"/>
<pin id="804" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42_1 "/>
</bind>
</comp>

<comp id="810" class="1005" name="table_prefix_code_0_addr_2_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="7" slack="1"/>
<pin id="812" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="table_prefix_code_0_addr_2 "/>
</bind>
</comp>

<comp id="815" class="1005" name="table_prefix_code_1_addr_2_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="7" slack="1"/>
<pin id="817" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="table_prefix_code_1_addr_2 "/>
</bind>
</comp>

<comp id="820" class="1005" name="table_prefix_code_2_addr_2_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="7" slack="1"/>
<pin id="822" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="table_prefix_code_2_addr_2 "/>
</bind>
</comp>

<comp id="825" class="1005" name="table_prefix_code_3_addr_2_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="7" slack="1"/>
<pin id="827" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="table_prefix_code_3_addr_2 "/>
</bind>
</comp>

<comp id="836" class="1005" name="zext_ln42_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="64" slack="1"/>
<pin id="838" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="841" class="1005" name="icmp_ln42_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="1"/>
<pin id="843" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="845" class="1005" name="table_character_0_addr_2_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="7" slack="1"/>
<pin id="847" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="table_character_0_addr_2 "/>
</bind>
</comp>

<comp id="850" class="1005" name="table_character_1_addr_2_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="7" slack="1"/>
<pin id="852" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="table_character_1_addr_2 "/>
</bind>
</comp>

<comp id="855" class="1005" name="table_character_2_addr_2_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="7" slack="1"/>
<pin id="857" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="table_character_2_addr_2 "/>
</bind>
</comp>

<comp id="860" class="1005" name="table_character_3_addr_2_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="7" slack="1"/>
<pin id="862" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="table_character_3_addr_2 "/>
</bind>
</comp>

<comp id="868" class="1005" name="add_ln40_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="31" slack="1"/>
<pin id="870" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="873" class="1005" name="i_4_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="31" slack="1"/>
<pin id="875" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="878" class="1005" name="zext_ln35_1_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_1 "/>
</bind>
</comp>

<comp id="883" class="1005" name="zext_ln32_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="31" slack="1"/>
<pin id="885" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="68" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="76" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="78" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="78" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="60" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="60" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="60" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="60" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="60" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="247"><net_src comp="60" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="60" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="272"><net_src comp="60" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="6" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="60" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="60" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="299" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="311"><net_src comp="60" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="318"><net_src comp="60" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="313" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="325"><net_src comp="6" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="320" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="333"><net_src comp="60" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="60" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="60" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="60" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="60" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="376"><net_src comp="340" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="377"><net_src comp="364" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="378"><net_src comp="334" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="379"><net_src comp="358" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="380"><net_src comp="328" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="381"><net_src comp="352" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="382"><net_src comp="346" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="383"><net_src comp="370" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="389"><net_src comp="60" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="390"><net_src comp="384" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="396"><net_src comp="60" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="397"><net_src comp="391" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="403"><net_src comp="60" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="398" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="410"><net_src comp="60" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="411"><net_src comp="405" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="415"><net_src comp="34" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="426"><net_src comp="72" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="427" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="438"><net_src comp="435" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="442"><net_src comp="435" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="450"><net_src comp="444" pin="4"/><net_sink comp="158" pin=2"/></net>

<net id="451"><net_src comp="444" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="452"><net_src comp="444" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="456"><net_src comp="80" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="464"><net_src comp="457" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="474"><net_src comp="453" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="485"><net_src comp="478" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="40" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="487"><net_src comp="481" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="488"><net_src comp="481" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="494"><net_src comp="42" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="416" pin="4"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="44" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="416" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="50" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="416" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="514"><net_src comp="56" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="416" pin="4"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="26" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="517"><net_src comp="58" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="521"><net_src comp="508" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="524"><net_src comp="518" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="525"><net_src comp="518" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="527"><net_src comp="518" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="529"><net_src comp="518" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="534"><net_src comp="503" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="62" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="536"><net_src comp="530" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="541"><net_src comp="503" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="64" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="543"><net_src comp="537" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="548"><net_src comp="503" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="66" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="544" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="554"><net_src comp="152" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="18" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="70" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="427" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="475" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="70" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="478" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="588"><net_src comp="457" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="585" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="475" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="601"><net_src comp="82" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="457" pin="4"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="26" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="44" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="608"><net_src comp="595" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="612"><net_src comp="605" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="619"><net_src comp="478" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="627"><net_src comp="84" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="613" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="86" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="630"><net_src comp="88" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="635"><net_src comp="621" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="90" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="613" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="647"><net_src comp="92" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="613" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="26" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="44" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="654"><net_src comp="641" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="658"><net_src comp="651" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="659"><net_src comp="651" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="660"><net_src comp="651" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="661"><net_src comp="651" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="662"><net_src comp="651" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="670"><net_src comp="663" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="40" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="481" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="453" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="682" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="698"><net_src comp="102" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="185" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="210" pin="3"/><net_sink comp="690" pin=2"/></net>

<net id="701"><net_src comp="235" pin="3"/><net_sink comp="690" pin=3"/></net>

<net id="702"><net_src comp="260" pin="3"/><net_sink comp="690" pin=4"/></net>

<net id="703"><net_src comp="686" pin="1"/><net_sink comp="690" pin=5"/></net>

<net id="708"><net_src comp="690" pin="6"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="435" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="718"><net_src comp="104" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="198" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="223" pin="3"/><net_sink comp="710" pin=2"/></net>

<net id="721"><net_src comp="248" pin="3"/><net_sink comp="710" pin=3"/></net>

<net id="722"><net_src comp="273" pin="3"/><net_sink comp="710" pin=4"/></net>

<net id="727"><net_src comp="710" pin="6"/><net_sink comp="723" pin=0"/></net>

<net id="732"><net_src comp="453" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="72" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="423" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="72" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="468" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="750"><net_src comp="146" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="758"><net_src comp="497" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="763"><net_src comp="138" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="766"><net_src comp="760" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="767"><net_src comp="760" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="768"><net_src comp="760" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="772"><net_src comp="142" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="779"><net_src comp="551" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="787"><net_src comp="152" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="790"><net_src comp="784" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="791"><net_src comp="784" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="792"><net_src comp="784" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="793"><net_src comp="784" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="797"><net_src comp="574" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="589" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="605" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="808"><net_src comp="802" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="809"><net_src comp="802" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="813"><net_src comp="292" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="818"><net_src comp="299" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="823"><net_src comp="306" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="828"><net_src comp="313" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="839"><net_src comp="686" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="710" pin=5"/></net>

<net id="844"><net_src comp="704" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="384" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="853"><net_src comp="391" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="858"><net_src comp="398" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="863"><net_src comp="405" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="871"><net_src comp="728" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="876"><net_src comp="734" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="881"><net_src comp="740" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="886"><net_src comp="744" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="468" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: code_stream | {4 5 }
	Port: local_output_code | {4 5 }
	Port: local_output_size_out | {4 }
	Port: local_output_size_out1 | {4 }
 - Input state : 
	Port: encoding : input_stream | {3 4 }
	Port: encoding : input_size | {1 }
  - Chain level:
	State 1
	State 2
		tmp_2 : 1
		br_ln26 : 2
		i_2 : 1
		empty_60 : 1
		lshr_ln : 1
		zext_ln28 : 2
		table_prefix_code_0_addr : 3
		store_ln28 : 4
		table_character_0_addr : 3
		store_ln29 : 4
		table_prefix_code_1_addr : 3
		store_ln28 : 4
		or_ln29 : 2
		table_character_1_addr : 3
		store_ln29 : 4
		table_prefix_code_2_addr : 3
		store_ln28 : 4
		or_ln29_1 : 2
		table_character_2_addr : 3
		store_ln29 : 4
		table_prefix_code_3_addr : 3
		store_ln28 : 4
		or_ln29_2 : 2
		table_character_3_addr : 3
		store_ln29 : 4
	State 3
		store_ln35 : 1
		store_ln35 : 1
	State 4
		zext_ln35 : 1
		icmp_ln35 : 2
		br_ln35 : 3
		icmp_ln40 : 1
		br_ln40 : 2
		write_ln174 : 1
		out_index_2 : 1
		zext_ln65 : 1
		local_output_code_addr : 2
		store_ln65 : 3
		write_ln192 : 2
		write_ln192 : 2
	State 5
		zext_ln40 : 1
		icmp_ln40_1 : 2
		br_ln40 : 3
		lshr_ln1 : 1
		zext_ln42_1 : 2
		table_prefix_code_0_addr_2 : 3
		table_prefix_code_0_load : 4
		table_prefix_code_1_addr_2 : 3
		table_prefix_code_1_load : 4
		table_prefix_code_2_addr_2 : 3
		table_prefix_code_2_load : 4
		table_prefix_code_3_addr_2 : 3
		table_prefix_code_3_load : 4
		out_index_3 : 1
		zext_ln52 : 1
		local_output_code_addr_1 : 2
		store_ln52 : 3
		tmp_5 : 1
		icmp_ln54 : 2
		br_ln54 : 3
		trunc_ln55 : 1
		lshr_ln2 : 1
		zext_ln55 : 2
		table_prefix_code_0_addr_1 : 3
		table_prefix_code_1_addr_1 : 3
		table_prefix_code_2_addr_1 : 3
		table_prefix_code_3_addr_1 : 3
		table_character_0_addr_1 : 3
		table_character_1_addr_1 : 3
		table_character_2_addr_1 : 3
		table_character_3_addr_1 : 3
		switch_ln55 : 2
		store_ln55 : 4
		store_ln56 : 4
		store_ln55 : 4
		store_ln56 : 4
		store_ln55 : 4
		store_ln56 : 4
		store_ln55 : 4
		store_ln56 : 4
		table_size_1 : 1
		store_ln58 : 2
		store_ln52 : 2
	State 6
		zext_ln42 : 1
		tmp : 2
		icmp_ln42 : 3
		br_ln42 : 4
		table_character_0_load : 1
		table_character_1_load : 1
		table_character_2_load : 1
		table_character_3_load : 1
	State 7
		tmp_1 : 1
		icmp_ln42_1 : 2
		br_ln42 : 3
		p_3 : 1
		zext_ln35_1 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_481         |    0    |    39   |
|          |          i_2_fu_497         |    0    |    16   |
|    add   |     table_size_1_fu_666     |    0    |    39   |
|          |       add_ln40_fu_728       |    0    |    38   |
|          |          i_4_fu_734         |    0    |    38   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln35_fu_569      |    0    |    20   |
|          |       icmp_ln40_fu_574      |    0    |    20   |
|   icmp   |      icmp_ln40_1_fu_589     |    0    |    20   |
|          |       icmp_ln54_fu_631      |    0    |    16   |
|          |       icmp_ln42_fu_704      |    0    |    20   |
|          |      icmp_ln42_1_fu_723     |    0    |    11   |
|----------|-----------------------------|---------|---------|
|    mux   |          tmp_fu_690         |    0    |    20   |
|          |         tmp_1_fu_710        |    0    |    20   |
|----------|-----------------------------|---------|---------|
|   read   | input_size_read_read_fu_146 |    0    |    0    |
|          |       grp_read_fu_152       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       grp_write_fu_158      |    0    |    0    |
|   write  |   write_ln192_write_fu_165  |    0    |    0    |
|          |   write_ln192_write_fu_172  |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|         tmp_2_fu_489        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       empty_60_fu_503       |    0    |    0    |
|   trunc  |      trunc_ln55_fu_637      |    0    |    0    |
|          |      trunc_ln42_fu_682      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        lshr_ln_fu_508       |    0    |    0    |
|partselect|       lshr_ln1_fu_595       |    0    |    0    |
|          |         tmp_5_fu_621        |    0    |    0    |
|          |       lshr_ln2_fu_641       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln28_fu_518      |    0    |    0    |
|          |       zext_ln35_fu_565      |    0    |    0    |
|          |       zext_ln65_fu_580      |    0    |    0    |
|          |       zext_ln40_fu_585      |    0    |    0    |
|   zext   |      zext_ln42_1_fu_605     |    0    |    0    |
|          |       zext_ln52_fu_616      |    0    |    0    |
|          |       zext_ln55_fu_651      |    0    |    0    |
|          |       zext_ln42_fu_686      |    0    |    0    |
|          |      zext_ln35_1_fu_740     |    0    |    0    |
|          |       zext_ln32_fu_744      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        or_ln29_fu_530       |    0    |    0    |
|    or    |       or_ln29_1_fu_537      |    0    |    0    |
|          |       or_ln29_2_fu_544      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       sext_ln32_fu_551      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   317   |
|----------|-----------------------------|---------|---------|

Memories:
+-------------------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |
+-------------------+--------+--------+--------+
| table_character_0 |    1   |    0   |    0   |
| table_character_1 |    1   |    0   |    0   |
| table_character_2 |    1   |    0   |    0   |
| table_character_3 |    1   |    0   |    0   |
|table_prefix_code_0|    1   |    0   |    0   |
|table_prefix_code_1|    1   |    0   |    0   |
|table_prefix_code_2|    1   |    0   |    0   |
|table_prefix_code_3|    1   |    0   |    0   |
+-------------------+--------+--------+--------+
|       Total       |    8   |    0   |    0   |
+-------------------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         add_ln40_reg_868         |   31   |
|           found_reg_453          |   31   |
|            i_2_reg_755           |    9   |
|            i_3_reg_423           |   31   |
|            i_4_reg_873           |   31   |
|             i_reg_412            |    9   |
|        icmp_ln40_1_reg_798       |    1   |
|         icmp_ln40_reg_794        |    1   |
|         icmp_ln42_reg_841        |    1   |
|      input_size_read_reg_747     |   32   |
|         out_index_reg_769        |   32   |
|            p_1_reg_435           |   32   |
|            p_3_reg_465           |   31   |
|         sext_ln32_reg_776        |   32   |
| table_character_0_addr_2_reg_845 |    7   |
| table_character_1_addr_2_reg_850 |    7   |
| table_character_2_addr_2_reg_855 |    7   |
| table_character_3_addr_2_reg_860 |    7   |
|table_prefix_code_0_addr_2_reg_810|    7   |
|table_prefix_code_1_addr_2_reg_815|    7   |
|table_prefix_code_2_addr_2_reg_820|    7   |
|table_prefix_code_3_addr_2_reg_825|    7   |
|        table_size_reg_760        |   32   |
|           tmp_7_reg_784          |    8   |
|         zext_ln32_reg_883        |   31   |
|        zext_ln35_1_reg_878       |   32   |
|        zext_ln42_1_reg_802       |   64   |
|         zext_ln42_reg_836        |   64   |
+----------------------------------+--------+
|               Total              |   591  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_158 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_185 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_185 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_198 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_198 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_210 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_210 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_223 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_223 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_235 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_235 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_248 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_248 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_260 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_260 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_273 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_273 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_286 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_286 |  p1  |   2  |  32  |   64   ||    9    |
|    i_3_reg_423    |  p0  |   2  |  31  |   62   ||    9    |
|   found_reg_453   |  p0  |   2  |  31  |   62   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   812  ||  11.197 ||   277   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   317  |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |   11   |    -   |   277  |
|  Register |    -   |    -   |   591  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   11   |   591  |   594  |
+-----------+--------+--------+--------+--------+
