#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jan 10 12:55:18 2024
# Process ID: 10173
# Current directory: /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL
# Command line: vivado
# Log file: /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/vivado.log
# Journal file: /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/vivado.jou
# Running On: secil1.siame.univ-tlse3.fr, OS: Linux, CPU Frequency: 3700.065 MHz, CPU Physical cores: 8, Host memory: 16464 MB
#-----------------------------------------------------------
start_gui
open_project /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/TP1/TP1.xpr
update_compile_order -fileset sources_1
close_project
open_project /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.xpr
update_compile_order -fileset sources_1
open_bd_design {/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
file mkdir /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/constrs_1
file mkdir /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/constrs_1/new
close [ open /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/constrs_1/new/pwm.xdc w ]
add_files -fileset constrs_1 /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/constrs_1/new/pwm.xdc
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
set_property target_constrs_file /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/constrs_1/new/pwm.xdc [current_fileset -constrset]
open_bd_design {/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_clock_networks -name {network_1}
report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_2
open_bd_design {/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_AXI_SYSTEM.xsa
