<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_noc/bsg_wormhole_router_decoder_dor.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_noc/bsg_wormhole_router_decoder_dor.v</a>
time_elapsed: 0.051s
ram usage: 10788 KB
</pre>
<pre class="log">

module bsg_wormhole_router_decoder_dor (
	target_cord_i,
	my_cord_i,
	req_o
);
	parameter dims_p = 2;
	parameter reverse_order_p = 0;
	parameter signed [((dims_p &gt;= 0) ? ((((dims_p &gt;= 0) ? (dims_p + 1) : (1 - dims_p)) * 32) + -1) : ((((0 &gt;= dims_p) ? (1 - dims_p) : (dims_p + 1)) * 32) + ((dims_p * 32) - 1))):((dims_p &gt;= 0) ? 0 : (dims_p * 32))] cord_markers_pos_p = {5, 4, 0};
	parameter signed [31:0] output_dirs_lp = ((2 * dims_p) + 1);
	input [(cord_markers_pos_p[(((dims_p &gt;= 0) ? dims_p : (0 - (dims_p - dims_p))) * 32)+:32] - 1):0] target_cord_i;
	input [(cord_markers_pos_p[(((dims_p &gt;= 0) ? dims_p : (0 - (dims_p - dims_p))) * 32)+:32] - 1):0] my_cord_i;
	output [(output_dirs_lp - 1):0] req_o;
	genvar i;
	wire [(dims_p - 1):0] eq;
	wire [(dims_p - 1):0] lt;
	wire [(dims_p - 1):0] gt;
	generate
		for (i = 0; (i &lt; dims_p); i = (i + 1)) begin : rof
			localparam upper_marker_lp = cord_markers_pos_p[(((dims_p &gt;= 0) ? (i + 1) : (0 - ((i + 1) - dims_p))) * 32)+:32];
			localparam lower_marker_lp = cord_markers_pos_p[(((dims_p &gt;= 0) ? i : (0 - (i - dims_p))) * 32)+:32];
			localparam local_cord_width_p = (upper_marker_lp - lower_marker_lp);
			wire [(local_cord_width_p - 1):0] targ_cord = target_cord_i[(upper_marker_lp - 1):lower_marker_lp];
			wire [(local_cord_width_p - 1):0] my_cord = my_cord_i[(upper_marker_lp - 1):lower_marker_lp];
			assign eq[i] = (targ_cord == my_cord);
			assign lt[i] = (targ_cord &lt; my_cord);
			assign gt[i] = (~eq[i] &amp; ~lt[i]);
		end
	endgenerate
	assign req_o[0] = &amp;eq;
	generate
		if (reverse_order_p) begin : rev
			assign req_o[(((dims_p - 1) * 2) + 1)] = lt[(dims_p - 1)];
			assign req_o[(((dims_p - 1) * 2) + 2)] = gt[(dims_p - 1)];
			for (i = ((dims_p - 1) - 1); (i &gt;= 0); i = (i - 1)) begin : rof3
				assign req_o[((i * 2) + 1)] = (&amp;eq[(dims_p - 1):(i + 1)] &amp; lt[i]);
				assign req_o[((i * 2) + 2)] = (&amp;eq[(dims_p - 1):(i + 1)] &amp; gt[i]);
			end
		end
		else begin : fwd
			assign req_o[1] = lt[0];
			assign req_o[2] = gt[0];
			for (i = 1; (i &lt; dims_p); i = (i + 1)) begin : rof2
				assign req_o[((i * 2) + 1)] = (&amp;eq[(i - 1):0] &amp; lt[i]);
				assign req_o[((i * 2) + 2)] = (&amp;eq[(i - 1):0] &amp; gt[i]);
			end
		end
	endgenerate
	initial ;
endmodule

</pre>
</body>