#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Nov 26 22:09:02 2017
# Process ID: 9325
# Current directory: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/clap_FSM/test1/test1.runs/synth_1
# Command line: vivado -log clap_FSM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clap_FSM.tcl
# Log file: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/clap_FSM/test1/test1.runs/synth_1/clap_FSM.vds
# Journal file: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/clap_FSM/test1/test1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source clap_FSM.tcl -notrace
