{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703422686451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703422686451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 24 19:58:06 2023 " "Processing started: Sun Dec 24 19:58:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703422686451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703422686451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703422686452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703422686825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703422686825 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main.vhd 2 1 " "Using design file main.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-structural " "Found design unit 1: main-structural" {  } { { "main.vhd" "" { Text "C:/College/Semester 3/PSD/Finpro PSD/main.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703422694431 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/College/Semester 3/PSD/Finpro PSD/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703422694431 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703422694431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703422694434 ""}
{ "Warning" "WSGN_SEARCH_FILE" "randomizedwatering.vhd 2 1 " "Using design file randomizedwatering.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randomizedWatering-rtl " "Found design unit 1: randomizedWatering-rtl" {  } { { "randomizedwatering.vhd" "" { Text "C:/College/Semester 3/PSD/Finpro PSD/randomizedwatering.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703422694456 ""} { "Info" "ISGN_ENTITY_NAME" "1 randomizedWatering " "Found entity 1: randomizedWatering" {  } { { "randomizedwatering.vhd" "" { Text "C:/College/Semester 3/PSD/Finpro PSD/randomizedwatering.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703422694456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703422694456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomizedWatering randomizedWatering:randomizedWatering_inst " "Elaborating entity \"randomizedWatering\" for hierarchy \"randomizedWatering:randomizedWatering_inst\"" {  } { { "main.vhd" "randomizedWatering_inst" { Text "C:/College/Semester 3/PSD/Finpro PSD/main.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703422694457 ""}
{ "Error" "EVRFX_VHDL_NONCONST_REAL_TYPES_UNSUPPORTED" "math_real_vhdl1993.vhd(2161) " "VHDL Unsupported Feature error at math_real_vhdl1993.vhd(2161): cannot synthesize non-constant real objects or values" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2161 0 0 } }  } 0 10414 "VHDL Unsupported Feature error at %1!s!: cannot synthesize non-constant real objects or values" 0 0 "Analysis & Synthesis" 0 -1 1703422694462 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"*\" math_real_vhdl1993.vhd(2161) " "VHDL Operator error at math_real_vhdl1993.vhd(2161): failed to evaluate call to operator \"\"*\"\"" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2161 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703422694462 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_CALL_FAILED" "UNIFORM randomizedwatering.vhd(33) " "VHDL Subprogram error at randomizedwatering.vhd(33):  failed to elaborate call to subprogram \"UNIFORM\"" {  } { { "randomizedwatering.vhd" "" { Text "C:/College/Semester 3/PSD/Finpro PSD/randomizedwatering.vhd" 33 0 0 } }  } 0 10657 "VHDL Subprogram error at %2!s!:  failed to elaborate call to subprogram \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703422694463 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_CALL_FAILED" "TO_UNSIGNED randomizedwatering.vhd(48) " "VHDL Subprogram error at randomizedwatering.vhd(48):  failed to elaborate call to subprogram \"TO_UNSIGNED\"" {  } { { "randomizedwatering.vhd" "" { Text "C:/College/Semester 3/PSD/Finpro PSD/randomizedwatering.vhd" 48 0 0 } }  } 0 10657 "VHDL Subprogram error at %2!s!:  failed to elaborate call to subprogram \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703422694463 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "randomizedWatering:randomizedWatering_inst " "Can't elaborate user hierarchy \"randomizedWatering:randomizedWatering_inst\"" {  } { { "main.vhd" "randomizedWatering_inst" { Text "C:/College/Semester 3/PSD/Finpro PSD/main.vhd" 44 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703422694463 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703422694594 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 24 19:58:14 2023 " "Processing ended: Sun Dec 24 19:58:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703422694594 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703422694594 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703422694594 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703422694594 ""}
