Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 29 10:45:47 2025
| Host         : Simulacion11 running 64-bit major release  (build 9200)
| Command      : report_methodology -file divisorFrec_methodology_drc_routed.rpt -pb divisorFrec_methodology_drc_routed.pb -rpx divisorFrec_methodology_drc_routed.rpx
| Design       : divisorFrec
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 21
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 4          |
| TIMING-18 | Warning          | Missing input or output delay | 2          |
| TIMING-20 | Warning          | Non-clocked latch             | 15         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin controlUnit/FSM_sequential_currentState_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin controlUnit/FSM_sequential_currentState_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin controlUnit/FSM_sequential_currentState_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin controlUnit/FSM_sequential_currentState_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on divClock relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch controlUnit/IRwrite_reg cannot be properly analyzed as its control pin controlUnit/IRwrite_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch controlUnit/IorD_reg cannot be properly analyzed as its control pin controlUnit/IorD_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch controlUnit/aluOp_reg[0] cannot be properly analyzed as its control pin controlUnit/aluOp_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch controlUnit/aluOp_reg[1] cannot be properly analyzed as its control pin controlUnit/aluOp_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch controlUnit/aluOp_reg[2] cannot be properly analyzed as its control pin controlUnit/aluOp_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch controlUnit/aluSrcA_reg cannot be properly analyzed as its control pin controlUnit/aluSrcA_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch controlUnit/aluSrcB_reg[0] cannot be properly analyzed as its control pin controlUnit/aluSrcB_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch controlUnit/aluSrcB_reg[1] cannot be properly analyzed as its control pin controlUnit/aluSrcB_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch controlUnit/branch_reg cannot be properly analyzed as its control pin controlUnit/branch_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch controlUnit/memRead_reg cannot be properly analyzed as its control pin controlUnit/memRead_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch controlUnit/memWrite_reg cannot be properly analyzed as its control pin controlUnit/memWrite_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch controlUnit/pcSrc_reg[0] cannot be properly analyzed as its control pin controlUnit/pcSrc_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch controlUnit/pcSrc_reg[1] cannot be properly analyzed as its control pin controlUnit/pcSrc_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch controlUnit/pcWrite_reg cannot be properly analyzed as its control pin controlUnit/pcWrite_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch controlUnit/regDst_reg[0] cannot be properly analyzed as its control pin controlUnit/regDst_reg[0]/G is not reached by a timing clock
Related violations: <none>


