# CPEN311 LAB1

### Introduction:
In this lab, we will be using System Verilog to design a simple Baccarat Engine on a DE1-Soc Board via implementing a simple datapath and a finite state emachine.

### Important Files:
* card7seg.sv &nbsp; and tb_card7seg.sv
* dealcard.sv &nbsp; and tb_dealcard.sv
* scorehand.sv  and tb_scorehand.sv
* datapath.sv and tb_datapath.sv
* statemachine.sv and tb_statemachine.sv
* task5.sv
* task5.qsf
