// SPDX-License-Identifier: AGPL-3.0-only
//
// Qwen3.8-Flash-Next multi-hyperconnection (mHC) — the LOW-RANK mixer.
//
// Same four entry points and the same `[T, hc, H]` FP32 highway as
// DeepSeek-V4's `hyper_connection.cu`, and a DIFFERENT mixer. DeepSeek mixes
// with a Sinkhorn-normalized matrix over `hc_fn` / `hc_scale` / `hc_base`;
// Qwen mixes through a low-rank pair of rank `hc_lowrank` (320). The layouts
// coincide, the math does not — running DeepSeek's kernel against these
// weights produces fluent, confident, wrong output, which is why this file
// exists rather than a symlink.
//
// Transcribed from `Qwen4ExpTextGatedResidual.forward` (see
// `bench/qwen4_exp/ARCHITECTURE.md` §1):
//
//     normed = hc_norm(hyper_input)              # GROUPED RMSNorm, group=H
//     w = silu(down(normed) / hc)                # [hc*H] -> [R]
//     w = sigmoid(up(w))                         # [R] -> [hc*H]
//     mixed = (w.unflatten * normed.unflatten).mean(dim=-2)     # -> [H]
//     inj   = 2 * sigmoid(block_inject(normed) / hc)            # -> [hc]
//
// and the block output is injected back by `hc_post`:
//
//     residual[t, s*H + d] = hyper_input[t, s*H + d] + hidden[t, d] * inj[t, s]
//
// TWO THINGS THAT DO NOT FAIL LOUDLY IF GOT WRONG, both load-bearing:
//
//   1. `hc_norm` is GROUPED with `group_size = hidden_size`: the `hc` streams
//      normalize INDEPENDENTLY inside the `hc*H` vector. One RMS across all
//      `hc*H` is a different function that still produces plausible numbers.
//   2. The reduction over streams is a MEAN, not a sum. With hc = 4 a sum is
//      4x the intended magnitude — survivable-looking, and wrong.
//
// `normed` is recomputed on the fly from the per-stream RMS rather than
// staged: at hc*H = 10240 floats per token it would be 40 KB of shared (over
// budget) or ~84 MB of global traffic at T=2048. Only the `hc` reciprocals
// and the rank-R vector are kept resident.
//
// Grid: (T,1,1)   Block: (256,1,1)

#include <cuda_bf16.h>

#define QHC_BLOCK 256
#define QHC_MAX_MULT 8
#define QHC_MAX_RANK 512

__device__ __forceinline__ float qhc_silu(float v) {
    return v / (1.0f + __expf(-v));
}

__device__ __forceinline__ float qhc_sigmoid(float v) {
    return 1.0f / (1.0f + __expf(-v));
}

// Per-stream RMS reciprocals for one token: rms_inv[s] over x[s*H .. s*H+H).
// Leaves the result in `smem_rms`, block-wide visible after __syncthreads().
__device__ __forceinline__ void qhc_stream_rms(
    const float* __restrict__ x,
    unsigned int H,
    unsigned int hc,
    float eps,
    float* __restrict__ smem_rms,   // [hc]
    float* __restrict__ smem_red    // [QHC_BLOCK / 32]
) {
    const unsigned int tid = threadIdx.x;
    const unsigned int lane = tid & 31u;
    const unsigned int warp = tid >> 5;
    const unsigned int warps = QHC_BLOCK / 32;

    for (unsigned int s = 0; s < hc; ++s) {
        const float* xs = x + (size_t)s * H;
        float acc = 0.0f;
        for (unsigned int d = tid; d < H; d += QHC_BLOCK) {
            float v = xs[d];
            acc += v * v;
        }
        #pragma unroll
        for (int off = 16; off > 0; off >>= 1) {
            acc += __shfl_down_sync(0xFFFFFFFFu, acc, off);
        }
        if (lane == 0) smem_red[warp] = acc;
        __syncthreads();
        if (tid == 0) {
            float tot = 0.0f;
            for (unsigned int w = 0; w < warps; ++w) tot += smem_red[w];
            smem_rms[s] = rsqrtf(tot / (float)H + eps);
        }
        __syncthreads();
    }
}

// ── hc_expand ──
// Broadcast a single hidden state into `hc` identical streams. Identical in
// behaviour to the DeepSeek twin; duplicated because a model shadow overrides
// a whole FILE, not individual entry points.
extern "C" __global__ void hc_expand(
    const __nv_bfloat16* __restrict__ hidden, // [T, H]
    float* __restrict__ streams,              // [T, hc, H] FP32 highway
    const unsigned int hidden_size,
    const unsigned int hc_mult
) {
    const unsigned int t = blockIdx.x;
    const unsigned int tid = threadIdx.x;
    const unsigned int H = hidden_size;
    const __nv_bfloat16* x = hidden + (size_t)t * H;
    float* s = streams + (size_t)t * hc_mult * H;
    for (unsigned int d = tid; d < H; d += QHC_BLOCK) {
        float v = (float)x[d];
        for (unsigned int i = 0; i < hc_mult; ++i) s[i * H + d] = v;
    }
}

// Shared core for `hc_pre` and `hc_head`: both run the identical low-rank
// collapse; `hc_head` is the model-level mixer built with `use_combine=False`,
// so it simply has no `block_inject_weight` and emits no injection vector.
// Passing `inject_w == nullptr` selects that form.
//
// PERFORMANCE SHAPE (this core was the entire decode budget — 4.5 ms per
// call, x96 calls/token ~= 435 ms of a 455 ms token). Three rules:
//
//  1. The normed vector is staged ONCE in shared memory (hc*H floats = 40 KB
//     at 4x2560). The first cut recomputed `x * rms * (1 + w)` — three loads
//     and two multiplies — at every one of its ~6.6M uses.
//  2. The down projection runs one WARP per rank row: lanes stride the
//     10240-wide row (coalesced), then warp-reduce. The first cut gave each
//     THREAD a serial row: uncoalesced and 32x less parallel.
//  3. The up projection gives each THREAD one output element's rank-320 loop
//     per stream, reading `up_w` in its TRANSPOSED `[rank, hc*H]` layout so
//     that adjacent threads (adjacent `d`) read adjacent bf16 — coalesced by
//     construction. See `hc_pre_finish` below for why the layout, and not the
//     loop, is what had to change.
//
// The launcher passes block=1024 (32 warps). Grid stays [num_tokens]: at
// prefill that is thousands of independent blocks; at decode it is one block,
// which rule 2 finally keeps busy.
//
// The `1.0f +` in the norm is NOT optional — see the offset-from-1 note in
// the header. The parity probe (`hyper_connection_lowrank_tests.rs`) holds
// this core to the reference at every entry point.
#define QHC_WBLOCK 1024
#define QHC_SMEM_NORMED (QHC_MAX_MULT * 2560)

__device__ __forceinline__ void qhc_collapse(
    const float* __restrict__ streams,
    const __nv_bfloat16* __restrict__ hc_norm_w,
    const __nv_bfloat16* __restrict__ down_w,
    const __nv_bfloat16* __restrict__ up_w,
    const __nv_bfloat16* __restrict__ inject_w,
    __nv_bfloat16* __restrict__ y_out,
    float* __restrict__ inj_out,
    unsigned int H,
    unsigned int hc,
    unsigned int rank,
    float eps
) {
    const unsigned int t = blockIdx.x;
    const unsigned int tid = threadIdx.x;
    const unsigned int lane = tid & 31u;
    const unsigned int warp = tid >> 5;
    const unsigned int warps = blockDim.x >> 5;
    const unsigned int hc_dim = hc * H;
    const float* x = streams + (size_t)t * hc_dim;

    extern __shared__ float smem[];
    float* smem_normed = smem;                 // [hc*H]
    float* smem_low = smem + hc_dim;           // [rank]
    __shared__ float smem_rms[QHC_MAX_MULT];
    __shared__ float smem_red[QHC_WBLOCK / 32];

    // ── per-stream RMS ──
    for (unsigned int s2 = 0; s2 < hc; ++s2) {
        const float* xs = x + (size_t)s2 * H;
        float acc = 0.0f;
        for (unsigned int d = tid; d < H; d += blockDim.x) {
            float v = xs[d];
            acc += v * v;
        }
        #pragma unroll
        for (int off = 16; off > 0; off >>= 1) {
            acc += __shfl_down_sync(0xFFFFFFFFu, acc, off);
        }
        if (lane == 0) smem_red[warp] = acc;
        __syncthreads();
        if (tid == 0) {
            float tot = 0.0f;
            for (unsigned int w2 = 0; w2 < warps; ++w2) tot += smem_red[w2];
            smem_rms[s2] = rsqrtf(tot / (float)H + eps);
        }
        __syncthreads();
    }

    // ── stage normed = x * rms * (1 + w) once ──
    for (unsigned int i = tid; i < hc_dim; i += blockDim.x) {
        smem_normed[i] = x[i] * smem_rms[i / H] * (1.0f + (float)hc_norm_w[i]);
    }
    __syncthreads();

    // ── down: warp per rank row, lanes stride the row ──
    const float inv_hc = 1.0f / (float)hc;
    for (unsigned int r = warp; r < rank; r += warps) {
        const __nv_bfloat16* row = down_w + (size_t)r * hc_dim;
        float acc = 0.0f;
        for (unsigned int i = lane; i < hc_dim; i += 32) {
            acc += (float)row[i] * smem_normed[i];
        }
        #pragma unroll
        for (int off = 16; off > 0; off >>= 1) {
            acc += __shfl_down_sync(0xFFFFFFFFu, acc, off);
        }
        if (lane == 0) smem_low[r] = qhc_silu(acc * inv_hc);
    }
    __syncthreads();

    // ── up + gate + mean over streams: lane owns one output element ──
    __nv_bfloat16* y = y_out + (size_t)t * H;
    for (unsigned int d = tid; d < H; d += blockDim.x) {
        float mixed = 0.0f;
        for (unsigned int s2 = 0; s2 < hc; ++s2) {
            const unsigned int i = s2 * H + d;
            float acc = 0.0f;
            for (unsigned int r = 0; r < rank; ++r) {
                acc += (float)up_w[(size_t)r * hc_dim + i] * smem_low[r];
            }
            mixed += qhc_sigmoid(acc) * smem_normed[i];
        }
        y[d] = __float2bfloat16(mixed * inv_hc);
    }

    // ── injection weights: warp per stream ──
    if (inject_w != nullptr) {
        __syncthreads();
        for (unsigned int s2 = warp; s2 < hc; s2 += warps) {
            const __nv_bfloat16* row = inject_w + (size_t)s2 * hc_dim;
            float acc = 0.0f;
            for (unsigned int i = lane; i < hc_dim; i += 32) {
                acc += (float)row[i] * smem_normed[i];
            }
            #pragma unroll
            for (int off = 16; off > 0; off >>= 1) {
                acc += __shfl_down_sync(0xFFFFFFFFu, acc, off);
            }
            if (lane == 0) {
                inj_out[(size_t)t * hc + s2] = 2.0f * qhc_sigmoid(acc * inv_hc);
            }
        }
    }
}

// ── hc_pre ──
// streams [T, hc, H] -> y_out [T, H] collapsed, inj_out [T, hc].
extern "C" __global__ void hc_pre(
    const float* __restrict__ streams,
    const __nv_bfloat16* __restrict__ hc_norm_w,  // [hc*H]
    const __nv_bfloat16* __restrict__ down_w,     // [rank, hc*H]
    const __nv_bfloat16* __restrict__ up_w,       // [rank, hc*H]
    const __nv_bfloat16* __restrict__ inject_w,   // [hc, hc*H]
    __nv_bfloat16* __restrict__ y_out,
    float* __restrict__ inj_out,
    const unsigned int hidden_size,
    const unsigned int hc_mult,
    const unsigned int rank,
    const float norm_eps
) {
    qhc_collapse(streams, hc_norm_w, down_w, up_w, inject_w, y_out, inj_out,
                 hidden_size, hc_mult, rank, norm_eps);
}

// ── hc_head ──
// The model-level `hyper_connection_mixer` (`use_combine=False`): the same
// collapse with no injection. This IS the model's final normalization — the
// checkpoint ships no `model.norm.weight` because `hc_norm` here plays that
// role.
extern "C" __global__ void hc_head(
    const float* __restrict__ streams,
    const __nv_bfloat16* __restrict__ hc_norm_w,
    const __nv_bfloat16* __restrict__ down_w,
    const __nv_bfloat16* __restrict__ up_w,
    __nv_bfloat16* __restrict__ y_out,
    const unsigned int hidden_size,
    const unsigned int hc_mult,
    const unsigned int rank,
    const float norm_eps
) {
    qhc_collapse(streams, hc_norm_w, down_w, up_w, nullptr, y_out, nullptr,
                 hidden_size, hc_mult, rank, norm_eps);
}

// ── hc_post ──
// residual[t, s*H + d] = hyper_input[t, s*H + d] + block_out[t, d] * inj[t, s]
//
// `hyper_input` is the PRE-NORM highway, not the normalized one — the
// reference keeps the raw residual and adds to it.
extern "C" __global__ void hc_post(
    const __nv_bfloat16* __restrict__ block_out, // [T, H]
    const float* __restrict__ residual,          // [T, hc, H]
    const float* __restrict__ inj,               // [T, hc]
    float* __restrict__ out,                     // [T, hc, H]
    const unsigned int hidden_size,
    const unsigned int hc_mult
) {
    const unsigned int t = blockIdx.x;
    const unsigned int tid = threadIdx.x;
    const unsigned int H = hidden_size;
    const unsigned int hc = hc_mult;

    const __nv_bfloat16* x = block_out + (size_t)t * H;
    const float* res = residual + (size_t)t * hc * H;
    const float* w = inj + (size_t)t * hc;
    float* o = out + (size_t)t * hc * H;

    float wv[QHC_MAX_MULT];
    for (unsigned int s = 0; s < hc; ++s) wv[s] = w[s];

#ifdef HC_PROBE_BF16_STREAMS
    // MEASUREMENT PROBE ONLY -- NEVER SHIP.
    // Prices the ACCURACY half of storing the mHC residual highway in BF16
    // instead of F32, without touching a single dtype, allocation or layout.
    // `hc_post` is what writes the streams every layer, so rounding its output
    // to BF16 precision means every later read sees BF16-representable values --
    // exactly what a BF16 highway would deliver -- while the buffers stay F32,
    // so this measures accuracy at ZERO speed change. The traffic win it is
    // pricing is ~363 GB of the prefill: `hc_post` and `hc_pre_stage` move the
    // 4x-wide highway at 40 KB per token per layer per site.
    #define HC_PQ(x) __bfloat162float(__float2bfloat16(x))
#else
    #define HC_PQ(x) (x)
#endif
    // grid.y splits d (speed pass 2026-09-29); gridDim.y == 1 is the old loop.
    for (unsigned int d = blockIdx.y * QHC_BLOCK + tid; d < H; d += QHC_BLOCK * gridDim.y) {
        float xd = (float)x[d];
        for (unsigned int s = 0; s < hc; ++s) {
            o[s * H + d] = HC_PQ(res[s * H + d] + xd * wv[s]);
        }
    }
    #undef HC_PQ
}

// ── Split collapse, for SMALL T (decode) ─────────────────────────────────
// grid=[1] starves the fused kernel at decode: one block, one SM, ~13 MB of
// weights per call (measured 2.0 ms). These three launches spread the same
// math across the whole GPU; the Rust dispatcher picks them when
// `num_tokens` is small and keeps the fused kernel for prefill.

// Stage 1: normed = x * rms * (1 + w) -> global scratch [T, hc*H].
extern "C" __global__ void hc_pre_stage(
    const float* __restrict__ streams,
    const __nv_bfloat16* __restrict__ hc_norm_w,
    float* __restrict__ normed_out,            // [T, hc*H]
    const unsigned int hidden_size,
    const unsigned int hc,
    const float eps
) {
    const unsigned int t = blockIdx.x;
    const unsigned int tid = threadIdx.x;
    const unsigned int H = hidden_size;
    const unsigned int hc_dim = hc * H;
    const float* x = streams + (size_t)t * hc_dim;
    float* out = normed_out + (size_t)t * hc_dim;

    __shared__ float smem_rms[QHC_MAX_MULT];
    __shared__ float smem_red[QHC_WBLOCK / 32];
    const unsigned int lane = tid & 31u;
    const unsigned int warp = tid >> 5;
    const unsigned int warps = blockDim.x >> 5;

    // grid.y == hc (speed pass 2026-09-29): block y owns stream y only. The
    // per-stream rms reduction is unchanged, so bitwise identical.
    const bool per_stream = (gridDim.y == hc);
    const unsigned int s_lo = per_stream ? blockIdx.y : 0u;
    const unsigned int s_hi = per_stream ? blockIdx.y + 1u : hc;
    for (unsigned int s2 = s_lo; s2 < s_hi; ++s2) {
        const float* xs = x + (size_t)s2 * H;
        float acc = 0.0f;
        for (unsigned int d = tid; d < H; d += blockDim.x) {
            float v = xs[d];
            acc += v * v;
        }
        #pragma unroll
        for (int off = 16; off > 0; off >>= 1) {
            acc += __shfl_down_sync(0xFFFFFFFFu, acc, off);
        }
        if (lane == 0) smem_red[warp] = acc;
        __syncthreads();
        if (tid == 0) {
            float tot = 0.0f;
            for (unsigned int w2 = 0; w2 < warps; ++w2) tot += smem_red[w2];
            smem_rms[s2] = rsqrtf(tot / (float)H + eps);
        }
        __syncthreads();
    }
    for (unsigned int i = s_lo * H + tid; i < s_hi * H; i += blockDim.x) {
        out[i] = x[i] * smem_rms[i / H] * (1.0f + (float)hc_norm_w[i]);
    }
}

// Stage 2: low[r] = silu(down[r] . normed / hc), rank rows split over
// blockIdx.y. Warp per row, coalesced lane strides.
extern "C" __global__ void hc_pre_down(
    const float* __restrict__ normed,          // [T, hc*H]
    const __nv_bfloat16* __restrict__ down_w,  // [rank, hc*H]
    float* __restrict__ low_out,               // [T, rank]
    const unsigned int hidden_size,
    const unsigned int hc,
    const unsigned int rank,
    const unsigned int num_tokens
) {
    // STAGE `normed[t]` IN SHARED MEMORY.
    //
    // One block owns one token and every warp contracts its own `down_w` rows
    // against that token's `nx`. `nx` is hc_dim floats -- 40 KB at
    // hc_dim=10240 -- and the original kernel re-read it from L2 once per row,
    // i.e. `rank` times per token. That, not the weight, was the dominant
    // traffic:
    //
    //     down_w   T x rank x 20 KB =  393 MB
    //     nx       T x rank x 40 KB =  786 MB   <-- dominant
    //
    // A first attempt tiled TOKENS so a fetched weight row was reused across
    // them. That cut only the 393 MB term, so total traffic fell 29% and wall
    // time 6% -- the nx term was untouched and still dominated. Staging nx in
    // shared instead drops it to ONE read per block (T x 40 KB = 2 MB), a 3.0x
    // cut in total traffic.
    //
    // Measured at 89.3 ms and 19.4% of a 60-token prefill before this change
    // (nsys 2026-08-30) -- second only to the MoE gate_up GEMM.
    //
    // BITWISE SAFE: each lane still walks `i = lane, lane+32, ...` over the
    // full hc_dim and the same shfl reduction follows, so the FMA sequence for
    // every (t, r) is unchanged. Only where the operand is read from changed.
    extern __shared__ float s_nx[];

    const unsigned int t = blockIdx.x;
    if (t >= num_tokens) return;
    const unsigned int lane = threadIdx.x & 31u;
    const unsigned int warp = threadIdx.x >> 5;
    const unsigned int warps = blockDim.x >> 5;
    const unsigned int hc_dim = hc * hidden_size;
    const float inv_hc = 1.0f / (float)hc;

    // Staging with float4 loads, 8 in flight per thread (was one scalar load
    // per iteration: ~hc_dim/blockDim dependent L2 round trips before any
    // compute). Pure copy, so bitwise identical.
    if ((hc_dim & 3u) == 0u) {
        const float4* src4 = reinterpret_cast<const float4*>(normed + (size_t)t * hc_dim);
        float4* dst4 = reinterpret_cast<float4*>(s_nx);
        const unsigned int n4 = hc_dim >> 2;
        unsigned int i = threadIdx.x;
        for (; i + 7u * blockDim.x < n4; i += 8u * blockDim.x) {
            float4 v[8];
            #pragma unroll
            for (unsigned int k = 0; k < 8; ++k) v[k] = src4[i + k * blockDim.x];
            #pragma unroll
            for (unsigned int k = 0; k < 8; ++k) dst4[i + k * blockDim.x] = v[k];
        }
        for (; i < n4; i += blockDim.x) dst4[i] = src4[i];
    } else {
        for (unsigned int i = threadIdx.x; i < hc_dim; i += blockDim.x) {
            s_nx[i] = normed[(size_t)t * hc_dim + i];
        }
    }
    __syncthreads();

    // Rows split first across grid.y, then across warps in the block.
    const unsigned int rows_per_split = (rank + gridDim.y - 1) / gridDim.y;
    const unsigned int r0 = blockIdx.y * rows_per_split;
    const unsigned int r1 = min(r0 + rows_per_split, rank);
    for (unsigned int r = r0 + warp; r < r1; r += warps) {
        const __nv_bfloat16* row = down_w + (size_t)r * hc_dim;
        float acc = 0.0f;
        // Loads hoisted 8 deep; accumulation order per lane unchanged.
        unsigned int i = lane;
        for (; i + 31u * 32u < hc_dim; i += 32u * 32u) {
            __nv_bfloat16 wv[32];
            #pragma unroll
            for (unsigned int k = 0; k < 32; ++k) wv[k] = row[i + k * 32u];
            #pragma unroll
            for (unsigned int k = 0; k < 32; ++k) acc += (float)wv[k] * s_nx[i + k * 32u];
        }
        for (; i + 7u * 32u < hc_dim; i += 8u * 32u) {
            __nv_bfloat16 wv[8];
            #pragma unroll
            for (unsigned int k = 0; k < 8; ++k) wv[k] = row[i + k * 32u];
            #pragma unroll
            for (unsigned int k = 0; k < 8; ++k) acc += (float)wv[k] * s_nx[i + k * 32u];
        }
        for (; i < hc_dim; i += 32) {
            acc += (float)row[i] * s_nx[i];
        }
        #pragma unroll
        for (int off = 16; off > 0; off >>= 1) {
            acc += __shfl_down_sync(0xFFFFFFFFu, acc, off);
        }
        if (lane == 0) low_out[(size_t)t * rank + r] = qhc_silu(acc * inv_hc);
    }
}

// Prefill-shaped sibling of `hc_pre_down`, tiled over BOTH tokens and hc_dim.
//
// `hc_pre_down` stages the whole `normed` row (hc_dim floats, 40 KB) in shared
// and makes ONE pass. That is right at T=1: a decode call needs a single pass
// and pays no barriers. It is wrong at prefill widths, where it re-reads the
// 6.55 MB `down_w` once per token -- 393 MB at T=60, measured 859 GB/s, ~85% of
// L2 peak, i.e. L2-bandwidth-bound.
//
// This tiles tokens (HC_TT per block) so each weight row is amortised, and
// chunks hc_dim (HC_CH) so the staged `nx` footprint stays HC_TT x HC_CH x 4 B
// instead of HC_TT x 40 KB. Tiling tokens ALONE was measured and gave only -6%:
// TT x 40 KB overflows L1, so `nx` starts missing to L2 and cancels the weight
// saving. Both dimensions have to move together.
//
// Measured on an 87-token prefill (nsys): prefill `hc_pre_down` time
// 89.2 ms -> 33.0 ms, and the whole prefill window 491.5 -> 438.3 ms.
// At T=1 it is 2.3x SLOWER than the single-pass version (28.8 -> 65.0 ms over
// 679 decode calls), because hc_dim=10240 becomes 20 chunks = 40 barriers for
// work that needs one pass. Hence two kernels and a dispatch on T, not one.
//
// BITWISE IDENTICAL to `hc_pre_down`: for every (t, r) a lane still walks
// i = lane, lane+32, ... in increasing order followed by the same shfl
// reduction. Chunks are contiguous, processed in order, and HC_CH is a multiple
// of 32, so chunking cannot reorder a lane's walk. Only the order in which
// independent (t, r) pairs are visited changed.
#ifndef HC_TT
#define HC_TT 8u
#endif
#ifndef HC_CH
#define HC_CH 512u
#endif

extern "C" __global__ void hc_pre_down_tiled(
    const float* __restrict__ normed,          // [T, hc*H]
    const __nv_bfloat16* __restrict__ down_w,  // [rank, hc*H]
    float* __restrict__ low_out,               // [T, rank]
    const unsigned int hidden_size,
    const unsigned int hc,
    const unsigned int rank,
    const unsigned int num_tokens
) {
    __shared__ float s_nx[HC_TT][HC_CH];

    const unsigned int lane = threadIdx.x & 31u;
    const unsigned int warp = threadIdx.x >> 5;
    const unsigned int warps = blockDim.x >> 5;
    const unsigned int hc_dim = hc * hidden_size;
    const float inv_hc = 1.0f / (float)hc;

    const unsigned int t0 = blockIdx.x * HC_TT;
    if (t0 >= num_tokens) return;
    const unsigned int tn = min(HC_TT, num_tokens - t0);

    const unsigned int rows_per_split = (rank + gridDim.y - 1) / gridDim.y;
    const unsigned int r0 = blockIdx.y * rows_per_split;
    const unsigned int r1 = min(r0 + rows_per_split, rank);

    for (unsigned int rbase = r0; rbase < r1; rbase += warps) {
        const unsigned int r = rbase + warp;
        float acc[HC_TT];
        #pragma unroll
        for (unsigned int t = 0; t < HC_TT; ++t) acc[t] = 0.0f;

        for (unsigned int c0 = 0; c0 < hc_dim; c0 += HC_CH) {
            const unsigned int cn = min(HC_CH, hc_dim - c0);
            for (unsigned int idx = threadIdx.x; idx < tn * cn; idx += blockDim.x) {
                const unsigned int t = idx / cn;
                const unsigned int i = idx - t * cn;
                s_nx[t][i] = normed[(size_t)(t0 + t) * hc_dim + c0 + i];
            }
            __syncthreads();
            if (r < r1) {
                const __nv_bfloat16* row = down_w + (size_t)r * hc_dim + c0;
                for (unsigned int i = lane; i < cn; i += 32u) {
                    const float w = (float)row[i];
                    #pragma unroll
                    for (unsigned int t = 0; t < HC_TT; ++t) {
                        if (t < tn) acc[t] += w * s_nx[t][i];
                    }
                }
            }
            __syncthreads();
        }

        if (r < r1) {
            #pragma unroll
            for (unsigned int t = 0; t < HC_TT; ++t) {
                if (t >= tn) continue;
                float a = acc[t];
                #pragma unroll
                for (int off = 16; off > 0; off >>= 1) {
                    a += __shfl_down_sync(0xFFFFFFFFu, a, off);
                }
                if (lane == 0) {
                    low_out[(size_t)(t0 + t) * rank + r] = qhc_silu(a * inv_hc);
                }
            }
        }
    }
}

// Stage 3: y[d] = mean_s sigmoid(up[s*H+d] . low) * normed[s*H+d], the
// d-range split over blockIdx.y; block y==0 also emits the injection vector.
//
// WHY `up_w` IS STORED TRANSPOSED. One thread owns one output dim `d` and
// contracts over `rank` sequentially. In the checkpoint's `[hc*H, rank]`
// layout that thread walks a contiguous rank-320 row, so consecutive threads
// touch rows 640 B apart and every lane of a warp lands on its own sector:
// nsys measured this kernel at a flat ~173 us regardless of T, ~38 GB/s
// against the part's ~273, and 23% of ALL decode GPU time (11.86 s of
// 51.47 s) — the largest single kernel in the profile.
//
// Two kernel-side fixes were built and measured before the layout one:
//
//   * warp-per-output-dim with lane-strided `r` + a shfl reduction: +17.8%
//     end-to-end, but it REASSOCIATES the FP32 contraction, so the logits
//     move. On a speculative-decoding model that is not a free trade — and
//     on this checkpoint decode-path reassociation was measured flipping
//     tool-calling behaviour on BFCL, not just the last mantissa bits.
//   * staging `up_w` tiles through shared memory, which keeps each thread's
//     sequential `r` accumulation and so IS bit-exact: 44% SLOWER (9.06 vs
//     16.10 tok/s). Re-staging the whole rank in one pass (8 syncs instead of
//     40) measured 9.06 vs 9.40, so the barriers were not the cost — a useful
//     tile is ~42 KB, which caps occupancy near one block per SM.
//
// AND COALESCING ALONE WAS NOT ENOUGH — measured, 19.79 vs 20.01 tok/s, i.e.
// nothing. This kernel was never bandwidth-limited. Thread-per-`d` caps it at
// H = 2560 threads, which at block 256 is TEN blocks: ten of the part's 48 SMs
// participate, ~2 warps each, every thread walking one strictly dependent
// 320-step FP32 chain. There are nowhere near enough loads in flight to cover
// DRAM latency, so a perfectly coalesced access pattern buys nothing on its
// own. The launcher therefore also shrinks the block (more blocks over the
// same 2560 threads => more SMs), and the `d` loop below interleaves the `hc`
// streams so each thread carries `hc` independent chains. Neither touches the
// summation order.
//
// Storing `up_w` as `[rank, hc*H]` instead gets both properties for free:
// thread `d` reads `up_w[r*hc_dim + i]`, consecutive threads read consecutive
// bf16, and the per-thread `for r` order is IDENTICAL to the row-major
// version's — so the output is bitwise unchanged. The transpose happens once
// at load (`weight_loader::qwen4_exp::hc`); the prefill GEMM, whose NT tensor-
// core kernel wants the checkpoint layout, transposes a staging copy back.
extern "C" __global__ void hc_pre_finish(
    const float* __restrict__ normed,          // [T, hc*H]
    const float* __restrict__ low,             // [T, rank]
    const __nv_bfloat16* __restrict__ up_w,    // [rank, hc*H]
    const __nv_bfloat16* __restrict__ inject_w,// [hc, hc*H] or null
    __nv_bfloat16* __restrict__ y_out,         // [T, H]
    float* __restrict__ inj_out,               // [T, hc] (unused if null inject)
    const unsigned int hidden_size,
    const unsigned int hc,
    const unsigned int rank
) {
    const unsigned int t = blockIdx.x;
    const unsigned int tid = threadIdx.x;
    const unsigned int H = hidden_size;
    const unsigned int hc_dim = hc * H;
    const float* nx = normed + (size_t)t * hc_dim;
    const float inv_hc = 1.0f / (float)hc;

    extern __shared__ float smem_lo[];         // [rank]
    for (unsigned int r = tid; r < rank; r += blockDim.x) {
        smem_lo[r] = low[(size_t)t * rank + r];
    }
    __syncthreads();

    const unsigned int d_per_split = (H + gridDim.y - 1) / gridDim.y;
    const unsigned int d0 = blockIdx.y * d_per_split;
    const unsigned int d1 = min(d0 + d_per_split, H);
    __nv_bfloat16* y = y_out + (size_t)t * H;
    for (unsigned int d = d0 + tid; d < d1; d += blockDim.x) {
        // The `hc` streams are INTERLEAVED rather than run one after another:
        // each keeps its own accumulator and they advance together over `r`.
        // Every accumulator still sums r = 0,1,...,rank-1 into one FP32
        // register in that exact order, and `mixed` still folds the streams in
        // s = 0,1,2,3 order, so the result is bit-for-bit what the sequential
        // version produced — but the thread now has `hc` independent load+FMA
        // chains in flight instead of one, which is what a latency-bound
        // kernel is short of.
        //
        // SPELLED OUT for hc == 4 (this checkpoint's only value) instead of
        // looping an `acc[]` array: `hc` is a runtime argument, so a
        // `for (s2 < hc)` loop over an array cannot be unrolled, the indices
        // stay dynamic, and nvcc puts the accumulators in LOCAL memory —
        // which would cost far more than the interleaving wins. The generic
        // fallback keeps the original one-chain-at-a-time shape.
        float mixed = 0.0f;
        if (hc == 4) {
            float a0 = 0.0f, a1 = 0.0f, a2 = 0.0f, a3 = 0.0f;
            // LOADS IN FLIGHT. nsys (2026-09-06, C=1, 3.9K ctx): this kernel
            // was 121 us x 97 launches = 11.7 ms of a 69 ms token, ~54 GB/s
            // on 6.5 MB of `up_w` — latency-bound, as the note above says.
            // Each `r` step below is one dependent load+FMA per stream and
            // nvcc does not pipeline a runtime-bound loop, so a warp sat on
            // one DRAM round trip per `r`. Unrolling `r` by 8 with the 32
            // loads hoisted ahead of the 32 accumulations puts eight `r`
            // steps' worth of loads in flight per stream. The accumulation
            // itself is UNCHANGED: every `a_s` still sums r = 0,1,2,... in
            // that exact order into one FP32 register, so the result is
            // bit-for-bit the same as the one-`r`-at-a-time loop — this is
            // pure scheduling, not reassociation (which the note above
            // measured moving logits and was rejected).
            const __nv_bfloat16* ub = up_w + d;
            unsigned int r = 0;
            for (; r + 8 <= rank; r += 8) {
                float l[8];
                __nv_bfloat16 u0[8], u1[8], u2[8], u3[8];
                #pragma unroll
                for (unsigned int k = 0; k < 8; ++k) {
                    const __nv_bfloat16* u = ub + (size_t)(r + k) * hc_dim;
                    l[k] = smem_lo[r + k];
                    u0[k] = u[0];
                    u1[k] = u[H];
                    u2[k] = u[2 * H];
                    u3[k] = u[3 * H];
                }
                #pragma unroll
                for (unsigned int k = 0; k < 8; ++k) {
                    a0 += (float)u0[k] * l[k];
                    a1 += (float)u1[k] * l[k];
                    a2 += (float)u2[k] * l[k];
                    a3 += (float)u3[k] * l[k];
                }
            }
            for (; r < rank; ++r) {
                const float lo = smem_lo[r];
                const __nv_bfloat16* u = ub + (size_t)r * hc_dim;
                a0 += (float)u[0] * lo;
                a1 += (float)u[H] * lo;
                a2 += (float)u[2 * H] * lo;
                a3 += (float)u[3 * H] * lo;
            }
            mixed += qhc_sigmoid(a0) * nx[d];
            mixed += qhc_sigmoid(a1) * nx[H + d];
            mixed += qhc_sigmoid(a2) * nx[2 * H + d];
            mixed += qhc_sigmoid(a3) * nx[3 * H + d];
        } else {
            for (unsigned int s2 = 0; s2 < hc; ++s2) {
                const unsigned int i = s2 * H + d;
                float acc = 0.0f;
                for (unsigned int r = 0; r < rank; ++r) {
                    acc += (float)up_w[(size_t)r * hc_dim + i] * smem_lo[r];
                }
                mixed += qhc_sigmoid(acc) * nx[i];
            }
        }
        y[d] = __float2bfloat16(mixed * inv_hc);
    }

    if (inject_w != nullptr && blockIdx.y == 0) {
        const unsigned int lane = tid & 31u;
        const unsigned int warp = tid >> 5;
        const unsigned int warps = blockDim.x >> 5;
        for (unsigned int s2 = warp; s2 < hc; s2 += warps) {
            const __nv_bfloat16* row = inject_w + (size_t)s2 * hc_dim;
            float acc = 0.0f;
            for (unsigned int i = lane; i < hc_dim; i += 32) {
                acc += (float)row[i] * nx[i];
            }
            #pragma unroll
            for (int off = 16; off > 0; off >>= 1) {
                acc += __shfl_down_sync(0xFFFFFFFFu, acc, off);
            }
            if (lane == 0) {
                inj_out[(size_t)t * hc + s2] = 2.0f * qhc_sigmoid(acc * inv_hc);
            }
        }
    }
}

// Stage 3, FOUR-STREAM LAYOUT: one warp per stream, lanes over 32 consecutive
// output dims. `hc_pre_finish` gives every thread all `hc` streams of one `d`,
// which caps the kernel at H = 2560 threads per token: 20 blocks of 128 on a
// 48-SM part, each thread walking four dependent rank-320 chains. nsys
// (2026-09-06) measured it at 121 us x 97 launches = 11.7 ms of a 69 ms
// token. This variant puts the same work on 4x the threads: warp `s` of a
// block owns stream `s` for 32 dims, so a token spans 80 blocks x 4 warps.
//
// BIT-EXACT BY CONSTRUCTION. Each (d, s) accumulator still sums
// r = 0,1,...,rank-1 into one FP32 register in that order (--fmad=false, so
// multiply then add, exactly as before); the per-stream products
// sigmoid(a_s) * normed[s*H+d] are the same floats; and `mixed` still folds
// them in s = 0,1,2,3 order in one thread. Nothing is reassociated — the
// warp-per-dim shuffle rewrite this file's note rejected split ONE
// accumulator across lanes; this splits the four INDEPENDENT accumulators
// across warps.
extern "C" __global__ void hc_pre_finish_x4(
    const float* __restrict__ normed,          // [T, hc*H]
    const float* __restrict__ low,             // [T, rank]
    const __nv_bfloat16* __restrict__ up_w,    // [rank, hc*H]
    const __nv_bfloat16* __restrict__ inject_w,// [hc, hc*H] or null
    __nv_bfloat16* __restrict__ y_out,         // [T, H]
    float* __restrict__ inj_out,               // [T, hc]
    const unsigned int hidden_size,
    const unsigned int hc,                     // must be 4 (host checks)
    const unsigned int rank
) {
    const unsigned int t = blockIdx.x;
    const unsigned int tid = threadIdx.x;
    const unsigned int lane = tid & 31u;
    const unsigned int warp = tid >> 5;        // == stream s
    const unsigned int H = hidden_size;
    const unsigned int hc_dim = hc * H;
    const float* nx = normed + (size_t)t * hc_dim;
    const float inv_hc = 1.0f / (float)hc;

    extern __shared__ float smem_lo[];         // [rank]
    __shared__ float part[4][32];
    for (unsigned int r = tid; r < rank; r += blockDim.x) {
        smem_lo[r] = low[(size_t)t * rank + r];
    }
    __syncthreads();

    const unsigned int d = blockIdx.y * 32u + lane;
    if (d < H) {
        const unsigned int i = warp * H + d;
        const __nv_bfloat16* ub = up_w + i;
        float acc = 0.0f;
        unsigned int r = 0;
        for (; r + 32 <= rank; r += 32) {
            float l[32];
            __nv_bfloat16 u[32];
            #pragma unroll
            for (unsigned int k = 0; k < 32; ++k) {
                l[k] = smem_lo[r + k];
                u[k] = ub[(size_t)(r + k) * hc_dim];
            }
            #pragma unroll
            for (unsigned int k = 0; k < 32; ++k) {
                acc += (float)u[k] * l[k];
            }
        }
        for (; r + 16 <= rank; r += 16) {
            float l[16];
            __nv_bfloat16 u[16];
            #pragma unroll
            for (unsigned int k = 0; k < 16; ++k) {
                l[k] = smem_lo[r + k];
                u[k] = ub[(size_t)(r + k) * hc_dim];
            }
            #pragma unroll
            for (unsigned int k = 0; k < 16; ++k) {
                acc += (float)u[k] * l[k];
            }
        }
        for (; r + 8 <= rank; r += 8) {
            float l[8];
            __nv_bfloat16 u[8];
            #pragma unroll
            for (unsigned int k = 0; k < 8; ++k) {
                l[k] = smem_lo[r + k];
                u[k] = ub[(size_t)(r + k) * hc_dim];
            }
            #pragma unroll
            for (unsigned int k = 0; k < 8; ++k) {
                acc += (float)u[k] * l[k];
            }
        }
        for (; r < rank; ++r) {
            acc += (float)ub[(size_t)r * hc_dim] * smem_lo[r];
        }
        part[warp][lane] = qhc_sigmoid(acc) * nx[i];
    }
    __syncthreads();
    if (warp == 0 && d < H) {
        float mixed = 0.0f;
        mixed += part[0][lane];
        mixed += part[1][lane];
        mixed += part[2][lane];
        mixed += part[3][lane];
        y_out[(size_t)t * H + d] = __float2bfloat16(mixed * inv_hc);
    }

    // Injection vector: same warp-per-stream contraction as `hc_pre_finish`
    // (there `s2 = warp; s2 < hc; s2 += warps` with 4 warps is this mapping).
    // Runs on the LAST block (host launches one extra y-block with no d range)
    // so the 4-warp injection contraction no longer serializes behind a
    // block that also owns output dims. Loads hoisted 8 deep; per-lane
    // accumulation order unchanged.
    if (inject_w != nullptr && blockIdx.y == gridDim.y - 1) {
        const __nv_bfloat16* row = inject_w + (size_t)warp * hc_dim;
        float acc = 0.0f;
        unsigned int j = lane;
        for (; j + 31u * 32u < hc_dim; j += 32u * 32u) {
            __nv_bfloat16 wv[32];
            float xv[32];
            #pragma unroll
            for (unsigned int k = 0; k < 32; ++k) { wv[k] = row[j + k * 32u]; xv[k] = nx[j + k * 32u]; }
            #pragma unroll
            for (unsigned int k = 0; k < 32; ++k) acc += (float)wv[k] * xv[k];
        }
        for (; j + 7u * 32u < hc_dim; j += 8u * 32u) {
            __nv_bfloat16 wv[8];
            float xv[8];
            #pragma unroll
            for (unsigned int k = 0; k < 8; ++k) { wv[k] = row[j + k * 32u]; xv[k] = nx[j + k * 32u]; }
            #pragma unroll
            for (unsigned int k = 0; k < 8; ++k) acc += (float)wv[k] * xv[k];
        }
        for (; j < hc_dim; j += 32) {
            acc += (float)row[j] * nx[j];
        }
        #pragma unroll
        for (int off = 16; off > 0; off >>= 1) {
            acc += __shfl_down_sync(0xFFFFFFFFu, acc, off);
        }
        if (lane == 0) {
            inj_out[(size_t)t * hc + warp] = 2.0f * qhc_sigmoid(acc * inv_hc);
        }
    }
}

// ───────────────────────── GEMM-path collapse (large T) ─────────────────────
//
// PERFORMANCE SHAPE: at prefill the fused kernel measured ~45 ms per call —
// 47% of the whole prefill (two calls per layer x 48 layers). Its down/up
// projections are GEMM-shaped ([T,hc*H]x[hc*H,rank] and back), but ran as
// hand-rolled FP32 warp loops at ~4% of the machine. For T > 64 the collapse
// instead stages `normed` in BF16 and hands both projections to
// `dense_gemm_bf16_pipelined` (tensor cores), keeping only the cheap
// elementwise seams as custom kernels:
//
//   hc_pre_stage_bf16   grid=[T]    rms + (1+w) scale -> normed  [T, hc*H] BF16
//   dense_gemm          low_pre  = normed x down_w^T             [T, rank]
//   hc_silu_scale       low      = silu(low_pre / hc)            in place
//   hc_transpose_bf16   up_wt    = up_w^T   [hc*H, rank]  (staging copy;
//                                 up_w is stored [rank, hc*H] for decode)
//   dense_gemm          up_pre   = low x up_wt^T                 [T, hc*H]
//   dense_gemm          inj_pre  = normed x inject_w^T           [T, hc]
//   hc_pre_mix          grid=[T]    y = mean_s sigmoid(up_pre)*normed;
//                                   inj = 2*sigmoid(inj_pre / hc)
//
// Numerics: normed is rounded to BF16 before the GEMMs (the fused kernel kept
// it FP32 in smem). The checkpoint's hyper-connection weights are BF16 and the
// reference module computes in BF16, so this is parity-gated the same way as
// every other collapse variant (probe cosine vs the FP32 fused path).

extern "C" __global__ void hc_pre_stage_bf16(
    const float* __restrict__ streams,
    const __nv_bfloat16* __restrict__ hc_norm_w,
    __nv_bfloat16* __restrict__ normed_out,    // [T, hc*H] BF16
    const unsigned int hidden_size,
    const unsigned int hc,
    const float eps
) {
    const unsigned int t = blockIdx.x;
    const unsigned int tid = threadIdx.x;
    const unsigned int H = hidden_size;
    const unsigned int hc_dim = hc * H;
    const float* x = streams + (size_t)t * hc_dim;
    __nv_bfloat16* out = normed_out + (size_t)t * hc_dim;

    __shared__ float smem_rms[QHC_MAX_MULT];
    __shared__ float smem_red[QHC_WBLOCK / 32];
    const unsigned int lane = tid & 31u;
    const unsigned int warp = tid >> 5;
    const unsigned int warps = blockDim.x >> 5;

    for (unsigned int s2 = 0; s2 < hc; ++s2) {
        const float* xs = x + (size_t)s2 * H;
        float acc = 0.0f;
        for (unsigned int d = tid; d < H; d += blockDim.x) {
            float v = xs[d];
            acc += v * v;
        }
        #pragma unroll
        for (int off = 16; off > 0; off >>= 1) {
            acc += __shfl_down_sync(0xFFFFFFFFu, acc, off);
        }
        if (lane == 0) smem_red[warp] = acc;
        __syncthreads();
        if (tid == 0) {
            float tot = 0.0f;
            for (unsigned int w2 = 0; w2 < warps; ++w2) tot += smem_red[w2];
            smem_rms[s2] = rsqrtf(tot / (float)H + eps);
        }
        __syncthreads();
    }
    for (unsigned int i = tid; i < hc_dim; i += blockDim.x) {
        out[i] = __float2bfloat16(
            x[i] * smem_rms[i / H] * (1.0f + (float)hc_norm_w[i]));
    }
}

// low = silu(low_pre * inv_hc), elementwise in place over n = T*rank.
extern "C" __global__ void hc_silu_scale(
    __nv_bfloat16* __restrict__ low,
    const unsigned int n,
    const float inv_hc
) {
    const unsigned int i = blockIdx.x * blockDim.x + threadIdx.x;
    if (i < n) {
        const float v = (float)low[i] * inv_hc;
        low[i] = __float2bfloat16(qhc_silu(v));
    }
}

// y[d] = mean_s sigmoid(up_pre[s*H+d]) * normed[s*H+d];
// inj[s] = 2*sigmoid(inj_pre[s] * inv_hc) (skipped when inj_pre is null).
extern "C" __global__ void hc_pre_mix(
    const __nv_bfloat16* __restrict__ normed,  // [T, hc*H]
    const __nv_bfloat16* __restrict__ up_pre,  // [T, hc*H]
    const __nv_bfloat16* __restrict__ inj_pre, // [T, hc] or null
    __nv_bfloat16* __restrict__ y_out,         // [T, H]
    float* __restrict__ inj_out,               // [T, hc]
    const unsigned int hidden_size,
    const unsigned int hc,
    const float inv_hc
) {
    const unsigned int t = blockIdx.x;
    const unsigned int tid = threadIdx.x;
    const unsigned int H = hidden_size;
    const unsigned int hc_dim = hc * H;
    const __nv_bfloat16* nx = normed + (size_t)t * hc_dim;
    const __nv_bfloat16* ux = up_pre + (size_t)t * hc_dim;
    __nv_bfloat16* y = y_out + (size_t)t * H;

    for (unsigned int d = tid; d < H; d += blockDim.x) {
        float mixed = 0.0f;
        for (unsigned int s2 = 0; s2 < hc; ++s2) {
            const unsigned int i = s2 * H + d;
            mixed += qhc_sigmoid((float)ux[i]) * (float)nx[i];
        }
        y[d] = __float2bfloat16(mixed * inv_hc);
    }
    if (inj_pre != nullptr && tid < hc) {
        inj_out[(size_t)t * hc + tid] =
            2.0f * qhc_sigmoid((float)inj_pre[(size_t)t * hc + tid] * inv_hc);
    }
}

// Transpose a BF16 matrix `[R, C] -> [C, R]`. Exists for one caller: the
// prefill GEMM path needs `up_w` in the checkpoint's `[hc*H, rank]` layout
// (its tensor-core kernel is NT, `C[m,n] = A[m,k] . B[n,k]`), while every
// decode kernel needs the transposed `[rank, hc*H]` that `hc_pre_finish`
// documents. Storing both would cost 6.55 MB x 97 sites = 635 MB on a box
// that already loads at 113 of 119.6 GB, so prefill pays ~50 us per call to
// stage a transposed copy instead — against a ~45 ms collapse, and only for
// T > 64.
//
// Classic 32x32 tile with a padded stride: both the read and the write are
// coalesced, and the +1 keeps the smem access bank-conflict free.
extern "C" __global__ void hc_transpose_bf16(
    const __nv_bfloat16* __restrict__ src,     // [R, C]
    __nv_bfloat16* __restrict__ dst,           // [C, R]
    const unsigned int R,
    const unsigned int C
) {
    __shared__ __nv_bfloat16 tile[32][33];
    const unsigned int x = blockIdx.x * 32u + threadIdx.x;   // col of src
    const unsigned int y = blockIdx.y * 32u + threadIdx.y;   // row of src
    if (x < C && y < R) {
        tile[threadIdx.y][threadIdx.x] = src[(size_t)y * C + x];
    }
    __syncthreads();
    // Swap which of the two block indices supplies the fast axis, so the
    // store is contiguous in `dst` too.
    const unsigned int xt = blockIdx.y * 32u + threadIdx.x;  // col of dst
    const unsigned int yt = blockIdx.x * 32u + threadIdx.y;  // row of dst
    if (xt < R && yt < C) {
        dst[(size_t)yt * R + xt] = tile[threadIdx.x][threadIdx.y];
    }
}
