library ieee;
use ieee.std_logic_1164.all;

entity Serial_Adder is
port (reset, a,b: in std_logic; clock: in std_logic; s: out std_logic);
end entity;

architecture BHV of Serial_Adder is

type state is (c0,c1);


end BHV;