<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0">
  <channel>
    <title>GitHub VHDL Daily Trending</title>
    <description>Daily Trending of VHDL in GitHub</description>
    <pubDate>Wed, 13 Aug 2025 01:40:20 GMT</pubDate>
    <link>http://mshibanami.github.io/GitHubTrendingRSS</link>
    
    <item>
      <title>ghdl/ghdl</title>
      <link>https://github.com/ghdl/ghdl</link>
      <description>&lt;p&gt;VHDL 2008/93/87 simulator&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>OSVVM/OSVVM</title>
      <link>https://github.com/OSVVM/OSVVM</link>
      <description>&lt;p&gt;OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>stnolting/neorv32</title>
      <link>https://github.com/stnolting/neorv32</link>
      <description>&lt;p&gt;üñ•Ô∏è A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>Paebbels/JSON-for-VHDL</title>
      <link>https://github.com/Paebbels/JSON-for-VHDL</link>
      <description>&lt;p&gt;A JSON library implemented in VHDL.&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>open-logic/open-logic</title>
      <link>https://github.com/open-logic/open-logic</link>
      <description>&lt;p&gt;Open Logic FPGA Standard Library&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
  </channel>
</rss>
