{
  "results": {
    "dockerfile": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "composefile": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "devcontainer": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "kustomize": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "helm": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "k8s": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "backstage": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "terraform": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    }
  },
  "info": {
    "id": 188172879,
    "name": "SuperScalar-RISCV-CPU",
    "full_name": "risclite/SuperScalar-RISCV-CPU",
    "owner": {
      "login": "risclite",
      "html_url": "https://github.com/risclite",
      "type": "User"
    },
    "html_url": "https://github.com/risclite/SuperScalar-RISCV-CPU",
    "description": "SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.",
    "url": "https://api.github.com/repos/risclite/SuperScalar-RISCV-CPU",
    "clone_url": "https://github.com/risclite/SuperScalar-RISCV-CPU.git",
    "homepage": "",
    "size": 5935,
    "stargazers_count": 134,
    "watchers_count": 134,
    "language": "SystemVerilog"
  }
}