

================================================================
== Vitis HLS Report for 'store_block_C_proc28_Pipeline_store_block_C'
================================================================
* Date:           Mon Sep  4 09:34:40 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- store_block_C  |       10|       10|         8|          1|          1|     4|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.74>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_09, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_110, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_211, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_312, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln132_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln132_2"   --->   Operation 16 'read' 'zext_ln132_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_udiv135_i_i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_udiv135_i_i"   --->   Operation 17 'read' 'p_udiv135_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond54.i.i.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_6 = load i3 %j" [gemm_systolic_array.cpp:132]   --->   Operation 20 'load' 'j_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.13ns)   --->   "%icmp_ln129 = icmp_eq  i3 %j_6, i3 4" [gemm_systolic_array.cpp:129]   --->   Operation 21 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.65ns)   --->   "%add_ln129 = add i3 %j_6, i3 1" [gemm_systolic_array.cpp:129]   --->   Operation 23 'add' 'add_ln129' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.inc74.i.i.i, void %store_block_C_proc28.exit.exitStub" [gemm_systolic_array.cpp:129]   --->   Operation 24 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i3 %j_6" [gemm_systolic_array.cpp:129]   --->   Operation 25 'trunc' 'trunc_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %j_6, i32 2" [gemm_systolic_array.cpp:132]   --->   Operation 26 'bitselect' 'tmp_100' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i1 %tmp_100" [gemm_systolic_array.cpp:132]   --->   Operation 27 'zext' 'zext_ln132' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln132 = add i6 %p_udiv135_i_i_read, i6 %zext_ln132" [gemm_systolic_array.cpp:132]   --->   Operation 28 'add' 'add_ln132' <Predicate = (!icmp_ln129)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln132_1 = add i6 %zext_ln132_2_read, i6 %add_ln132" [gemm_systolic_array.cpp:132]   --->   Operation 29 'add' 'add_ln132_1' <Predicate = (!icmp_ln129)> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln132_1 = zext i6 %add_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 30 'zext' 'zext_ln132_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%C_3_3_addr = getelementptr i32 %C_3_3, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 31 'getelementptr' 'C_3_3_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%C_3_2_addr = getelementptr i32 %C_3_2, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 32 'getelementptr' 'C_3_2_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%C_3_1_addr = getelementptr i32 %C_3_1, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 33 'getelementptr' 'C_3_1_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%C_3_0_addr = getelementptr i32 %C_3_0, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 34 'getelementptr' 'C_3_0_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%C_2_3_addr = getelementptr i32 %C_2_3, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 35 'getelementptr' 'C_2_3_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%C_2_2_addr = getelementptr i32 %C_2_2, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 36 'getelementptr' 'C_2_2_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%C_2_1_addr = getelementptr i32 %C_2_1, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 37 'getelementptr' 'C_2_1_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%C_2_0_addr = getelementptr i32 %C_2_0, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 38 'getelementptr' 'C_2_0_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%C_1_3_addr = getelementptr i32 %C_1_3, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 39 'getelementptr' 'C_1_3_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%C_1_2_addr = getelementptr i32 %C_1_2, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 40 'getelementptr' 'C_1_2_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%C_1_1_addr = getelementptr i32 %C_1_1, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 41 'getelementptr' 'C_1_1_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%C_1_0_addr = getelementptr i32 %C_1_0, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 42 'getelementptr' 'C_1_0_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%C_0_3_addr = getelementptr i32 %C_0_3, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 43 'getelementptr' 'C_0_3_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%C_0_2_addr = getelementptr i32 %C_0_2, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 44 'getelementptr' 'C_0_2_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%C_0_1_addr = getelementptr i32 %C_0_1, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 45 'getelementptr' 'C_0_1_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%C_0_0_addr = getelementptr i32 %C_0_0, i64 0, i64 %zext_ln132_1" [gemm_systolic_array.cpp:132]   --->   Operation 46 'getelementptr' 'C_0_0_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%C_0_0_load = load i6 %C_0_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 47 'load' 'C_0_0_load' <Predicate = (!icmp_ln129)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%C_0_1_load = load i6 %C_0_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 48 'load' 'C_0_1_load' <Predicate = (!icmp_ln129)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%C_0_2_load = load i6 %C_0_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 49 'load' 'C_0_2_load' <Predicate = (!icmp_ln129)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%C_0_3_load = load i6 %C_0_3_addr" [gemm_systolic_array.cpp:132]   --->   Operation 50 'load' 'C_0_3_load' <Predicate = (!icmp_ln129)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 51 [1/1] (0.95ns)   --->   "%switch_ln132 = switch i2 %trunc_ln129, void %arrayidx721.34.case.344.i.i.i, i2 0, void %arrayidx721.34.case.0.i.i.i, i2 1, void %arrayidx721.34.case.1.i.i.i, i2 2, void %arrayidx721.34.case.2.i.i.i" [gemm_systolic_array.cpp:132]   --->   Operation 51 'switch' 'switch_ln132' <Predicate = (!icmp_ln129)> <Delay = 0.95>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%C_1_2_load_45 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 52 'load' 'C_1_2_load_45' <Predicate = (!icmp_ln129 & trunc_ln129 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%C_2_2_load_45 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 53 'load' 'C_2_2_load_45' <Predicate = (!icmp_ln129 & trunc_ln129 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%C_3_2_load_45 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 54 'load' 'C_3_2_load_45' <Predicate = (!icmp_ln129 & trunc_ln129 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%C_1_1_load_45 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 55 'load' 'C_1_1_load_45' <Predicate = (!icmp_ln129 & trunc_ln129 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%C_2_1_load_45 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 56 'load' 'C_2_1_load_45' <Predicate = (!icmp_ln129 & trunc_ln129 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%C_3_1_load_45 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 57 'load' 'C_3_1_load_45' <Predicate = (!icmp_ln129 & trunc_ln129 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%C_1_0_load_45 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 58 'load' 'C_1_0_load_45' <Predicate = (!icmp_ln129 & trunc_ln129 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 59 [2/2] (3.25ns)   --->   "%C_2_0_load_45 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 59 'load' 'C_2_0_load_45' <Predicate = (!icmp_ln129 & trunc_ln129 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 60 [2/2] (3.25ns)   --->   "%C_3_0_load_45 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 60 'load' 'C_3_0_load_45' <Predicate = (!icmp_ln129 & trunc_ln129 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 61 [2/2] (3.25ns)   --->   "%C_1_0_load = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 61 'load' 'C_1_0_load' <Predicate = (!icmp_ln129 & trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%C_1_1_load = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 62 'load' 'C_1_1_load' <Predicate = (!icmp_ln129 & trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%C_1_2_load = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 63 'load' 'C_1_2_load' <Predicate = (!icmp_ln129 & trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 64 [2/2] (3.25ns)   --->   "%C_1_3_load = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:132]   --->   Operation 64 'load' 'C_1_3_load' <Predicate = (!icmp_ln129 & trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%C_2_0_load = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 65 'load' 'C_2_0_load' <Predicate = (!icmp_ln129 & trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%C_2_1_load = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 66 'load' 'C_2_1_load' <Predicate = (!icmp_ln129 & trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 67 [2/2] (3.25ns)   --->   "%C_2_2_load = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 67 'load' 'C_2_2_load' <Predicate = (!icmp_ln129 & trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%C_2_3_load = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:132]   --->   Operation 68 'load' 'C_2_3_load' <Predicate = (!icmp_ln129 & trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%C_3_0_load = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 69 'load' 'C_3_0_load' <Predicate = (!icmp_ln129 & trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%C_3_1_load = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 70 'load' 'C_3_1_load' <Predicate = (!icmp_ln129 & trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%C_3_2_load = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 71 'load' 'C_3_2_load' <Predicate = (!icmp_ln129 & trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%C_3_3_load = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:132]   --->   Operation 72 'load' 'C_3_3_load' <Predicate = (!icmp_ln129 & trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln129 = store i3 %add_ln129, i3 %j" [gemm_systolic_array.cpp:129]   --->   Operation 73 'store' 'store_ln129' <Predicate = (!icmp_ln129)> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.cond54.i.i.i" [gemm_systolic_array.cpp:129]   --->   Operation 74 'br' 'br_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 75 [1/1] (3.63ns)   --->   "%block_C_drainer_09_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_09" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'read' 'block_C_drainer_09_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 76 [1/2] (3.25ns)   --->   "%C_0_0_load = load i6 %C_0_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 76 'load' 'C_0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 77 [1/2] (3.25ns)   --->   "%C_0_1_load = load i6 %C_0_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 77 'load' 'C_0_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 78 [1/2] (3.25ns)   --->   "%C_0_2_load = load i6 %C_0_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 78 'load' 'C_0_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 79 [1/2] (3.25ns)   --->   "%C_0_3_load = load i6 %C_0_3_addr" [gemm_systolic_array.cpp:132]   --->   Operation 79 'load' 'C_0_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 80 [1/1] (1.82ns)   --->   "%tmp_632_i_i = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %C_0_0_load, i32 %C_0_1_load, i32 %C_0_2_load, i32 %C_0_3_load, i2 %trunc_ln129" [gemm_systolic_array.cpp:132]   --->   Operation 80 'mux' 'tmp_632_i_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (3.63ns)   --->   "%block_C_drainer_110_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_110" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'read' 'block_C_drainer_110_read_6' <Predicate = (trunc_ln129 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 82 [1/2] (3.25ns)   --->   "%C_1_2_load_45 = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 82 'load' 'C_1_2_load_45' <Predicate = (trunc_ln129 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 83 [1/1] (3.63ns)   --->   "%block_C_drainer_211_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_211" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'block_C_drainer_211_read_6' <Predicate = (trunc_ln129 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/2] (3.25ns)   --->   "%C_2_2_load_45 = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 84 'load' 'C_2_2_load_45' <Predicate = (trunc_ln129 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 85 [1/1] (3.63ns)   --->   "%block_C_drainer_312_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_312" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'read' 'block_C_drainer_312_read_6' <Predicate = (trunc_ln129 == 2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 86 [1/2] (3.25ns)   --->   "%C_3_2_load_45 = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 86 'load' 'C_3_2_load_45' <Predicate = (trunc_ln129 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 87 [1/1] (3.63ns)   --->   "%block_C_drainer_110_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_110" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'read' 'block_C_drainer_110_read_5' <Predicate = (trunc_ln129 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 88 [1/2] (3.25ns)   --->   "%C_1_1_load_45 = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 88 'load' 'C_1_1_load_45' <Predicate = (trunc_ln129 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 89 [1/1] (3.63ns)   --->   "%block_C_drainer_211_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_211" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'read' 'block_C_drainer_211_read_5' <Predicate = (trunc_ln129 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 90 [1/2] (3.25ns)   --->   "%C_2_1_load_45 = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 90 'load' 'C_2_1_load_45' <Predicate = (trunc_ln129 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 91 [1/1] (3.63ns)   --->   "%block_C_drainer_312_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_312" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'block_C_drainer_312_read_5' <Predicate = (trunc_ln129 == 1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 92 [1/2] (3.25ns)   --->   "%C_3_1_load_45 = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 92 'load' 'C_3_1_load_45' <Predicate = (trunc_ln129 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 93 [1/1] (3.63ns)   --->   "%block_C_drainer_110_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_110" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'read' 'block_C_drainer_110_read_4' <Predicate = (trunc_ln129 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%C_1_0_load_45 = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 94 'load' 'C_1_0_load_45' <Predicate = (trunc_ln129 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 95 [1/1] (3.63ns)   --->   "%block_C_drainer_211_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_211" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'block_C_drainer_211_read_4' <Predicate = (trunc_ln129 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%C_2_0_load_45 = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 96 'load' 'C_2_0_load_45' <Predicate = (trunc_ln129 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 97 [1/1] (3.63ns)   --->   "%block_C_drainer_312_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_312" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'block_C_drainer_312_read_4' <Predicate = (trunc_ln129 == 0)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%C_3_0_load_45 = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 98 'load' 'C_3_0_load_45' <Predicate = (trunc_ln129 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 99 [1/1] (3.63ns)   --->   "%block_C_drainer_110_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_110" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'read' 'block_C_drainer_110_read' <Predicate = (trunc_ln129 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 100 [1/2] (3.25ns)   --->   "%C_1_0_load = load i6 %C_1_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 100 'load' 'C_1_0_load' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 101 [1/2] (3.25ns)   --->   "%C_1_1_load = load i6 %C_1_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 101 'load' 'C_1_1_load' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 102 [1/2] (3.25ns)   --->   "%C_1_2_load = load i6 %C_1_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 102 'load' 'C_1_2_load' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 103 [1/2] (3.25ns)   --->   "%C_1_3_load = load i6 %C_1_3_addr" [gemm_systolic_array.cpp:132]   --->   Operation 103 'load' 'C_1_3_load' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 104 [1/1] (1.82ns)   --->   "%tmp_634_i_i = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %C_1_0_load, i32 %C_1_1_load, i32 %C_1_2_load, i32 %C_1_3_load, i2 %trunc_ln129" [gemm_systolic_array.cpp:132]   --->   Operation 104 'mux' 'tmp_634_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (3.63ns)   --->   "%block_C_drainer_211_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_211" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'block_C_drainer_211_read' <Predicate = (trunc_ln129 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 106 [1/2] (3.25ns)   --->   "%C_2_0_load = load i6 %C_2_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 106 'load' 'C_2_0_load' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%C_2_1_load = load i6 %C_2_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 107 'load' 'C_2_1_load' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 108 [1/2] (3.25ns)   --->   "%C_2_2_load = load i6 %C_2_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 108 'load' 'C_2_2_load' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 109 [1/2] (3.25ns)   --->   "%C_2_3_load = load i6 %C_2_3_addr" [gemm_systolic_array.cpp:132]   --->   Operation 109 'load' 'C_2_3_load' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 110 [1/1] (1.82ns)   --->   "%tmp_636_i_i = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %C_2_0_load, i32 %C_2_1_load, i32 %C_2_2_load, i32 %C_2_3_load, i2 %trunc_ln129" [gemm_systolic_array.cpp:132]   --->   Operation 110 'mux' 'tmp_636_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (3.63ns)   --->   "%block_C_drainer_312_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_312" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'block_C_drainer_312_read' <Predicate = (trunc_ln129 == 3)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 112 [1/2] (3.25ns)   --->   "%C_3_0_load = load i6 %C_3_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 112 'load' 'C_3_0_load' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 113 [1/2] (3.25ns)   --->   "%C_3_1_load = load i6 %C_3_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 113 'load' 'C_3_1_load' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 114 [1/2] (3.25ns)   --->   "%C_3_2_load = load i6 %C_3_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 114 'load' 'C_3_2_load' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 115 [1/2] (3.25ns)   --->   "%C_3_3_load = load i6 %C_3_3_addr" [gemm_systolic_array.cpp:132]   --->   Operation 115 'load' 'C_3_3_load' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 116 [1/1] (1.82ns)   --->   "%tmp_638_i_i = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %C_3_0_load, i32 %C_3_1_load, i32 %C_3_2_load, i32 %C_3_3_load, i2 %trunc_ln129" [gemm_systolic_array.cpp:132]   --->   Operation 116 'mux' 'tmp_638_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %block_C_drainer_09_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [5/5] (7.25ns)   --->   "%add73_i_i_i = fadd i32 %tmp_632_i_i, i32 %tmp" [gemm_systolic_array.cpp:132]   --->   Operation 118 'fadd' 'add73_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_101 = bitcast i32 %block_C_drainer_110_read_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'bitcast' 'tmp_101' <Predicate = (trunc_ln129 == 2)> <Delay = 0.00>
ST_3 : Operation 120 [5/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %C_1_2_load_45, i32 %tmp_101" [gemm_systolic_array.cpp:132]   --->   Operation 120 'fadd' 'add73_1_i_i_i' <Predicate = (trunc_ln129 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_102 = bitcast i32 %block_C_drainer_211_read_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'bitcast' 'tmp_102' <Predicate = (trunc_ln129 == 2)> <Delay = 0.00>
ST_3 : Operation 122 [5/5] (7.25ns)   --->   "%add73_2_i_i_i = fadd i32 %C_2_2_load_45, i32 %tmp_102" [gemm_systolic_array.cpp:132]   --->   Operation 122 'fadd' 'add73_2_i_i_i' <Predicate = (trunc_ln129 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_103 = bitcast i32 %block_C_drainer_312_read_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'bitcast' 'tmp_103' <Predicate = (trunc_ln129 == 2)> <Delay = 0.00>
ST_3 : Operation 124 [5/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %C_3_2_load_45, i32 %tmp_103" [gemm_systolic_array.cpp:132]   --->   Operation 124 'fadd' 'add73_3_i_i_i' <Predicate = (trunc_ln129 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln145_530 = bitcast i32 %block_C_drainer_110_read_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'bitcast' 'bitcast_ln145_530' <Predicate = (trunc_ln129 == 1)> <Delay = 0.00>
ST_3 : Operation 126 [5/5] (7.25ns)   --->   "%add73_136_i_i_i = fadd i32 %C_1_1_load_45, i32 %bitcast_ln145_530" [gemm_systolic_array.cpp:132]   --->   Operation 126 'fadd' 'add73_136_i_i_i' <Predicate = (trunc_ln129 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln145_531 = bitcast i32 %block_C_drainer_211_read_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'bitcast' 'bitcast_ln145_531' <Predicate = (trunc_ln129 == 1)> <Delay = 0.00>
ST_3 : Operation 128 [5/5] (7.25ns)   --->   "%add73_274_i_i_i = fadd i32 %C_2_1_load_45, i32 %bitcast_ln145_531" [gemm_systolic_array.cpp:132]   --->   Operation 128 'fadd' 'add73_274_i_i_i' <Predicate = (trunc_ln129 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln145_532 = bitcast i32 %block_C_drainer_312_read_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'bitcast' 'bitcast_ln145_532' <Predicate = (trunc_ln129 == 1)> <Delay = 0.00>
ST_3 : Operation 130 [5/5] (7.25ns)   --->   "%add73_3112_i_i_i = fadd i32 %C_3_1_load_45, i32 %bitcast_ln145_532" [gemm_systolic_array.cpp:132]   --->   Operation 130 'fadd' 'add73_3112_i_i_i' <Predicate = (trunc_ln129 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln145_527 = bitcast i32 %block_C_drainer_110_read_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'bitcast' 'bitcast_ln145_527' <Predicate = (trunc_ln129 == 0)> <Delay = 0.00>
ST_3 : Operation 132 [5/5] (7.25ns)   --->   "%add73_123_i_i_i = fadd i32 %C_1_0_load_45, i32 %bitcast_ln145_527" [gemm_systolic_array.cpp:132]   --->   Operation 132 'fadd' 'add73_123_i_i_i' <Predicate = (trunc_ln129 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln145_528 = bitcast i32 %block_C_drainer_211_read_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'bitcast' 'bitcast_ln145_528' <Predicate = (trunc_ln129 == 0)> <Delay = 0.00>
ST_3 : Operation 134 [5/5] (7.25ns)   --->   "%add73_261_i_i_i = fadd i32 %C_2_0_load_45, i32 %bitcast_ln145_528" [gemm_systolic_array.cpp:132]   --->   Operation 134 'fadd' 'add73_261_i_i_i' <Predicate = (trunc_ln129 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln145_529 = bitcast i32 %block_C_drainer_312_read_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 135 'bitcast' 'bitcast_ln145_529' <Predicate = (trunc_ln129 == 0)> <Delay = 0.00>
ST_3 : Operation 136 [5/5] (7.25ns)   --->   "%add73_399_i_i_i = fadd i32 %C_3_0_load_45, i32 %bitcast_ln145_529" [gemm_systolic_array.cpp:132]   --->   Operation 136 'fadd' 'add73_399_i_i_i' <Predicate = (trunc_ln129 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i32 %block_C_drainer_110_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 137 'bitcast' 'bitcast_ln145' <Predicate = (trunc_ln129 == 3)> <Delay = 0.00>
ST_3 : Operation 138 [5/5] (7.25ns)   --->   "%add73_110_i_i_i = fadd i32 %tmp_634_i_i, i32 %bitcast_ln145" [gemm_systolic_array.cpp:132]   --->   Operation 138 'fadd' 'add73_110_i_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln145_525 = bitcast i32 %block_C_drainer_211_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 139 'bitcast' 'bitcast_ln145_525' <Predicate = (trunc_ln129 == 3)> <Delay = 0.00>
ST_3 : Operation 140 [5/5] (7.25ns)   --->   "%add73_248_i_i_i = fadd i32 %tmp_636_i_i, i32 %bitcast_ln145_525" [gemm_systolic_array.cpp:132]   --->   Operation 140 'fadd' 'add73_248_i_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln145_526 = bitcast i32 %block_C_drainer_312_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 141 'bitcast' 'bitcast_ln145_526' <Predicate = (trunc_ln129 == 3)> <Delay = 0.00>
ST_3 : Operation 142 [5/5] (7.25ns)   --->   "%add73_386_i_i_i = fadd i32 %tmp_638_i_i, i32 %bitcast_ln145_526" [gemm_systolic_array.cpp:132]   --->   Operation 142 'fadd' 'add73_386_i_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 143 [4/5] (7.25ns)   --->   "%add73_i_i_i = fadd i32 %tmp_632_i_i, i32 %tmp" [gemm_systolic_array.cpp:132]   --->   Operation 143 'fadd' 'add73_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [4/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %C_1_2_load_45, i32 %tmp_101" [gemm_systolic_array.cpp:132]   --->   Operation 144 'fadd' 'add73_1_i_i_i' <Predicate = (trunc_ln129 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [4/5] (7.25ns)   --->   "%add73_2_i_i_i = fadd i32 %C_2_2_load_45, i32 %tmp_102" [gemm_systolic_array.cpp:132]   --->   Operation 145 'fadd' 'add73_2_i_i_i' <Predicate = (trunc_ln129 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [4/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %C_3_2_load_45, i32 %tmp_103" [gemm_systolic_array.cpp:132]   --->   Operation 146 'fadd' 'add73_3_i_i_i' <Predicate = (trunc_ln129 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [4/5] (7.25ns)   --->   "%add73_136_i_i_i = fadd i32 %C_1_1_load_45, i32 %bitcast_ln145_530" [gemm_systolic_array.cpp:132]   --->   Operation 147 'fadd' 'add73_136_i_i_i' <Predicate = (trunc_ln129 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [4/5] (7.25ns)   --->   "%add73_274_i_i_i = fadd i32 %C_2_1_load_45, i32 %bitcast_ln145_531" [gemm_systolic_array.cpp:132]   --->   Operation 148 'fadd' 'add73_274_i_i_i' <Predicate = (trunc_ln129 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [4/5] (7.25ns)   --->   "%add73_3112_i_i_i = fadd i32 %C_3_1_load_45, i32 %bitcast_ln145_532" [gemm_systolic_array.cpp:132]   --->   Operation 149 'fadd' 'add73_3112_i_i_i' <Predicate = (trunc_ln129 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [4/5] (7.25ns)   --->   "%add73_123_i_i_i = fadd i32 %C_1_0_load_45, i32 %bitcast_ln145_527" [gemm_systolic_array.cpp:132]   --->   Operation 150 'fadd' 'add73_123_i_i_i' <Predicate = (trunc_ln129 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [4/5] (7.25ns)   --->   "%add73_261_i_i_i = fadd i32 %C_2_0_load_45, i32 %bitcast_ln145_528" [gemm_systolic_array.cpp:132]   --->   Operation 151 'fadd' 'add73_261_i_i_i' <Predicate = (trunc_ln129 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [4/5] (7.25ns)   --->   "%add73_399_i_i_i = fadd i32 %C_3_0_load_45, i32 %bitcast_ln145_529" [gemm_systolic_array.cpp:132]   --->   Operation 152 'fadd' 'add73_399_i_i_i' <Predicate = (trunc_ln129 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [4/5] (7.25ns)   --->   "%add73_110_i_i_i = fadd i32 %tmp_634_i_i, i32 %bitcast_ln145" [gemm_systolic_array.cpp:132]   --->   Operation 153 'fadd' 'add73_110_i_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [4/5] (7.25ns)   --->   "%add73_248_i_i_i = fadd i32 %tmp_636_i_i, i32 %bitcast_ln145_525" [gemm_systolic_array.cpp:132]   --->   Operation 154 'fadd' 'add73_248_i_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [4/5] (7.25ns)   --->   "%add73_386_i_i_i = fadd i32 %tmp_638_i_i, i32 %bitcast_ln145_526" [gemm_systolic_array.cpp:132]   --->   Operation 155 'fadd' 'add73_386_i_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 156 [3/5] (7.25ns)   --->   "%add73_i_i_i = fadd i32 %tmp_632_i_i, i32 %tmp" [gemm_systolic_array.cpp:132]   --->   Operation 156 'fadd' 'add73_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [3/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %C_1_2_load_45, i32 %tmp_101" [gemm_systolic_array.cpp:132]   --->   Operation 157 'fadd' 'add73_1_i_i_i' <Predicate = (trunc_ln129 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [3/5] (7.25ns)   --->   "%add73_2_i_i_i = fadd i32 %C_2_2_load_45, i32 %tmp_102" [gemm_systolic_array.cpp:132]   --->   Operation 158 'fadd' 'add73_2_i_i_i' <Predicate = (trunc_ln129 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [3/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %C_3_2_load_45, i32 %tmp_103" [gemm_systolic_array.cpp:132]   --->   Operation 159 'fadd' 'add73_3_i_i_i' <Predicate = (trunc_ln129 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [3/5] (7.25ns)   --->   "%add73_136_i_i_i = fadd i32 %C_1_1_load_45, i32 %bitcast_ln145_530" [gemm_systolic_array.cpp:132]   --->   Operation 160 'fadd' 'add73_136_i_i_i' <Predicate = (trunc_ln129 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [3/5] (7.25ns)   --->   "%add73_274_i_i_i = fadd i32 %C_2_1_load_45, i32 %bitcast_ln145_531" [gemm_systolic_array.cpp:132]   --->   Operation 161 'fadd' 'add73_274_i_i_i' <Predicate = (trunc_ln129 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [3/5] (7.25ns)   --->   "%add73_3112_i_i_i = fadd i32 %C_3_1_load_45, i32 %bitcast_ln145_532" [gemm_systolic_array.cpp:132]   --->   Operation 162 'fadd' 'add73_3112_i_i_i' <Predicate = (trunc_ln129 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [3/5] (7.25ns)   --->   "%add73_123_i_i_i = fadd i32 %C_1_0_load_45, i32 %bitcast_ln145_527" [gemm_systolic_array.cpp:132]   --->   Operation 163 'fadd' 'add73_123_i_i_i' <Predicate = (trunc_ln129 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [3/5] (7.25ns)   --->   "%add73_261_i_i_i = fadd i32 %C_2_0_load_45, i32 %bitcast_ln145_528" [gemm_systolic_array.cpp:132]   --->   Operation 164 'fadd' 'add73_261_i_i_i' <Predicate = (trunc_ln129 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [3/5] (7.25ns)   --->   "%add73_399_i_i_i = fadd i32 %C_3_0_load_45, i32 %bitcast_ln145_529" [gemm_systolic_array.cpp:132]   --->   Operation 165 'fadd' 'add73_399_i_i_i' <Predicate = (trunc_ln129 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [3/5] (7.25ns)   --->   "%add73_110_i_i_i = fadd i32 %tmp_634_i_i, i32 %bitcast_ln145" [gemm_systolic_array.cpp:132]   --->   Operation 166 'fadd' 'add73_110_i_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [3/5] (7.25ns)   --->   "%add73_248_i_i_i = fadd i32 %tmp_636_i_i, i32 %bitcast_ln145_525" [gemm_systolic_array.cpp:132]   --->   Operation 167 'fadd' 'add73_248_i_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [3/5] (7.25ns)   --->   "%add73_386_i_i_i = fadd i32 %tmp_638_i_i, i32 %bitcast_ln145_526" [gemm_systolic_array.cpp:132]   --->   Operation 168 'fadd' 'add73_386_i_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 169 [2/5] (7.25ns)   --->   "%add73_i_i_i = fadd i32 %tmp_632_i_i, i32 %tmp" [gemm_systolic_array.cpp:132]   --->   Operation 169 'fadd' 'add73_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [2/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %C_1_2_load_45, i32 %tmp_101" [gemm_systolic_array.cpp:132]   --->   Operation 170 'fadd' 'add73_1_i_i_i' <Predicate = (trunc_ln129 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [2/5] (7.25ns)   --->   "%add73_2_i_i_i = fadd i32 %C_2_2_load_45, i32 %tmp_102" [gemm_systolic_array.cpp:132]   --->   Operation 171 'fadd' 'add73_2_i_i_i' <Predicate = (trunc_ln129 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [2/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %C_3_2_load_45, i32 %tmp_103" [gemm_systolic_array.cpp:132]   --->   Operation 172 'fadd' 'add73_3_i_i_i' <Predicate = (trunc_ln129 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [2/5] (7.25ns)   --->   "%add73_136_i_i_i = fadd i32 %C_1_1_load_45, i32 %bitcast_ln145_530" [gemm_systolic_array.cpp:132]   --->   Operation 173 'fadd' 'add73_136_i_i_i' <Predicate = (trunc_ln129 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [2/5] (7.25ns)   --->   "%add73_274_i_i_i = fadd i32 %C_2_1_load_45, i32 %bitcast_ln145_531" [gemm_systolic_array.cpp:132]   --->   Operation 174 'fadd' 'add73_274_i_i_i' <Predicate = (trunc_ln129 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [2/5] (7.25ns)   --->   "%add73_3112_i_i_i = fadd i32 %C_3_1_load_45, i32 %bitcast_ln145_532" [gemm_systolic_array.cpp:132]   --->   Operation 175 'fadd' 'add73_3112_i_i_i' <Predicate = (trunc_ln129 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [2/5] (7.25ns)   --->   "%add73_123_i_i_i = fadd i32 %C_1_0_load_45, i32 %bitcast_ln145_527" [gemm_systolic_array.cpp:132]   --->   Operation 176 'fadd' 'add73_123_i_i_i' <Predicate = (trunc_ln129 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [2/5] (7.25ns)   --->   "%add73_261_i_i_i = fadd i32 %C_2_0_load_45, i32 %bitcast_ln145_528" [gemm_systolic_array.cpp:132]   --->   Operation 177 'fadd' 'add73_261_i_i_i' <Predicate = (trunc_ln129 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [2/5] (7.25ns)   --->   "%add73_399_i_i_i = fadd i32 %C_3_0_load_45, i32 %bitcast_ln145_529" [gemm_systolic_array.cpp:132]   --->   Operation 178 'fadd' 'add73_399_i_i_i' <Predicate = (trunc_ln129 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [2/5] (7.25ns)   --->   "%add73_110_i_i_i = fadd i32 %tmp_634_i_i, i32 %bitcast_ln145" [gemm_systolic_array.cpp:132]   --->   Operation 179 'fadd' 'add73_110_i_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [2/5] (7.25ns)   --->   "%add73_248_i_i_i = fadd i32 %tmp_636_i_i, i32 %bitcast_ln145_525" [gemm_systolic_array.cpp:132]   --->   Operation 180 'fadd' 'add73_248_i_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [2/5] (7.25ns)   --->   "%add73_386_i_i_i = fadd i32 %tmp_638_i_i, i32 %bitcast_ln145_526" [gemm_systolic_array.cpp:132]   --->   Operation 181 'fadd' 'add73_386_i_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln130 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [gemm_systolic_array.cpp:130]   --->   Operation 182 'specpipeline' 'specpipeline_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [gemm_systolic_array.cpp:131]   --->   Operation 183 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/5] (7.25ns)   --->   "%add73_i_i_i = fadd i32 %tmp_632_i_i, i32 %tmp" [gemm_systolic_array.cpp:132]   --->   Operation 184 'fadd' 'add73_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %C_1_2_load_45, i32 %tmp_101" [gemm_systolic_array.cpp:132]   --->   Operation 185 'fadd' 'add73_1_i_i_i' <Predicate = (trunc_ln129 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/5] (7.25ns)   --->   "%add73_2_i_i_i = fadd i32 %C_2_2_load_45, i32 %tmp_102" [gemm_systolic_array.cpp:132]   --->   Operation 186 'fadd' 'add73_2_i_i_i' <Predicate = (trunc_ln129 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %C_3_2_load_45, i32 %tmp_103" [gemm_systolic_array.cpp:132]   --->   Operation 187 'fadd' 'add73_3_i_i_i' <Predicate = (trunc_ln129 == 2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/5] (7.25ns)   --->   "%add73_136_i_i_i = fadd i32 %C_1_1_load_45, i32 %bitcast_ln145_530" [gemm_systolic_array.cpp:132]   --->   Operation 188 'fadd' 'add73_136_i_i_i' <Predicate = (trunc_ln129 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/5] (7.25ns)   --->   "%add73_274_i_i_i = fadd i32 %C_2_1_load_45, i32 %bitcast_ln145_531" [gemm_systolic_array.cpp:132]   --->   Operation 189 'fadd' 'add73_274_i_i_i' <Predicate = (trunc_ln129 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/5] (7.25ns)   --->   "%add73_3112_i_i_i = fadd i32 %C_3_1_load_45, i32 %bitcast_ln145_532" [gemm_systolic_array.cpp:132]   --->   Operation 190 'fadd' 'add73_3112_i_i_i' <Predicate = (trunc_ln129 == 1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/5] (7.25ns)   --->   "%add73_123_i_i_i = fadd i32 %C_1_0_load_45, i32 %bitcast_ln145_527" [gemm_systolic_array.cpp:132]   --->   Operation 191 'fadd' 'add73_123_i_i_i' <Predicate = (trunc_ln129 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/5] (7.25ns)   --->   "%add73_261_i_i_i = fadd i32 %C_2_0_load_45, i32 %bitcast_ln145_528" [gemm_systolic_array.cpp:132]   --->   Operation 192 'fadd' 'add73_261_i_i_i' <Predicate = (trunc_ln129 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/5] (7.25ns)   --->   "%add73_399_i_i_i = fadd i32 %C_3_0_load_45, i32 %bitcast_ln145_529" [gemm_systolic_array.cpp:132]   --->   Operation 193 'fadd' 'add73_399_i_i_i' <Predicate = (trunc_ln129 == 0)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/5] (7.25ns)   --->   "%add73_110_i_i_i = fadd i32 %tmp_634_i_i, i32 %bitcast_ln145" [gemm_systolic_array.cpp:132]   --->   Operation 194 'fadd' 'add73_110_i_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/5] (7.25ns)   --->   "%add73_248_i_i_i = fadd i32 %tmp_636_i_i, i32 %bitcast_ln145_525" [gemm_systolic_array.cpp:132]   --->   Operation 195 'fadd' 'add73_248_i_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/5] (7.25ns)   --->   "%add73_386_i_i_i = fadd i32 %tmp_638_i_i, i32 %bitcast_ln145_526" [gemm_systolic_array.cpp:132]   --->   Operation 196 'fadd' 'add73_386_i_i_i' <Predicate = (trunc_ln129 == 3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 217 'ret' 'ret_ln0' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 197 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_i_i_i, i6 %C_0_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 197 'store' 'store_ln132' <Predicate = (trunc_ln129 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 198 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_1_i_i_i, i6 %C_1_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 198 'store' 'store_ln132' <Predicate = (trunc_ln129 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_2_i_i_i, i6 %C_2_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 199 'store' 'store_ln132' <Predicate = (trunc_ln129 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 200 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_3_i_i_i, i6 %C_3_2_addr" [gemm_systolic_array.cpp:132]   --->   Operation 200 'store' 'store_ln132' <Predicate = (trunc_ln129 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx721.34.exit43.i.i.i" [gemm_systolic_array.cpp:132]   --->   Operation 201 'br' 'br_ln132' <Predicate = (trunc_ln129 == 2)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_i_i_i, i6 %C_0_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 202 'store' 'store_ln132' <Predicate = (trunc_ln129 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 203 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_136_i_i_i, i6 %C_1_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 203 'store' 'store_ln132' <Predicate = (trunc_ln129 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 204 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_274_i_i_i, i6 %C_2_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 204 'store' 'store_ln132' <Predicate = (trunc_ln129 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 205 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_3112_i_i_i, i6 %C_3_1_addr" [gemm_systolic_array.cpp:132]   --->   Operation 205 'store' 'store_ln132' <Predicate = (trunc_ln129 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx721.34.exit43.i.i.i" [gemm_systolic_array.cpp:132]   --->   Operation 206 'br' 'br_ln132' <Predicate = (trunc_ln129 == 1)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_i_i_i, i6 %C_0_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 207 'store' 'store_ln132' <Predicate = (trunc_ln129 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_123_i_i_i, i6 %C_1_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 208 'store' 'store_ln132' <Predicate = (trunc_ln129 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 209 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_261_i_i_i, i6 %C_2_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 209 'store' 'store_ln132' <Predicate = (trunc_ln129 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 210 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_399_i_i_i, i6 %C_3_0_addr" [gemm_systolic_array.cpp:132]   --->   Operation 210 'store' 'store_ln132' <Predicate = (trunc_ln129 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx721.34.exit43.i.i.i" [gemm_systolic_array.cpp:132]   --->   Operation 211 'br' 'br_ln132' <Predicate = (trunc_ln129 == 0)> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_i_i_i, i6 %C_0_3_addr" [gemm_systolic_array.cpp:132]   --->   Operation 212 'store' 'store_ln132' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_110_i_i_i, i6 %C_1_3_addr" [gemm_systolic_array.cpp:132]   --->   Operation 213 'store' 'store_ln132' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 214 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_248_i_i_i, i6 %C_2_3_addr" [gemm_systolic_array.cpp:132]   --->   Operation 214 'store' 'store_ln132' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 215 [1/1] (3.25ns)   --->   "%store_ln132 = store i32 %add73_386_i_i_i, i6 %C_3_3_addr" [gemm_systolic_array.cpp:132]   --->   Operation 215 'store' 'store_ln132' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx721.34.exit43.i.i.i" [gemm_systolic_array.cpp:132]   --->   Operation 216 'br' 'br_ln132' <Predicate = (trunc_ln129 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.75ns
The critical path consists of the following:
	'alloca' operation ('j') [23]  (0 ns)
	'load' operation ('j', gemm_systolic_array.cpp:132) on local variable 'j' [33]  (0 ns)
	'add' operation ('add_ln132', gemm_systolic_array.cpp:132) [46]  (0 ns)
	'add' operation ('add_ln132_1', gemm_systolic_array.cpp:132) [47]  (3.49 ns)
	'getelementptr' operation ('C_1_1_addr', gemm_systolic_array.cpp:132) [59]  (0 ns)
	'load' operation ('C_1_1_load_45', gemm_systolic_array.cpp:132) on array 'C_1_1' [94]  (3.25 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'load' operation ('C_1_0_load', gemm_systolic_array.cpp:132) on array 'C_1_0' [130]  (3.25 ns)
	'mux' operation ('tmp_634_i_i', gemm_systolic_array.cpp:132) [134]  (1.83 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_123_i_i_i', gemm_systolic_array.cpp:132) [113]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_136_i_i_i', gemm_systolic_array.cpp:132) [95]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_136_i_i_i', gemm_systolic_array.cpp:132) [95]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_1_i_i_i', gemm_systolic_array.cpp:132) [77]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_123_i_i_i', gemm_systolic_array.cpp:132) [113]  (7.26 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln132', gemm_systolic_array.cpp:132) of variable 'add73_i_i_i', gemm_systolic_array.cpp:132 on array 'C_0_1' [91]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
