
AVRASM ver. 2.2.8  C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm Mon Nov 06 18:53:58 2023

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m2560def.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(1): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Constants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/FunctionModules_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/AVRModules_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(4): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/GadgetModules_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Config.inc(106): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m2560def.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Relative.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(18): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors.inc(28): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors640_1280_1281_2560_2561.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(20): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Macros.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(21): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Time_Cycles.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(25): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/FunctionModules.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(26): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/AVRModules.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/AVRModules.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Const.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/TWSI_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Times.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(7): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Init.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(8): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_ACK_Check.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(9): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_TwintFlag.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(10): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_ACK_Transmit.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(11): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Start.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(12): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Byte_Transmit.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(13): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Sla.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(14): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Stop.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(27): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/GadgetModules.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/GadgetModules.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Constants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_SetMacs.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(4): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/HD44780U_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Times.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(10): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_8_Wires/HD44780U_Initialization.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(11): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_8_Wires/HD44780U_SendInstruction.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(12): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_8_Wires/HD44780U_BFCheck.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(13): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_8_Wires/HD44780U_SendData.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(14): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_8_Wires/HD44780U_Command.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(33): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Init.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(35): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_LCD_Led.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(36): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_SetCursor.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(37): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_WriteSymbol.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(38): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_WriteRegister.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(39): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_LcdClear.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(40): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_Writestring.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(41): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_Cursor_Blinking.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(42): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_Cursor_visible.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(43): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_Shift.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(44): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_DDRAM_Address.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(46): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_DDRAMincrement.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(30): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Interrupts.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(31): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Modules_Inits.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm(8): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Reset.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Reset.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Tests.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm(16): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Tests2.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m2560def.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(1): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Constants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/FunctionModules_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/AVRModules_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(4): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/GadgetModules_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Config.inc(106): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m2560def.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Relative.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(18): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors.inc(28): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors640_1280_1281_2560_2561.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(20): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Macros.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(21): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Time_Cycles.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(25): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/FunctionModules.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(26): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/AVRModules.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/AVRModules.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Const.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/TWSI_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Times.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(7): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Init.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(8): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_ACK_Check.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(9): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_TwintFlag.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(10): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_ACK_Transmit.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(11): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Start.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(12): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Byte_Transmit.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(13): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Sla.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(14): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Stop.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(27): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/GadgetModules.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/GadgetModules.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Constants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_SetMacs.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(4): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/HD44780U_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Times.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(10): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_8_Wires/HD44780U_Initialization.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(11): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_8_Wires/HD44780U_SendInstruction.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(12): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_8_Wires/HD44780U_BFCheck.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(13): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_8_Wires/HD44780U_SendData.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(14): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_8_Wires/HD44780U_Command.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(33): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Init.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(35): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_LCD_Led.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(36): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_SetCursor.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(37): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_WriteSymbol.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(38): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_WriteRegister.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(39): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_LcdClear.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(40): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_Writestring.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(41): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_Cursor_Blinking.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(42): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_Cursor_visible.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(43): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_Shift.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(44): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/Commands/HD44780U_DDRAM_Address.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_Includes.inc(46): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/HD44780U/HD44780U_DDRAMincrement.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(30): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Interrupts.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(31): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Modules_Inits.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm(8): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Reset.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Reset.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Tests.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm(16): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Tests2.inc'
                                 
                                 /*
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #define _M2560DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega2560
                                 #pragma AVRPART ADMIN PART_NAME ATmega2560
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x98
                                 .equ	SIGNATURE_002	= 0x01
                                 
                                 #pragma AVRPART CORE CORE_VERSION V3
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR3	= 0x136	; MEMORY MAPPED
                                 .equ	UBRR3L	= 0x134	; MEMORY MAPPED
                                 .equ	UBRR3H	= 0x135	; MEMORY MAPPED
                                 .equ	UCSR3C	= 0x132	; MEMORY MAPPED
                                 .equ	UCSR3B	= 0x131	; MEMORY MAPPED
                                 .equ	UCSR3A	= 0x130	; MEMORY MAPPED
                                 .equ	OCR5CL	= 0x12c	; MEMORY MAPPED
                                 .equ	OCR5CH	= 0x12d	; MEMORY MAPPED
                                 .equ	OCR5BL	= 0x12a	; MEMORY MAPPED
                                 .equ	OCR5BH	= 0x12b	; MEMORY MAPPED
                                 .equ	OCR5AL	= 0x128	; MEMORY MAPPED
                                 .equ	OCR5AH	= 0x129	; MEMORY MAPPED
                                 .equ	ICR5H	= 0x127	; MEMORY MAPPED
                                 .equ	ICR5L	= 0x126	; MEMORY MAPPED
                                 .equ	TCNT5L	= 0x124	; MEMORY MAPPED
                                 .equ	TCNT5H	= 0x125	; MEMORY MAPPED
                                 .equ	TCCR5C	= 0x122	; MEMORY MAPPED
                                 .equ	TCCR5B	= 0x121	; MEMORY MAPPED
                                 .equ	TCCR5A	= 0x120	; MEMORY MAPPED
                                 .equ	PORTL	= 0x10b	; MEMORY MAPPED
                                 .equ	DDRL	= 0x10a	; MEMORY MAPPED
                                 .equ	PINL	= 0x109	; MEMORY MAPPED
                                 .equ	PORTK	= 0x108	; MEMORY MAPPED
                                 .equ	DDRK	= 0x107	; MEMORY MAPPED
                                 .equ	PINK	= 0x106	; MEMORY MAPPED
                                 .equ	PORTJ	= 0x105	; MEMORY MAPPED
                                 .equ	DDRJ	= 0x104	; MEMORY MAPPED
                                 .equ	PINJ	= 0x103	; MEMORY MAPPED
                                 .equ	PORTH	= 0x102	; MEMORY MAPPED
                                 .equ	DDRH	= 0x101	; MEMORY MAPPED
                                 .equ	PINH	= 0x100	; MEMORY MAPPED
                                 .equ	UDR2	= 0xd6	; MEMORY MAPPED
                                 .equ	UBRR2L	= 0xd4	; MEMORY MAPPED
                                 .equ	UBRR2H	= 0xd5	; MEMORY MAPPED
                                 .equ	UCSR2C	= 0xd2	; MEMORY MAPPED
                                 .equ	UCSR2B	= 0xd1	; MEMORY MAPPED
                                 .equ	UCSR2A	= 0xd0	; MEMORY MAPPED
                                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR4CL	= 0xac	; MEMORY MAPPED
                                 .equ	OCR4CH	= 0xad	; MEMORY MAPPED
                                 .equ	OCR4BL	= 0xaa	; MEMORY MAPPED
                                 .equ	OCR4BH	= 0xab	; MEMORY MAPPED
                                 .equ	OCR4AL	= 0xa8	; MEMORY MAPPED
                                 .equ	OCR4AH	= 0xa9	; MEMORY MAPPED
                                 .equ	ICR4L	= 0xa6	; MEMORY MAPPED
                                 .equ	ICR4H	= 0xa7	; MEMORY MAPPED
                                 .equ	TCNT4L	= 0xa4	; MEMORY MAPPED
                                 .equ	TCNT4H	= 0xa5	; MEMORY MAPPED
                                 .equ	TCCR4C	= 0xa2	; MEMORY MAPPED
                                 .equ	TCCR4B	= 0xa1	; MEMORY MAPPED
                                 .equ	TCCR4A	= 0xa0	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x9c	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x9d	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x9a	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x9b	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x98	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x99	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x96	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x97	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x94	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x95	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x92	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x91	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x90	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x8c	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x8d	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	DIDR2	= 0x7d	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x75	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x74	; MEMORY MAPPED
                                 .equ	TIMSK5	= 0x73	; MEMORY MAPPED
                                 .equ	TIMSK4	= 0x72	; MEMORY MAPPED
                                 .equ	TIMSK3	= 0x71	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRB	= 0x6a	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR1	= 0x65	; MEMORY MAPPED
                                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	EIND	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	OCDR	= 0x31
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR5	= 0x1a
                                 .equ	TIFR4	= 0x19
                                 .equ	TIFR3	= 0x18
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTG	= 0x14
                                 .equ	DDRG	= 0x13
                                 .equ	PING	= 0x12
                                 .equ	PORTF	= 0x11
                                 .equ	DDRF	= 0x10
                                 .equ	PINF	= 0x0f
                                 .equ	PORTE	= 0x0e
                                 .equ	DDRE	= 0x0d
                                 .equ	PINE	= 0x0c
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 .equ	PORTA	= 0x02
                                 .equ	DDRA	= 0x01
                                 .equ	PINA	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 .equ	PORTG5	= 5	; 
                                 .equ	PG5	= 5	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 .equ	DDG5	= 5	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 .equ	PING5	= 5	; 
                                 
                                 
                                 ; ***** PORTH ************************
                                 ; PORTH - PORT H Data Register
                                 .equ	PORTH0	= 0	; PORT H Data Register bit 0
                                 .equ	PH0	= 0	; For compatibility
                                 .equ	PORTH1	= 1	; PORT H Data Register bit 1
                                 .equ	PH1	= 1	; For compatibility
                                 .equ	PORTH2	= 2	; PORT H Data Register bit 2
                                 .equ	PH2	= 2	; For compatibility
                                 .equ	PORTH3	= 3	; PORT H Data Register bit 3
                                 .equ	PH3	= 3	; For compatibility
                                 .equ	PORTH4	= 4	; PORT H Data Register bit 4
                                 .equ	PH4	= 4	; For compatibility
                                 .equ	PORTH5	= 5	; PORT H Data Register bit 5
                                 .equ	PH5	= 5	; For compatibility
                                 .equ	PORTH6	= 6	; PORT H Data Register bit 6
                                 .equ	PH6	= 6	; For compatibility
                                 .equ	PORTH7	= 7	; PORT H Data Register bit 7
                                 .equ	PH7	= 7	; For compatibility
                                 
                                 ; DDRH - PORT H Data Direction Register
                                 .equ	DDH0	= 0	; PORT H Data Direction Register bit 0
                                 .equ	DDH1	= 1	; PORT H Data Direction Register bit 1
                                 .equ	DDH2	= 2	; PORT H Data Direction Register bit 2
                                 .equ	DDH3	= 3	; PORT H Data Direction Register bit 3
                                 .equ	DDH4	= 4	; PORT H Data Direction Register bit 4
                                 .equ	DDH5	= 5	; PORT H Data Direction Register bit 5
                                 .equ	DDH6	= 6	; PORT H Data Direction Register bit 6
                                 .equ	DDH7	= 7	; PORT H Data Direction Register bit 7
                                 
                                 ; PINH - PORT H Input Pins
                                 .equ	PINH0	= 0	; PORT H Input Pins bit 0
                                 .equ	PINH1	= 1	; PORT H Input Pins bit 1
                                 .equ	PINH2	= 2	; PORT H Input Pins bit 2
                                 .equ	PINH3	= 3	; PORT H Input Pins bit 3
                                 .equ	PINH4	= 4	; PORT H Input Pins bit 4
                                 .equ	PINH5	= 5	; PORT H Input Pins bit 5
                                 .equ	PINH6	= 6	; PORT H Input Pins bit 6
                                 .equ	PINH7	= 7	; PORT H Input Pins bit 7
                                 
                                 
                                 ; ***** PORTJ ************************
                                 ; PORTJ - PORT J Data Register
                                 .equ	PORTJ0	= 0	; PORT J Data Register bit 0
                                 .equ	PJ0	= 0	; For compatibility
                                 .equ	PORTJ1	= 1	; PORT J Data Register bit 1
                                 .equ	PJ1	= 1	; For compatibility
                                 .equ	PORTJ2	= 2	; PORT J Data Register bit 2
                                 .equ	PJ2	= 2	; For compatibility
                                 .equ	PORTJ3	= 3	; PORT J Data Register bit 3
                                 .equ	PJ3	= 3	; For compatibility
                                 .equ	PORTJ4	= 4	; PORT J Data Register bit 4
                                 .equ	PJ4	= 4	; For compatibility
                                 .equ	PORTJ5	= 5	; PORT J Data Register bit 5
                                 .equ	PJ5	= 5	; For compatibility
                                 .equ	PORTJ6	= 6	; PORT J Data Register bit 6
                                 .equ	PJ6	= 6	; For compatibility
                                 .equ	PORTJ7	= 7	; PORT J Data Register bit 7
                                 .equ	PJ7	= 7	; For compatibility
                                 
                                 ; DDRJ - PORT J Data Direction Register
                                 .equ	DDJ0	= 0	; PORT J Data Direction Register bit 0
                                 .equ	DDJ1	= 1	; PORT J Data Direction Register bit 1
                                 .equ	DDJ2	= 2	; PORT J Data Direction Register bit 2
                                 .equ	DDJ3	= 3	; PORT J Data Direction Register bit 3
                                 .equ	DDJ4	= 4	; PORT J Data Direction Register bit 4
                                 .equ	DDJ5	= 5	; PORT J Data Direction Register bit 5
                                 .equ	DDJ6	= 6	; PORT J Data Direction Register bit 6
                                 .equ	DDJ7	= 7	; PORT J Data Direction Register bit 7
                                 
                                 ; PINJ - PORT J Input Pins
                                 .equ	PINJ0	= 0	; PORT J Input Pins bit 0
                                 .equ	PINJ1	= 1	; PORT J Input Pins bit 1
                                 .equ	PINJ2	= 2	; PORT J Input Pins bit 2
                                 .equ	PINJ3	= 3	; PORT J Input Pins bit 3
                                 .equ	PINJ4	= 4	; PORT J Input Pins bit 4
                                 .equ	PINJ5	= 5	; PORT J Input Pins bit 5
                                 .equ	PINJ6	= 6	; PORT J Input Pins bit 6
                                 .equ	PINJ7	= 7	; PORT J Input Pins bit 7
                                 
                                 
                                 ; ***** PORTK ************************
                                 ; PORTK - PORT K Data Register
                                 .equ	PORTK0	= 0	; PORT K Data Register bit 0
                                 .equ	PK0	= 0	; For compatibility
                                 .equ	PORTK1	= 1	; PORT K Data Register bit 1
                                 .equ	PK1	= 1	; For compatibility
                                 .equ	PORTK2	= 2	; PORT K Data Register bit 2
                                 .equ	PK2	= 2	; For compatibility
                                 .equ	PORTK3	= 3	; PORT K Data Register bit 3
                                 .equ	PK3	= 3	; For compatibility
                                 .equ	PORTK4	= 4	; PORT K Data Register bit 4
                                 .equ	PK4	= 4	; For compatibility
                                 .equ	PORTK5	= 5	; PORT K Data Register bit 5
                                 .equ	PK5	= 5	; For compatibility
                                 .equ	PORTK6	= 6	; PORT K Data Register bit 6
                                 .equ	PK6	= 6	; For compatibility
                                 .equ	PORTK7	= 7	; PORT K Data Register bit 7
                                 .equ	PK7	= 7	; For compatibility
                                 
                                 ; DDRK - PORT K Data Direction Register
                                 .equ	DDK0	= 0	; PORT K Data Direction Register bit 0
                                 .equ	DDK1	= 1	; PORT K Data Direction Register bit 1
                                 .equ	DDK2	= 2	; PORT K Data Direction Register bit 2
                                 .equ	DDK3	= 3	; PORT K Data Direction Register bit 3
                                 .equ	DDK4	= 4	; PORT K Data Direction Register bit 4
                                 .equ	DDK5	= 5	; PORT K Data Direction Register bit 5
                                 .equ	DDK6	= 6	; PORT K Data Direction Register bit 6
                                 .equ	DDK7	= 7	; PORT K Data Direction Register bit 7
                                 
                                 ; PINK - PORT K Input Pins
                                 .equ	PINK0	= 0	; PORT K Input Pins bit 0
                                 .equ	PINK1	= 1	; PORT K Input Pins bit 1
                                 .equ	PINK2	= 2	; PORT K Input Pins bit 2
                                 .equ	PINK3	= 3	; PORT K Input Pins bit 3
                                 .equ	PINK4	= 4	; PORT K Input Pins bit 4
                                 .equ	PINK5	= 5	; PORT K Input Pins bit 5
                                 .equ	PINK6	= 6	; PORT K Input Pins bit 6
                                 .equ	PINK7	= 7	; PORT K Input Pins bit 7
                                 
                                 
                                 ; ***** PORTL ************************
                                 ; PORTL - PORT L Data Register
                                 .equ	PORTL0	= 0	; PORT L Data Register bit 0
                                 .equ	PL0	= 0	; For compatibility
                                 .equ	PORTL1	= 1	; PORT L Data Register bit 1
                                 .equ	PL1	= 1	; For compatibility
                                 .equ	PORTL2	= 2	; PORT L Data Register bit 2
                                 .equ	PL2	= 2	; For compatibility
                                 .equ	PORTL3	= 3	; PORT L Data Register bit 3
                                 .equ	PL3	= 3	; For compatibility
                                 .equ	PORTL4	= 4	; PORT L Data Register bit 4
                                 .equ	PL4	= 4	; For compatibility
                                 .equ	PORTL5	= 5	; PORT L Data Register bit 5
                                 .equ	PL5	= 5	; For compatibility
                                 .equ	PORTL6	= 6	; PORT L Data Register bit 6
                                 .equ	PL6	= 6	; For compatibility
                                 .equ	PORTL7	= 7	; PORT L Data Register bit 7
                                 .equ	PL7	= 7	; For compatibility
                                 
                                 ; DDRL - PORT L Data Direction Register
                                 .equ	DDL0	= 0	; PORT L Data Direction Register bit 0
                                 .equ	DDL1	= 1	; PORT L Data Direction Register bit 1
                                 .equ	DDL2	= 2	; PORT L Data Direction Register bit 2
                                 .equ	DDL3	= 3	; PORT L Data Direction Register bit 3
                                 .equ	DDL4	= 4	; PORT L Data Direction Register bit 4
                                 .equ	DDL5	= 5	; PORT L Data Direction Register bit 5
                                 .equ	DDL6	= 6	; PORT L Data Direction Register bit 6
                                 .equ	DDL7	= 7	; PORT L Data Direction Register bit 7
                                 
                                 ; PINL - PORT L Input Pins
                                 .equ	PINL0	= 0	; PORT L Input Pins bit 0
                                 .equ	PINL1	= 1	; PORT L Input Pins bit 1
                                 .equ	PINL2	= 2	; PORT L Input Pins bit 2
                                 .equ	PINL3	= 3	; PORT L Input Pins bit 3
                                 .equ	PINL4	= 4	; PORT L Input Pins bit 4
                                 .equ	PINL5	= 5	; PORT L Input Pins bit 5
                                 .equ	PINL6	= 6	; PORT L Input Pins bit 6
                                 .equ	PINL7	= 7	; PORT L Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCPHA1	= UCSZ10	; For compatibility
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	UDORD1	= UCSZ11	; For compatibility
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL10	= 6	; USART Mode Select
                                 .equ	UMSEL11	= 7	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register High Byte
                                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARH - EEPROM Address Register Low Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                                 
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 ; ***** TIMER_COUNTER_5 **************
                                 ; TIMSK5 - Timer/Counter5 Interrupt Mask Register
                                 .equ	TOIE5	= 0	; Timer/Counter5 Overflow Interrupt Enable
                                 .equ	OCIE5A	= 1	; Timer/Counter5 Output Compare A Match Interrupt Enable
                                 .equ	OCIE5B	= 2	; Timer/Counter5 Output Compare B Match Interrupt Enable
                                 .equ	OCIE5C	= 3	; Timer/Counter5 Output Compare C Match Interrupt Enable
                                 .equ	ICIE5	= 5	; Timer/Counter5 Input Capture Interrupt Enable
                                 
                                 ; TIFR5 - Timer/Counter5 Interrupt Flag register
                                 .equ	TOV5	= 0	; Timer/Counter5 Overflow Flag
                                 .equ	OCF5A	= 1	; Output Compare Flag 5A
                                 .equ	OCF5B	= 2	; Output Compare Flag 5B
                                 .equ	OCF5C	= 3	; Output Compare Flag 5C
                                 .equ	ICF5	= 5	; Input Capture Flag 5
                                 
                                 ; TCCR5A - Timer/Counter5 Control Register A
                                 .equ	WGM50	= 0	; Waveform Generation Mode
                                 .equ	WGM51	= 1	; Waveform Generation Mode
                                 .equ	COM5C0	= 2	; Compare Output Mode 5C, bit 0
                                 .equ	COM5C1	= 3	; Compare Output Mode 5C, bit 1
                                 .equ	COM5B0	= 4	; Compare Output Mode 5B, bit 0
                                 .equ	COM5B1	= 5	; Compare Output Mode 5B, bit 1
                                 .equ	COM5A0	= 6	; Compare Output Mode 5A, bit 0
                                 .equ	COM5A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR5B - Timer/Counter5 Control Register B
                                 .equ	CS50	= 0	; Prescaler source of Timer/Counter 5
                                 .equ	CS51	= 1	; Prescaler source of Timer/Counter 5
                                 .equ	CS52	= 2	; Prescaler source of Timer/Counter 5
                                 .equ	WGM52	= 3	; Waveform Generation Mode
                                 .equ	WGM53	= 4	; Waveform Generation Mode
                                 .equ	ICES5	= 6	; Input Capture 5 Edge Select
                                 .equ	ICNC5	= 7	; Input Capture 5 Noise Canceler
                                 
                                 ; TCCR5C - Timer/Counter 5 Control Register C
                                 .equ	FOC5C	= 5	; Force Output Compare 5C
                                 .equ	FOC5B	= 6	; Force Output Compare 5B
                                 .equ	FOC5A	= 7	; Force Output Compare 5A
                                 
                                 ; ICR5H - Timer/Counter5 Input Capture Register High Byte
                                 .equ	ICR5H0	= 0	; Timer/Counter5 Input Capture Register High Byte bit 0
                                 .equ	ICR5H1	= 1	; Timer/Counter5 Input Capture Register High Byte bit 1
                                 .equ	ICR5H2	= 2	; Timer/Counter5 Input Capture Register High Byte bit 2
                                 .equ	ICR5H3	= 3	; Timer/Counter5 Input Capture Register High Byte bit 3
                                 .equ	ICR5H4	= 4	; Timer/Counter5 Input Capture Register High Byte bit 4
                                 .equ	ICR5H5	= 5	; Timer/Counter5 Input Capture Register High Byte bit 5
                                 .equ	ICR5H6	= 6	; Timer/Counter5 Input Capture Register High Byte bit 6
                                 .equ	ICR5H7	= 7	; Timer/Counter5 Input Capture Register High Byte bit 7
                                 
                                 ; ICR5L - Timer/Counter5 Input Capture Register Low Byte
                                 .equ	ICR5L0	= 0	; Timer/Counter5 Input Capture Register Low Byte bit 0
                                 .equ	ICR5L1	= 1	; Timer/Counter5 Input Capture Register Low Byte bit 1
                                 .equ	ICR5L2	= 2	; Timer/Counter5 Input Capture Register Low Byte bit 2
                                 .equ	ICR5L3	= 3	; Timer/Counter5 Input Capture Register Low Byte bit 3
                                 .equ	ICR5L4	= 4	; Timer/Counter5 Input Capture Register Low Byte bit 4
                                 .equ	ICR5L5	= 5	; Timer/Counter5 Input Capture Register Low Byte bit 5
                                 .equ	ICR5L6	= 6	; Timer/Counter5 Input Capture Register Low Byte bit 6
                                 .equ	ICR5L7	= 7	; Timer/Counter5 Input Capture Register Low Byte bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_4 **************
                                 ; TIMSK4 - Timer/Counter4 Interrupt Mask Register
                                 .equ	TOIE4	= 0	; Timer/Counter4 Overflow Interrupt Enable
                                 .equ	OCIE4A	= 1	; Timer/Counter4 Output Compare A Match Interrupt Enable
                                 .equ	OCIE4B	= 2	; Timer/Counter4 Output Compare B Match Interrupt Enable
                                 .equ	OCIE4C	= 3	; Timer/Counter4 Output Compare C Match Interrupt Enable
                                 .equ	ICIE4	= 5	; Timer/Counter4 Input Capture Interrupt Enable
                                 
                                 ; TIFR4 - Timer/Counter4 Interrupt Flag register
                                 .equ	TOV4	= 0	; Timer/Counter4 Overflow Flag
                                 .equ	OCF4A	= 1	; Output Compare Flag 4A
                                 .equ	OCF4B	= 2	; Output Compare Flag 4B
                                 .equ	OCF4C	= 3	; Output Compare Flag 4C
                                 .equ	ICF4	= 5	; Input Capture Flag 4
                                 
                                 ; TCCR4A - Timer/Counter4 Control Register A
                                 .equ	WGM40	= 0	; Waveform Generation Mode
                                 .equ	WGM41	= 1	; Waveform Generation Mode
                                 .equ	COM4C0	= 2	; Compare Output Mode 4C, bit 0
                                 .equ	COM4C1	= 3	; Compare Output Mode 4C, bit 1
                                 .equ	COM4B0	= 4	; Compare Output Mode 4B, bit 0
                                 .equ	COM4B1	= 5	; Compare Output Mode 4B, bit 1
                                 .equ	COM4A0	= 6	; Compare Output Mode 4A, bit 0
                                 .equ	COM4A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR4B - Timer/Counter4 Control Register B
                                 .equ	CS40	= 0	; Prescaler source of Timer/Counter 4
                                 .equ	CS41	= 1	; Prescaler source of Timer/Counter 4
                                 .equ	CS42	= 2	; Prescaler source of Timer/Counter 4
                                 .equ	WGM42	= 3	; Waveform Generation Mode
                                 .equ	WGM43	= 4	; Waveform Generation Mode
                                 .equ	ICES4	= 6	; Input Capture 4 Edge Select
                                 .equ	ICNC4	= 7	; Input Capture 4 Noise Canceler
                                 
                                 ; TCCR4C - Timer/Counter 4 Control Register C
                                 .equ	FOC4C	= 5	; Force Output Compare 4C
                                 .equ	FOC4B	= 6	; Force Output Compare 4B
                                 .equ	FOC4A	= 7	; Force Output Compare 4A
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; TIMSK3 - Timer/Counter3 Interrupt Mask Register
                                 .equ	TOIE3	= 0	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3A	= 1	; Timer/Counter3 Output Compare A Match Interrupt Enable
                                 .equ	OCIE3B	= 2	; Timer/Counter3 Output Compare B Match Interrupt Enable
                                 .equ	OCIE3C	= 3	; Timer/Counter3 Output Compare C Match Interrupt Enable
                                 .equ	ICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; TIFR3 - Timer/Counter3 Interrupt Flag register
                                 .equ	TOV3	= 0	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3A	= 1	; Output Compare Flag 3A
                                 .equ	OCF3B	= 2	; Output Compare Flag 3B
                                 .equ	OCF3C	= 3	; Output Compare Flag 3C
                                 .equ	ICF3	= 5	; Input Capture Flag 3
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode
                                 .equ	WGM31	= 1	; Waveform Generation Mode
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Compare Output Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Prescaler source of Timer/Counter 3
                                 .equ	CS31	= 1	; Prescaler source of Timer/Counter 3
                                 .equ	CS32	= 2	; Prescaler source of Timer/Counter 3
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3 Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter 3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare 3C
                                 .equ	FOC3B	= 6	; Force Output Compare 3B
                                 .equ	FOC3A	= 7	; Force Output Compare 3A
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                                 .equ	OCIE1C	= 3	; Timer/Counter1 Output Compare C Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter1 Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	OCF1C	= 3	; Output Compare Flag 1C
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Output Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter 1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare 1C
                                 .equ	FOC1B	= 6	; Force Output Compare 1B
                                 .equ	FOC1A	= 7	; Force Output Compare 1A
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	PUD	= 4	; Pull-up disable
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW00	= 0	; Wait state select bit lower page
                                 .equ	SRW01	= 1	; Wait state select bit lower page
                                 .equ	SRW10	= 2	; Wait state select bit upper page
                                 .equ	SRW11	= 3	; Wait state select bit upper page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - 
                                 .equ	CLKPS0	= 0	; 
                                 .equ	CLKPS1	= 1	; 
                                 .equ	CLKPS2	= 2	; 
                                 .equ	CLKPS3	= 3	; 
                                 .equ	CLKPCE	= 7	; 
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 .equ	RAMPZ1	= 1	; RAM Page Z Select Register Bit 1
                                 
                                 ; EIND - Extended Indirect Register
                                 .equ	EIND0	= 0	; Bit 0
                                 
                                 ; GPIOR2 - General Purpose IO Register 2
                                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose IO Register 1
                                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose IO Register 0
                                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                                 
                                 ; PRR1 - Power Reduction Register1
                                 .equ	PRUSART1	= 0	; Power Reduction USART1
                                 .equ	PRUSART2	= 1	; Power Reduction USART2
                                 .equ	PRUSART3	= 2	; Power Reduction USART3
                                 .equ	PRTIM3	= 3	; Power Reduction Timer/Counter3
                                 .equ	PRTIM4	= 4	; Power Reduction Timer/Counter4
                                 .equ	PRTIM5	= 5	; Power Reduction Timer/Counter5
                                 
                                 ; PRR0 - Power Reduction Register0
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	MUX5	= 3	; Analog Channel and Gain Selection Bits
                                 ;.equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 .equ	ADC6D	= 6	; 
                                 .equ	ADC7D	= 7	; 
                                 
                                 ; DIDR2 - Digital Input Disable Register
                                 .equ	ADC8D	= 0	; 
                                 .equ	ADC9D	= 1	; 
                                 .equ	ADC10D	= 2	; 
                                 .equ	ADC11D	= 3	; 
                                 .equ	ADC12D	= 4	; 
                                 .equ	ADC13D	= 5	; 
                                 .equ	ADC14D	= 6	; 
                                 .equ	ADC15D	= 7	; 
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	SIGRD	= 5	; Signature Row Read
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** USART2 ***********************
                                 ; UDR2 - USART I/O Data Register
                                 .equ	UDR2_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR2_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR2_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR2_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR2_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR2_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR2_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR2A - USART Control and Status Register A
                                 .equ	MPCM2	= 0	; Multi-processor Communication Mode
                                 .equ	U2X2	= 1	; Double the USART transmission speed
                                 .equ	UPE2	= 2	; Parity Error
                                 .equ	DOR2	= 3	; Data overRun
                                 .equ	FE2	= 4	; Framing Error
                                 .equ	UDRE2	= 5	; USART Data Register Empty
                                 .equ	TXC2	= 6	; USART Transmitt Complete
                                 .equ	RXC2	= 7	; USART Receive Complete
                                 
                                 ; UCSR2B - USART Control and Status Register B
                                 .equ	TXB82	= 0	; Transmit Data Bit 8
                                 .equ	RXB82	= 1	; Receive Data Bit 8
                                 .equ	UCSZ22	= 2	; Character Size
                                 .equ	TXEN2	= 3	; Transmitter Enable
                                 .equ	RXEN2	= 4	; Receiver Enable
                                 .equ	UDRIE2	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE2	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE2	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR2C - USART Control and Status Register C
                                 .equ	UCPOL2	= 0	; Clock Polarity
                                 .equ	UCSZ20	= 1	; Character Size
                                 .equ	UCSZ21	= 2	; Character Size
                                 .equ	USBS2	= 3	; Stop Bit Select
                                 .equ	UPM20	= 4	; Parity Mode Bit 0
                                 .equ	UPM21	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL20	= 6	; USART Mode Select
                                 .equ	UMSEL21	= 7	; USART Mode Select
                                 
                                 ; UBRR2H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR2L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART3 ***********************
                                 ; UDR3 - USART I/O Data Register
                                 .equ	UDR3_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR3_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR3_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR3_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR3_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR3_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR3_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR3A - USART Control and Status Register A
                                 .equ	MPCM3	= 0	; Multi-processor Communication Mode
                                 .equ	U2X3	= 1	; Double the USART transmission speed
                                 .equ	UPE3	= 2	; Parity Error
                                 .equ	DOR3	= 3	; Data overRun
                                 .equ	FE3	= 4	; Framing Error
                                 .equ	UDRE3	= 5	; USART Data Register Empty
                                 .equ	TXC3	= 6	; USART Transmitt Complete
                                 .equ	RXC3	= 7	; USART Receive Complete
                                 
                                 ; UCSR3B - USART Control and Status Register B
                                 .equ	TXB83	= 0	; Transmit Data Bit 8
                                 .equ	RXB83	= 1	; Receive Data Bit 8
                                 .equ	UCSZ32	= 2	; Character Size
                                 .equ	TXEN3	= 3	; Transmitter Enable
                                 .equ	RXEN3	= 4	; Receiver Enable
                                 .equ	UDRIE3	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE3	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE3	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR3C - USART Control and Status Register C
                                 .equ	UCPOL3	= 0	; Clock Polarity
                                 .equ	UCSZ30	= 1	; Character Size
                                 .equ	UCSZ31	= 2	; Character Size
                                 .equ	USBS3	= 3	; Stop Bit Select
                                 .equ	UPM30	= 4	; Parity Mode Bit 0
                                 .equ	UPM31	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL30	= 6	; USART Mode Select
                                 .equ	UMSEL31	= 7	; USART Mode Select
                                 
                                 ; UBRR3H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR3L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog timer always on
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1ffff	; Note: Word address
                                 .equ	IOEND	= 0x01ff
                                 .equ	SRAM_START	= 0x0200
                                 .equ	SRAM_SIZE	= 8192
                                 .equ	RAMEND	= 0x21ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 262144
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 8192
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1f000
                                 .equ	NRWW_STOP_ADDR	= 0x1ffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1efff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0x1fe00
                                 .equ	SECONDBOOTSTART	= 0x1fc00
                                 .equ	THIRDBOOTSTART	= 0x1f800
                                 .equ	FOURTHBOOTSTART	= 0x1f000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	PCI0addr	= 0x0012	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0014	; Pin Change Interrupt Request 1
                                 .equ	PCI2addr	= 0x0016	; Pin Change Interrupt Request 2
                                 .equ	WDTaddr	= 0x0018	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x001a	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x001c	; Timer/Counter2 Compare Match B
                                 .equ	OVF2addr	= 0x001e	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0020	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0022	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0024	; Timer/Counter1 Compare Match B
                                 .equ	OC1Caddr	= 0x0026	; Timer/Counter1 Compare Match C
                                 .equ	OVF1addr	= 0x0028	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x002a	; Timer/Counter0 Compare Match A
                                 .equ	OC0Baddr	= 0x002c	; Timer/Counter0 Compare Match B
                                 .equ	OVF0addr	= 0x002e	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0030	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0032	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0034	; USART0 Data register Empty
                                 .equ	UTXC0addr	= 0x0036	; USART0, Tx Complete
                                 .equ	ACIaddr	= 0x0038	; Analog Comparator
                                 .equ	ADCCaddr	= 0x003a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x003c	; EEPROM Ready
                                 .equ	ICP3addr	= 0x003e	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0040	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0042	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0044	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x0046	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x0048	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x004a	; USART1 Data register Empty
                                 .equ	UTXC1addr	= 0x004c	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x004e	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0050	; Store Program Memory Read
                                 .equ	ICP4addr	= 0x0052	; Timer/Counter4 Capture Event
                                 .equ	OC4Aaddr	= 0x0054	; Timer/Counter4 Compare Match A
                                 .equ	OC4Baddr	= 0x0056	; Timer/Counter4 Compare Match B
                                 .equ	OC4Caddr	= 0x0058	; Timer/Counter4 Compare Match C
                                 .equ	OVF4addr	= 0x005a	; Timer/Counter4 Overflow
                                 .equ	ICP5addr	= 0x005c	; Timer/Counter5 Capture Event
                                 .equ	OC5Aaddr	= 0x005e	; Timer/Counter5 Compare Match A
                                 .equ	OC5Baddr	= 0x0060	; Timer/Counter5 Compare Match B
                                 .equ	OC5Caddr	= 0x0062	; Timer/Counter5 Compare Match C
                                 .equ	OVF5addr	= 0x0064	; Timer/Counter5 Overflow
                                 .equ	URXC2addr	= 0x0066	; USART2, Rx Complete
                                 .equ	UDRE2addr	= 0x0068	; USART2 Data register Empty
                                 .equ	UTXC2addr	= 0x006a	; USART2, Tx Complete
                                 .equ	URXC3addr	= 0x006c	; USART3, Rx Complete
                                 .equ	UDRE3addr	= 0x006e	; USART3 Data register Empty
                                 .equ	UTXC3addr	= 0x0070	; USART3, Tx Complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 114	; size in words
                                 
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 * AVR Modules
                                 */
                                 
                                 .include "Main/Includes.inc"
                                 
                                 
                                 *      
                                 */
                                 
                                 .equ All			= 'a'
                                 .equ Enable			= 'b'
                                 .equ Disable		= 'c'
                                 .equ Right			= 'c'
                                 .equ Left			= 'd'
                                 .equ Null			= 'e'
                                 .equ On				= 'f'
                                 .equ Off			= 'g'
                                 .equ Zero			= 'h'
                                 .equ One			= 'i'
                                 .equ Two			= 'j'
                                 .equ Normal			= 'k'
                                 .equ Double			= 'l'
                                 .equ LowLevel		= 'm'
                                 .equ AnyEdge		= 'n'
                                 .equ FallingEdge	= 'o'
                                 .equ RisingEdge		= 'p'
                                 .equ GND			= 'q'
                                 .include "Configs/FunctionModules_Config.inc"
                                 
                                 //#define CRC_Calculate_Module
                                 .include "Configs/AVRModules_Config.inc"
                                 
                                 //#define ADC_Module
                                 //#define Counters_Module
                                 //#define ExternalInterrupts_Module
                                 //#define OneWire_Module
                                 #define TWSI_Module
                                 //#define USART_Module
                                 .include "Configs/GadgetModules_Config.inc"
                                 
                                 #define HD44780U_Module
                                 //#define NTC3950_100K_Module
                                 //#define PCF8574_Module
                                 //#define PCF8575_Module
                                 //#define RotaryEncoder_Module
                                 .include "Config.inc"
                                 
                                 .equ ATmegaFREQ = 16000000		;    
                                 
                                 //-------------------------------------------------------------
                                 //   ,      
                                 //  
                                 
                                 
                                 
                                 //----------------------------------------------------
                                 //  
                                 
                                 //.include	"m8Adef.inc"
                                 //.include	"m8def.inc"
                                 //.include	"m8HVAdef.inc"
                                 //.include	"m8U2def.inc"
                                 //.include	"m16Adef.inc"
                                 //.include	"m16def.inc"
                                 //.include	"m16HVAdef.inc"
                                 //.include	"m16HVBdef.inc"
                                 //.include	"m16HVBrevBdef.inc"
                                 //.include	"m16M1def.inc"
                                 //.include	"m16U2def.inc"
                                 //.include	"m16U4def.inc"
                                 //.include	"m32Adef.inc"
                                 //.include	"m32C1def.inc"
                                 //.include	"m32def.inc"
                                 //.include	"m32HVBdef.inc"
                                 //.include	"m32HVBrevBdef.inc"
                                 //.include	"m32M1def.inc"
                                 //.include	"m32U2def.inc"
                                 //.include	"m32U4def.inc"
                                 //.include	"m48Adef.inc"
                                 //.include	"m48def.inc"
                                 //.include	"m48PAdef.inc"
                                 //.include	"m48PBdef.inc"
                                 //.include	"m48Pdef.inc"
                                 //.include	"m64Adef.inc"
                                 //.include	"m64C1def.inc"
                                 //.include	"m64def.inc"
                                 //.include	"m64HVE2def.inc"
                                 //.include	"m64M1def.inc"
                                 //.include	"m64RFR2def.inc"
                                 //.include	"m88Adef.inc"
                                 //.include	"m88def.inc"
                                 //.include	"m88PAdef.inc"
                                 //.include	"m88PBdef.inc"
                                 //.include	"m88Pdef.inc"
                                 //.include	"m128Adef.inc"
                                 //.include	"m128def.inc"
                                 //.include	"m128RFA1def.inc"
                                 //.include	"m128RFR2def.inc"
                                 //.include	"m162def.inc"
                                 //.include	"m164Adef.inc"
                                 //.include	"m164PAdef.inc"
                                 //.include	"m164Pdef.inc"
                                 //.include	"m165Adef.inc"
                                 //.include	"m165PAdef.inc"
                                 //.include	"m165Pdef.inc"
                                 //.include	"m168Adef.inc"
                                 //.include	"m168def.inc"
                                 //.include	"m168PAdef.inc"
                                 //.include	"m168PBdef.inc"
                                 //.include	"m168Pdef.inc"
                                 //.include	"m169Adef.inc"
                                 //.include	"m169PAdef.inc"
                                 //.include	"m169Pdef.inc"
                                 //.include	"m256RFR2def.inc"
                                 //.include	"m324Adef.inc"
                                 //.include	"m324PAdef.inc"
                                 //.include	"m324PBdef.inc"
                                 //.include	"m324Pdef.inc"
                                 //.include	"m325Adef.inc"
                                 //.include	"m325def.inc"
                                 //.include	"m325PAdef.inc"
                                 //.include	"m325Pdef.inc"
                                 //.include	"m328def.inc"
                                 //.include	"m328PBdef.inc"
                                 //.include	"m328Pdef.inc"
                                 //.include	"m329Adef.inc"
                                 //.include	"m329def.inc"
                                 //.include	"m329PAdef.inc"
                                 //.include	"m329Pdef.inc"
                                 //.include	"m406def.inc"
                                 //.include	"m640def.inc"
                                 //.include	"m644Adef.inc"
                                 //.include	"m644def.inc"
                                 //.include	"m644PAdef.inc"
                                 //.include	"m644Pdef.inc"
                                 //.include	"m644RFR2def.inc"
                                 //.include	"m645Adef.inc"
                                 //.include	"m645def.inc"
                                 //.include	"m645Pdef.inc"
                                 //.include	"m649Adef.inc"
                                 //.include	"m649def.inc"
                                 //.include	"m649Pdef.inc"
                                 //.include	"m808def.inc"
                                 //.include	"m809def.inc"
                                 //.include	"m1280def.inc"
                                 //.include	"m1281def.inc"
                                 //.include	"m1284def.inc"
                                 //.include	"m1284Pdef.inc"
                                 //.include	"m1284RFR2def.inc"
                                 //.include	"m1608def.inc"
                                 //.include	"m1609def.inc"
                                 .include	"m2560def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 //.include	"m2561def.inc"
                                 //.include	"m2564RFR2def.inc"
                                 //.include	"m3208def.inc"
                                 //.include	"m3209def.inc"
                                 //.include	"m3250Adef.inc"
                                 //.include	"m3250def.inc"
                                 //.include	"m3250PAdef.inc"
                                 //.include	"m3250Pdef.inc"
                                 //.include	"m3290Adef.inc"
                                 //.include	"m3290def.inc"
                                 //.include	"m3290PAdef.inc"
                                 //.include	"m3290Pdef.inc"
                                 //.include	"m4808def.inc"
                                 //.include	"m4809def.inc"
                                 //.include	"m6450Adef.inc"
                                 //.include	"m6450def.inc"
                                 //.include	"m6450Pdef.inc"
                                 //.include	"m6490Adef.inc"
                                 //.include	"m6490def.inc"
                                 //.include	"m6490Pdef.inc"
                                 //.include	"m8515def.inc"
                                 //.include	"m8535def.inc"
                                 
                                 
                                 
                                 .include "Main/Relative.inc"
                                 
                                 * !!!!!!!!!!!!!!!!!!!!!.....   .....!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
                                 *       
                                 */
                                 
                                 #if defined _M8ADEF_INC_ || _M8DEF_INC_ || _M8HVADEF_INC_ || _M8U2DEF_INC_
                                 #elif defined _M16DEF_INC_ || _M16ADEF_INC_ || _M16HVADEF_INC_ ||_M16HVBDEF_INC_ || _M16HVBREVBDEF_INC_ || _M16M1DEF_INC_ || _M16U2DEF_INC_ || _M16U4DEF_INC_
                                 #elif defined _M32ADEF_INC_ || _M32C1DEF_INC_ || _M32DEF_INC_ || _M32HVBDEF_INC_ || _M32HVBREVBDEF_INC_ || _M32M1DEF_INC_ || _M32U2DEF_INC_ || _M32U4DEF_INC_
                                 #elif defined _M48ADEF_INC_ || _M48DEF_INC_ || _M48PADEF_INC_ || _M48PBDEF_INC_ || _M48PDEF_INC_
                                 #elif defined _M64ADEF_INC_ || _M64C1DEF_INC_ || _M64DEF_INC_ || _M64HVE2DEF_INC_ || _M64M1DEF_INC_ || _M64RFR2DEF_INC_
                                 #elif defined _M88ADEF_INC_ || _M88DEF_INC_ || _M88PADEF_INC_ || _M88PBDEF_INC_ || _M88PDEF_INC_
                                 #elif defined _M128ADEF_INC_ || _M128DEF_INC_ || _M128RFA1DEF_INC_ || _M128RFR2DEF_INC_
                                 #elif defined _M162DEF_INC_
                                 #elif defined _M164ADEF_INC_ || _M164PADEF_INC_ || _M164PDEF_INC_
                                 #elif defined _M165ADEF_INC_ || _M165PADEF_INC_ ||_M165PDEF_INC_
                                 #elif defined _M168ADEF_INC_ || _M168DEF_INC_ || _M168PADEF_INC_ || _M168PBDEF_INC_ || _M168PDEF_INC_
                                 #elif defined _M169ADEF_INC_ || _M169PADEF_INC_ || _M169PDEF_INC_
                                 #elif defined _M324ADEF_INC_ || _M324PADEF_INC_ || _M324PBDEF_INC_ || _M324PDEF_INC_
                                 #elif defined _M325ADEF_INC_ || _M325DEF_INC_ || _M325PADEF_INC_ || _M325PDEF_INC_
                                 #elif defined _M328DEF_INC_ || _M328PBDEF_INC_ || _M328PDEF_INC_
                                 #elif defined _M329ADEF_INC_ || _M329DEF_INC_ || _M329PADEF_INC_ || _M329PDEF_INC_
                                 #elif defined _M406DEF_INC_
                                 #elif defined _M640DEF_INC_
                                 #elif defined _M644ADEF_INC_ || _M644DEF_INC_ || _M644PADEF_INC_ || _M644PDEF_INC_ || _M644RFR2DEF_INC_
                                 #elif defined _M645ADEF_INC_ || _M645DEF_INC_ || _M645PDEF_INC_
                                 #elif defined _M649ADEF_INC_ || _M649DEF_INC_ || _M649PDEF_INC_
                                 #elif defined _M808DEF_INC_
                                 #elif defined _M809DEF_INC_
                                 #elif defined _M1280DEF_INC_
                                 #elif defined _M1281DEF_INC_
                                 #elif defined _M1284DEF_INC_ || _M1284PDEF_INC_ || _M1284RFR2DEF_INC_
                                 #elif defined _M1608DEF_INC_
                                 #elif defined _M1609DEF_INC_
                                 #elif defined _M2560DEF_INC_
                                 	.equ ctrl = 2560
                                 #elif defined _M2561DEF_INC_
                                 #elif defined _M2564RFR2DEF_INC_
                                 #elif defined _M3208DEF_INC_
                                 #elif defined _M3209DEF_INC_
                                 #elif defined _M3250ADEF_INC_ || _M3250DEF_INC_ || _M3250PADEF_INC_ || _M3250PDEF_INC_
                                 #elif defined _M3290ADEF_INC_ || _M3290DEF_INC_ || _M3290PADEF_INC_ || _M3290PDEF_INC_
                                 #elif defined _M4808DEF_INC_
                                 #elif defined _M4809DEF_INC_
                                 #elif defined _M6450ADEF_INC_ || _M6450DEF_INC_ || _M6450PDEF_INC_
                                 #elif defined _M6490ADEF_INC_ || _M6490DEF_INC_ || _M6490PDEF_INC_
                                 #elif defined _M8515DEF_INC_
                                 #elif defined _M8535DEF_INC_
                                 #endif
                                 
                                 
                                 
                                 
                                 .dseg ; 
                                 
                                 
                                 
                                 .eseg ; EEPROM
                                 
                                 
                                 
                                 .cseg ; 
                                 .include "Main/Interrupts/Vectors.inc"
                                 
                                 .elif ctrl == 16
                                 .elif ctrl == 32
                                 .elif ctrl == 48 || ctrl == 88 || ctrl == 168
                                 .elif ctrl == 64
                                 .elif ctrl == 128
                                 .elif ctrl == 162
                                 .elif ctrl == 164 || ctrl == 324 || ctrl == 644
                                 .elif ctrl == 165
                                 .elif ctrl == 169
                                 .elif ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450
                                 .elif ctrl == 328
                                 .elif ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 .elif ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                     .include "Main/Interrupts/Vectors640_1280_1281_2560_2561.inc"
                                 
000000 940c 0291                 	.org 0x0000	 jmp RESET ; Reset Handler
000002 940c 01e0                 	.org 0x0002 jmp EXT_INT0 ; IRQ0 Handler
000004 940c 01e3                 	.org 0x0004 jmp EXT_INT1 ; IRQ1 Handler
000006 940c 01e6                 	.org 0x0006 jmp EXT_INT2 ; IRQ2 Handler
000008 940c 01e9                 	.org 0x0008 jmp EXT_INT3 ; IRQ3 Handler
00000a 940c 01ec                 	.org 0x000A jmp EXT_INT4 ; IRQ4 Handler
00000c 940c 01ef                 	.org 0x000C jmp EXT_INT5 ; IRQ5 Handler
00000e 940c 01f2                 	.org 0x000E jmp EXT_INT6 ; IRQ6 Handler
000010 940c 01f5                 	.org 0x0010 jmp EXT_INT7 ; IRQ7 Handler
000012 940c 01f8                 	.org 0x0012 jmp EXT_PCINT0 ; PCINT0 Handler
000014 940c 01fb                 	.org 0x0014 jmp EXT_PCINT1 ; PCINT1 Handler
000016 940c 01fe                 	.org 0x0016 jmp EXT_PCINT2 ; PCINT2 Handler
000018 940c 028e                 	.org 0X0018 jmp WDT ; Watchdog Timeout Handler
00001a 940c 022b                 	.org 0x001A jmp TIM2_COMPA ; Timer2 CompareA Handler
00001c 940c 022e                 	.org 0x001C jmp TIM2_COMPB ; Timer2 CompareB Handler
00001e 940c 0231                 	.org 0x001E jmp TIM2_OVF ; Timer2 Overflow Handler
000020 940c 0219                 	.org 0x0020 jmp TIM1_CAPT ; Timer1 Capture Handler
000022 940c 021c                 	.org 0x0022 jmp TIM1_COMPA ; Timer1 CompareA Handler
000024 940c 021f                 	.org 0x0024 jmp TIM1_COMPB ; Timer1 CompareB Handler
000026 940c 0222                 	.org 0x0026 jmp TIM1_COMPC ; Timer1 CompareC Handler
000028 940c 0225                 	.org 0x0028 jmp TIM1_OVF ; Timer1 Overflow Handler
00002a 940c 0210                 	.org 0x002A jmp TIM0_COMPA ; Timer0 CompareA Handler
00002c 940c 0213                 	.org 0x002C jmp TIM0_COMPB ; Timer0 CompareB Handler
00002e 940c 0216                 	.org 0x002E jmp TIM0_OVF ; Timer0 Overflow Handler
000030 940c 0207                 	.org 0x0030 jmp SPI_STC ; SPI Transfer Complete Handler
000032 940c 0264                 	.org 0x0032 jmp USART0_RXC ; USART0 RX Complete Handler
000034 940c 0267                 	.org 0x0034 jmp USART0_UDRE ; USART0,UDR Empty Handler
000036 940c 026a                 	.org 0x0036 jmp USART0_TXC ; USART0 TX Complete Handler
000038 940c 01d7                 	.org 0x0038 jmp ANA_COMP ; Analog Comparator Handler
00003a 940c 01da                 	.org 0x003A jmp ADC_Conv_Comp ; ADC Conversion Complete Handler
00003c 940c 01dd                 	.org 0x003C jmp EE_RDY ; EEPROM Ready Handler
00003e 940c 0234                 	.org 0x003E jmp TIM3_CAPT ; Timer3 Capture Handler
000040 940c 0237                 	.org 0x0040 jmp TIM3_COMPA ; Timer3 CompareA Handler
000042 940c 023a                 	.org 0x0042 jmp TIM3_COMPB ; Timer3 CompareB Handler
000044 940c 023d                 	.org 0x0044 jmp TIM3_COMPC ; Timer3 CompareC Handler
000046 940c 0240                 	.org 0x0046 jmp TIM3_OVF ; Timer3 Overflow Handler
000048 940c 026d                 	.org 0x0048 jmp USART1_RXC ; USART1 RX Complete Handler
00004a 940c 0270                 	.org 0x004A jmp USART1_UDRE ; USART1,UDR Empty Handler
00004c 940c 0273                 	.org 0x004C jmp USART1_TXC ; USART1 TX Complete Handler
00004e 940c 0261                 	.org 0x004E jmp TWSI ; 2-wire Serial Handler
000050 940c 020a                 	.org 0x0050 jmp SPM_RDY ; SPM Ready Handler
                                 	.if ctrl == 640 || ctrl == 1280 || ctrl == 2560
000052 940c 0243                 		.org 0x0052 jmp TIM4_CAPT ; Timer4 Capture Handler
                                 	.endif
000054 940c 0246                 	.org 0x0054 jmp TIM4_COMPA ; Timer4 CompareA Handler
000056 940c 0249                 	.org 0x0056 jmp TIM4_COMPB ; Timer4 CompareB Handler
000058 940c 024c                 	.org 0x0058 jmp TIM4_COMPC ; Timer4 CompareC Handler
00005a 940c 024f                 	.org 0x005A jmp TIM4_OVF ; Timer4 Overflow Handler
                                 	.if ctrl == 640 || ctrl == 1280 || ctrl == 2560
00005c 940c 0252                 		.org 0x005C jmp TIM5_CAPT ; Timer5 Capture Handler
                                 	.endif
00005e 940c 0255                 	.org 0x005E jmp TIM5_COMPA ; Timer5 CompareA Handler
000060 940c 0258                 	.org 0x0060 jmp TIM5_COMPB ; Timer5 CompareB Handler
000062 940c 025b                 	.org 0x0062 jmp TIM5_COMPC ; Timer5 CompareC Handler
000064 940c 025e                 	.org 0x0064 jmp TIM5_OVF ; Timer5 Overflow Handler
                                 	.if ctrl == 640 || ctrl == 1280 || ctrl == 2560
000066 940c 0276                 		.org 0x0066 jmp USART2_RXC ; USART2 RX Complete Handler
000068 940c 0279                 		.org 0x0068 jmp USART2_UDRE ; USART2,UDR Empty Handler
00006a 940c 027c                 		.org 0x006A jmp USART2_TXC ; USART2 TX Complete Handler
00006c 940c 027f                 		.org 0x006C jmp USART3_RXC ; USART3 RX Complete Handler
00006e 940c 0282                 		.org 0x006E jmp USART3_UDRE ; USART3,UDR Empty Handler
000070 940c 0285                 		.org 0x0070 jmp USART3_TXC ; USART3 TX Complete Handler
                                 	.endif
                                 .elif ctrl == 1284
                                 .elif ctrl == 8515
                                 .elif ctrl == 8535
                                 .endif
                                 
                                 .include "Main/Macros.inc"
                                 
                                 	.if ctrl == 8 || ctrl == 48 || ctrl == 88 || ctrl == 8515 || ctrl == 8535
                                 		rcall @0
                                 	.else
                                 		call @0
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro _jump
                                 	.if ctrl == 8 || ctrl == 48 || ctrl == 88 || ctrl == 8515 || ctrl == 8535
                                 		rjmp @0
                                 	.else
                                 		jmp @0
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro Bits_set_or_clear
                                 	sbrs @0, @1
                                 		cbi @2, @3
                                 	sbrc @0, @1
                                 		sbi @2, @3
                                 .endm
                                 
                                 
                                 
                                 .macro	STACKINIT
                                 	.if	RAMEND>0x0000
                                 
                                 		ldi	r16, Low(RAMEND)
                                 		.ifdef SPL
                                 		out	SPL, r16
                                 		.else
                                 		out	SP,	r16
                                 		.endif
                                 
                                 		.ifdef SPH
                                 		ldi	r16, High(RAMEND)
                                 		out	SPH, r16
                                 		.endif
                                 
                                 	.else
                                 		.warning "This device have not SRAM. Can not initialize Stack!"
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro WDTOFF
                                 	wdr
                                 
                                 	in r16, MCUSR
                                 	andi r16, (0xff & (0<<WDRF))
                                 	out MCUSR, r16
                                 
                                 	ldi r16, WDTCSR
                                 	ori   r16, (1<<WDCE) | (1<<WDE)
                                 	sts WDTCSR, r16
                                 
                                 	ldi   r16, (0<<WDE)
                                 	sts WDTCSR, r16
                                 .endm
                                 //________________________________
                                 .macro	WRITE_BYTE
                                 	push r16
                                 		ldi	r16, @1
                                 	.if	@0 < 0x40
                                 		out	@0, r16
                                 	.else
                                 		sts	@0, r16
                                 	.endif
                                 	pop r16
                                 .endm
                                 //________________________________
                                 .macro	WRITE_REG
                                 	.if	@0 < 0x40
                                 		out	@0, @1
                                 	.else
                                 		sts	@0, @1
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro READ_REG
                                 	.if	@0 < 0x40
                                 		in @1, @0
                                 	.else
                                 		lds	@1, @0
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro PUSHF
                                 	push r16
                                 	in	r16, SREG
                                 	push r16
                                 .endm
                                 .macro POPF
                                 	pop	r16
                                 	out	SREG, r16
                                 	pop	r16
                                 .endm
                                 //________________________________
                                 .macro	SETB
                                 	push r16
                                 	.if	@0 < 0x20
                                 		sbi	@0,	@1
                                 	.elif @0 < 0x40
                                 		in	r16, @0
                                 		ori	r16, 1<<@1
                                 		out	@0,	r16
                                 	.else
                                 		lds	r16, @0
                                 		ori	r16, 1<<@1
                                 		sts	@0,	r16
                                 	.endif
                                 	pop r16
                                 .endm
                                 //________________________________
                                 .macro	CLRB
                                 	push r16
                                 	.if	@0 < 0x20
                                 		cbi	@0,	@1
                                 	.elif	@0 < 0x40
                                 		in	r16, @0
                                 		andi r16, ~(1<<@1)
                                 		out	@0,	r16
                                 	.else
                                 		lds	r16, @0
                                 		andi r16, ~(1<<@1)
                                 		sts	@0,	r16
                                 	.endif
                                 	pop r16
                                 .endm
                                 //________________________________
                                 .macro SETRB
                                 	sbr @0, (1<<@1)
                                 .endm
                                 //________________________________
                                 .macro CLRRB
                                 	cbr @0, (1<<@1)
                                 .endm
                                 //________________________________
                                 .macro	INVB
                                 	.if	@0 < 0x40
                                 		in	r16, @0
                                 		ldi	r17, 1<<@1
                                 		eor	r16, r17
                                 		out	@0,	r16
                                 	.else
                                 		lds	r16, @0
                                 		ldi	r17, 1<<@1
                                 		eor	r16, r17
                                 		sts	@0,	r16
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	STOREB
                                 	.if	@0 < 0x40
                                 		in	r16, @0
                                 		bst	r16, @1
                                 	.else
                                 		lds	r16, @0
                                 		bst	r16, @1
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	LOADB
                                 	.if	@0 < 0x40
                                 		in	r16, @0
                                 		bld	r16, @1
                                 		out	@0,	r16
                                 	.else
                                 		lds	r16, @0
                                 		bld	r16, @1
                                 		sts	@0,	r16
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	SETBM 
                                 	.if	@0 < 0x20
                                 		sbi	@0,	@1
                                 	.elif	@0 < 0x40
                                 		push R17
                                 		in	R17, @0
                                 		ori	R17, 1<<@1
                                 		out	@0,	R17
                                 		pop	R17
                                 	.else
                                 		push R17
                                 		lds	R17, @0
                                 		ori	R17, 1<<@1
                                 		sts	@0,	R17
                                 		pop	R17
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	CLRBM
                                 	.if	@0 < 0x20
                                 		cbi	@0,	@1
                                 	.elif @0 < 0x40
                                 		push R17
                                 		in	R17, @0
                                 		andi R17,	~(1<<@1)
                                 		out	@0,	R17
                                 		pop	R17
                                 	.else
                                 		push R17
                                 		lds	R17, @0
                                 		andi R17, ~(1<<@1)
                                 		sts	@0,	R17
                                 		pop	R17
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	INVBM
                                 	.if	@0 < 0x40
                                 		push R16
                                 		push R17
                                 		in	R16, @0
                                 		ldi	R17, 1<<@1
                                 		eor	R17, R16
                                 		out	@0,	R17
                                 		pop	R17
                                 		pop	R16
                                 	.else
                                 		push R16
                                 		push R17
                                 		lds	R16, @0
                                 		ldi	R17, 1<<@1
                                 		eor	R17, R16
                                 		sts	@0,	R17
                                 		pop	R17
                                 		pop	R16
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	STOREBM
                                 	push R16
                                 	.if	@0 < 0x40
                                 		in	R16, @0
                                 		bst	R16, @1
                                 	.else
                                 		lds	R16, @0
                                 		bst	R16, @1
                                 	.endif
                                 	pop	R16
                                 .endm
                                 //________________________________
                                 .macro	LOADBM
                                 	push R16
                                 	.if	@0 < 0x40
                                 		in	R16, @0
                                 		bld	R16, @1
                                 		out	@0,	R16
                                 	.else
                                 		lds	R16, @0
                                 		bld	R16, @1
                                 		sts	@0,	R16
                                 	.endif
                                 	pop R16
                                 .endm
                                 //________________________________
                                 .macro	INC8M
                                 	lds	R16, @0
                                 	subi R16, (-1)
                                 	sts	@0,	R16
                                 .endm
                                 //________________________________
                                 .macro	DEC8M
                                 	lds	R16, @0
                                 	subi R16, (1)
                                 	sts	@0,	R16
                                 .endm
                                 //________________________________
                                 .macro	CLR8M
                                 	clr	R16
                                 	sts	@0,	R16
                                 .endm
                                 .include "Main/Time_Cycles.inc"
                                 
000072 9711                      	sbiw	xh:xl, 1 ; 1  				2
000073 f7f1                      	brne	Time_Cycles ;   0,  		2
000074 9508                      
                                 
                                 ;   
                                 .include "Main/FunctionModules.inc"
                                 
                                 #ifdef CRC_Calculate_Module
                                 #endif
                                 .include "Main/AVRModules.inc"
                                 
                                 #endif
                                 
                                 #ifdef TWSI_Module
                                 	.include "AVRModules/TWSI/TWSI_Includes.inc"
                                 
                                 .include "AVRModules/TWSI/TWSI_Const.inc"
                                 
                                 * ,     TWSI
                                 */
                                 .dseg
000200                           TWSI_Flags:				.byte 1
                                 
                                 .cseg
                                 .equ No_ACK		=	0
                                 
                                 
                                 .equ START_ACK			=	$08
                                 .equ MT_SLA_W_ACK		=	$18
                                 .equ MT_SLA_W_NOT_ACK	=	$20
                                 .equ MT_SLA_R_ACK		=	$40
                                 .equ MT_SLA_R_NOT_ACK	=	$48
                                 .equ MT_DATA_ACK		=	$28
                                 .equ MT_DATA_NOT_ACK	=	$30
                                 .equ MT_NACK			=	$58
                                 
                                 .equ MR_DATA_ACK		=	$50
                                 .equ MR_LASTDATA_ACK	=	$58
                                 .include "Configs/TWSI_Config.inc"
                                 
                                 *     ( )     I2C
                                 */
                                 .equ FreqSCL = 31250	;    I2C 
                                 
                                 .include "AVRModules/TWSI/TWSI_Times.inc"
                                 
                                 *   4,1 
                                 */
                                 
                                 .macro TWSI_Delay_4_1ms
                                 	_call TWSI_Delay_4_1ms_act
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 TWSI_Delay_4_1ms_act:
                                 	
000075 93bf                      	push xh
000076 93af                      	push xl
                                 
000077 e2b7                      	ldi		xh, HIGH(ATmegaFREQ/1600)
000078 e1a0                      	ldi		xl, LOW(ATmegaFREQ/1600)
000079 940e 0072                 	_call Time_Cycles
00007b e2b7                      	ldi		xh, HIGH(ATmegaFREQ/1600)
00007c e1a0                      	ldi		xl, LOW(ATmegaFREQ/1600)
00007d 940e 0072                 	_call Time_Cycles
                                 
00007f 91af                      	pop xl
000080 91bf                      	pop xh
                                 
000081 9508                      ret
                                 
                                 
                                 .include "AVRModules/TWSI/TWSI_Init.inc"
                                 
                                 *    I2C
                                 *   r25
                                 */
                                 .macro TWSI_init
                                 
                                 	push r25
                                 
                                 	ldi	r25, ((ATmegaFREQ/FreqSCL)-16)/8	;    I2C,     TWPS == 0
                                 	WRITE_REG TWBR, r25						;     I2C
                                 
                                 	pop r25
                                 
                                 .endm
                                 
                                 .include "AVRModules/TWSI/TWSI_ACK_Check.inc"
                                 
                                 *    TWI  I2C
                                 *   r23, r24, r25
                                 */
                                 .macro TWSI_ACK_Check
                                 
                                 	push r24
                                 	push r23
                                 
                                 	ldi r24, @0
                                 	ldi r23, @1
                                 	_call TWSI_ACK_Check_act
                                 
                                 	pop r23
                                 	pop r24
                                 
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 TWSI_ACK_Check_act:
                                 
000082 939f                      	push r25
                                 
                                 	TWSI_ACK_Check_act_1:
000083 9190 00b9                 		READ_REG TWSR, r25					;  TWSR
000085 7f98                      		andi	r25, 0xF8					;    
000086 1398                      		cpse	r25, r24					;  r16  r17
000087 c008                      		rjmp TWSI_Status_act_2				; 
                                 
                                 		//  
000088 930f
000089 9100 0200
00008b 7f0e
00008c 9300 0200
00008e 910f                      		CLRB TWSI_Flags, No_ACK
                                 
00008f c009                      		rjmp TWSI_ACK_Check_act_end			; 
                                 
                                 		TWSI_Status_act_2:
000090 1397                      			cpse	r25, r23				;  r16  r18
000091 cff1                      			rjmp	TWSI_ACK_Check_act_1	;   ,  
                                 
                                 			//  
000092 930f
000093 9100 0200
000095 6001
000096 9300 0200
000098 910f                      			SETB TWSI_Flags, No_ACK
                                 
                                 	TWSI_ACK_Check_act_end:
                                 
000099 919f                      	pop r25
                                 
00009a 9508                      ret
                                 .include "AVRModules/TWSI/TWSI_TwintFlag.inc"
                                 
                                 *    TWINT  TWSI
                                 *   r25
                                 */
                                 .macro TWSI_TWINT_Flag
                                 	_call TWSI_TWINT_Flag_act
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 TWSI_TWINT_Flag_act:
                                 	
00009b 939f                      	push r25
                                 
                                 	TWSI_TWINT_Flag_act_1:
00009c 9190 00bc                 		READ_REG TWCR, r25					;  TWCR  R25
00009e ff97                      		sbrs	r25, TWINT						;   TWINT ,    
00009f cffc                      		rjmp	TWSI_TWINT_Flag_act_1					;   
                                 
0000a0 919f                      	pop r25
                                 
0000a1 9508                      ret
                                 .include "AVRModules/TWSI/TWSI_ACK_Transmit.inc"
                                 
                                 *     I2C
                                 *    -       TWDR
                                 *   r25
                                 */
                                 .macro TWSI_ACK_Transmit
                                 
                                 	push r25
                                 
                                 	ldi		r25, (1<<TWINT) | (1<<TWEN)	| (1<<TWEA)	;       TWDR
                                 	WRITE_REG TWCR, r25								;   
                                 	TWSI_TWINT_Flag									; r25
                                 
                                 	pop r25
                                 
                                 .endm												;   
                                 .include "AVRModules/TWSI/TWSI_Start.inc"
                                 
                                 *   TWSI
                                 *   r25
                                 */
                                 .macro TWSI_START										;  START
                                 	_call TWSI_START_act
                                 .endm													;   
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 TWSI_START_act:
                                 
0000a2 939f                      	push r25
                                 
0000a3 ea94                      	ldi		r25, (1<<TWINT) | (1<<TWSTA) | (1<<TWEN)	;   START
0000a4 9390 00bc                 	WRITE_REG TWCR, r25									;   
0000a6 940e 009b                 	TWSI_TWINT_Flag										; r25
                                 
0000a8 919f                      	pop r25
                                 
0000a9 9508                      ret
                                 .include "AVRModules/TWSI/TWSI_Byte_Transmit.inc"
                                 
                                 *    TWCR
                                 *   r25
                                 */
                                 .macro TWSI_Byte_Transmit
                                 	_call TWSI_Byte_Transmit_act
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 TWSI_Byte_Transmit_act:
                                 
0000aa 939f                      	push r25
                                 
0000ab e894                      	ldi		r25, (1<<TWINT) | (1<<TWEN)				;       TWDR
0000ac 9390 00bc                 	WRITE_REG TWCR, r25								;   
0000ae 940e 009b                 	TWSI_TWINT_Flag									; r25
                                 
0000b0 919f                      	pop r25
                                 
0000b1 9508                      ret													;   
                                 .include "AVRModules/TWSI/TWSI_Sla.inc"
                                 
                                 *   TWSI  ,   
                                 *   
                                 * @0 -   TWSI
                                 * @1 - 'W'- / 'R'-
                                 
                                 *      (TWSI_Flags)    
                                 *   (Address_No_ACK)
                                 * 0 -  
                                 * 1 -  
                                 *
                                 *   r23, r24, r25
                                 */
                                 .macro TWSI_SLA
                                 	
                                 	push r25
                                 
                                 	.if @1 == 'W'
                                 		mov	r25, @0
                                 	.elif @1 == 'R'
                                 		mov	r25, @0
                                 		sbr	r25, 1
                                 	.endif
                                 		
                                 	WRITE_REG TWDR, r25						;    
                                 	TWSI_Byte_Transmit						; r25
                                 
                                 	.if @1 == 'W'
                                 		TWSI_ACK_Check MT_SLA_W_ACK, MT_SLA_W_NOT_ACK	; r23, r24, r25					;    
                                 	.elif @1 == 'R'
                                 		TWSI_ACK_Check MT_SLA_R_ACK, MT_SLA_R_NOT_ACK	; r23, r24, r25					;    
                                 	.endif
                                 
                                 	pop r25
                                 
                                 .endm
                                 .include "AVRModules/TWSI/TWSI_Stop.inc"
                                 
                                 *   TWSI
                                 *   r25
                                 */
                                 .macro TWSI_STOP
                                 	_call TWSI_STOP_act
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 TWSI_STOP_act:											; 
                                 
0000b2 939f                      	push r25
                                 
0000b3 e994                      	ldi		r25, (1<<TWINT) | (1<<TWSTO) | (1<<TWEN)	;   STOP
0000b4 9390 00bc                 	WRITE_REG TWCR, r25									;   
0000b6 940e 0075                 	TWSI_Delay_4_1ms
                                 
0000b8 919f                      	pop r25
                                 
0000b9 9508                      ret	
                                 #endif
                                 
                                 #ifdef USART_Module
                                 #endif
                                 
                                 #ifdef ADC_Module
                                 #endif
                                 
                                 #ifdef OneWire_Module
                                 #endif
                                 
                                 #ifdef ExternalInterrupts_Module
                                 #endif
                                 .include "Main/GadgetModules.inc"
                                 
                                 #ifdef HD44780U_Module
                                 	.include "GadgetModules/HD44780U/HD44780U_Includes.inc"
                                 
                                 .include "GadgetModules/HD44780U/HD44780U_Constants.inc"
                                 
                                 *     ,   
                                 *    .dseg     
                                 */
                                 
                                 .equ	HD44780U_LCDClear					=	$01		;         
                                 .equ	HD44780U_LCD_Home					=	$02		;      
                                 .equ	HD44780U_LCD_Entry_Mode_Set			=	$04		;      
                                 .equ	HD44780U_Bit_I.D					=	1		; 1-  DDRAM, 0-  DDRAM
                                 .equ	HD44780U_Bit_Shift_Display			=	0		; 1- , 0- 
                                 .equ	HD44780U_LCD_On_Off_Control			=	$08		; 
                                 .equ	HD44780U_Bit_D						=	2		; 1- , 0- 
                                 .equ	HD44780U_Bit_C						=	1		; 1- , 0- 
                                 .equ	HD44780U_Bit_B						=	0		; 1- , 0-  
                                 .equ    HD44780U_Cursor_or_Display_Shift	=	$10		;    
                                 .equ    HD44780U_Bit_S.C					=	3		; 1- , 0- 
                                 .equ	HD44780U_Bit_R.L					=	2		; 1- , 0- 
                                 .equ	HD44780U_LCD_Function_Set			=	$20		; 
                                 .equ	HD44780U_Bit_DL						=	4		; 1-  8 , 0- 4
                                 .equ	HD44780U_Bit_N						=	3		; 1-    (4 ), 0- (2 )
                                 .equ	HD44780U_Bit_F						=	2		; 1- 510 , 0-58 
                                 
                                 .equ	HD44780U_LCD_RS						=	0		; 1- , 0-
                                 .equ	HD44780U_LCD_RW						=	1		; 1-, 0-
                                 .equ	HD44780U_LCD_E						=	2		; 1-   , 0-
                                 .equ	HD44780U_LCD_LIGHT					=	3		; 1-  , 0- 
                                 .equ	HD44780U_LCD_D4						=	4
                                 .equ	HD44780U_LCD_D5						=	5
                                 .equ	HD44780U_LCD_D6						=	6
                                 .equ	HD44780U_LCD_D7						=	7
                                 
                                 // 00 - 8Wires / 01 - 4Wires / 11 - TWSI
                                 .equ	HD44780U_Cursor						=	'A'		
                                 .equ	HD44780U_Display					=	'B'
                                 .equ	HD44780U_ID_Increment				=	'C'
                                 .equ	HD44780U_ID_Decrement				=	'D'
                                 
                                 .dseg
000201                           	HD44780U_Function_Set_byte:				.byte 1		;    
000202                           	HD44780U_Display_On_Off_Control_byte:	.byte 1		;    
000203                           	HD44780U_Entry_Mode_Set_byte:			.byte 1		;    
000204                           	HD44780U_Cursor_or_Display_Shift_byte:	.byte 1		;    
000205                           	HD44780U_flags:							.byte 1		;    
000206                           	HD44780U_Address_DDRAM:					.byte 1		;    DDRAM
000207                           	mess:									.byte 4
                                 .cseg
                                 .include "GadgetModules/HD44780U/HD44780U_SetMacs.inc"
                                 
                                 *     ,    HD44780U_config,    
                                 *  
                                 */
                                 ;------------------------------------
                                 .macro HD44780U_RSpin
                                 	.if @0 == 'A'
                                 		.equ HD44780U_RS_DDR	= DDRA	
                                 		.equ HD44780U_RS_PORT	= PORTA
                                 	.elif @0 == 'B'	   
                                 		.equ HD44780U_RS_DDR	= DDRB	
                                 		.equ HD44780U_RS_PORT	= PORTB
                                 	.elif @0 == 'C'	   
                                 		.equ HD44780U_RS_DDR	= DDRC	
                                 		.equ HD44780U_RS_PORT	= PORTC
                                 	.elif @0 == 'D'	   
                                 		.equ HD44780U_RS_DDR	= DDRD	
                                 		.equ HD44780U_RS_PORT	= PORTD
                                 	.elif @0 == 'E'	   
                                 		.equ HD44780U_RS_DDR	= DDRE	
                                 		.equ HD44780U_RS_PORT	= PORTE
                                 	.elif @0 == 'F'	   
                                 		.equ HD44780U_RS_DDR	= DDRF	
                                 		.equ HD44780U_RS_PORT	= PORTF
                                 	.elif @0 == 'G'	   
                                 		.equ HD44780U_RS_DDR	= DDRG	
                                 		.equ HD44780U_RS_PORT	= PORTG
                                 	.elif @0 == 'H'	   
                                 		.equ HD44780U_RS_DDR	= DDRH	
                                 		.equ HD44780U_RS_PORT	= PORTH
                                 	.elif @0 == 'J'	   
                                 		.equ HD44780U_RS_DDR	= DDRJ	
                                 		.equ HD44780U_RS_PORT	= PORTJ
                                 	.elif @0 == 'K'	   
                                 		.equ HD44780U_RS_DDR	= DDRK	
                                 		.equ HD44780U_RS_PORT	= PORTK
                                 	.elif @0 == 'L'	   
                                 		.equ HD44780U_RS_DDR	= DDRL	
                                 		.equ HD44780U_RS_PORT	= PORTL
                                 	.endif
                                 	.if @1 == 0
                                 		.equ HD44780U_RS_bit = 0
                                 	.elif @1 == 1	   
                                 		.equ HD44780U_RS_bit = 1
                                 	.elif @1 == 2	   
                                 		.equ HD44780U_RS_bit = 2
                                 	.elif @1 == 3	   
                                 		.equ HD44780U_RS_bit = 3
                                 	.elif @1 == 4	   
                                 		.equ HD44780U_RS_bit = 4
                                 	.elif @1 == 5	   
                                 		.equ HD44780U_RS_bit = 5
                                 	.elif @1 == 6	   
                                 		.equ HD44780U_RS_bit = 6
                                 	.elif @1 == 7	   
                                 		.equ HD44780U_RS_bit = 7
                                 	.endif
                                 .endm
                                 ;------------------------------------
                                 .macro HD44780U_RWpin
                                 	.if @0 == 'A'
                                 		.equ HD44780U_RW_DDR	= DDRA	
                                 		.equ HD44780U_RW_PORT	= PORTA
                                 	.elif @0 == 'B'	   
                                 		.equ HD44780U_RW_DDR	= DDRB	
                                 		.equ HD44780U_RW_PORT	= PORTB
                                 	.elif @0 == 'C'	   
                                 		.equ HD44780U_RW_DDR	= DDRC	
                                 		.equ HD44780U_RW_PORT	= PORTC
                                 	.elif @0 == 'D'	   
                                 		.equ HD44780U_RW_DDR	= DDRD	
                                 		.equ HD44780U_RW_PORT	= PORTD
                                 	.elif @0 == 'E'	   
                                 		.equ HD44780U_RW_DDR	= DDRE	
                                 		.equ HD44780U_RW_PORT	= PORTE
                                 	.elif @0 == 'F'	   
                                 		.equ HD44780U_RW_DDR	= DDRF	
                                 		.equ HD44780U_RW_PORT	= PORTF
                                 	.elif @0 == 'G'	   
                                 		.equ HD44780U_RW_DDR	= DDRG	
                                 		.equ HD44780U_RW_PORT	= PORTG
                                 	.elif @0 == 'H'	   
                                 		.equ HD44780U_RW_DDR	= DDRH	
                                 		.equ HD44780U_RW_PORT	= PORTH
                                 	.elif @0 == 'J'	   
                                 		.equ HD44780U_RW_DDR	= DDRJ	
                                 		.equ HD44780U_RW_PORT   = PORTJ
                                 	.elif @0 == 'K'	   
                                 		.equ HD44780U_RW_DDR	= DDRK	
                                 		.equ HD44780U_RW_PORT	= PORTK
                                 	.elif @0 == 'L'	   
                                 		.equ HD44780U_RW_DDR	= DDRL	
                                 		.equ HD44780U_RW_PORT	= PORTL
                                 	.endif
                                 	.if @1 == 0
                                 		.equ HD44780U_RW_bit = 0
                                 	.elif @1 == 1	   
                                 		.equ HD44780U_RW_bit = 1
                                 	.elif @1 == 2	   
                                 		.equ HD44780U_RW_bit = 2
                                 	.elif @1 == 3	   
                                 		.equ HD44780U_RW_bit = 3
                                 	.elif @1 == 4	   
                                 		.equ HD44780U_RW_bit = 4
                                 	.elif @1 == 5	   
                                 		.equ HD44780U_RW_bit = 5
                                 	.elif @1 == 6	   
                                 		.equ HD44780U_RW_bit = 6
                                 	.elif @1 == 7	   
                                 		.equ HD44780U_RW_bit = 7
                                 	.endif
                                 .endm
                                 ;------------------------------------
                                 .macro HD44780U_Epin
                                 	.if @0 == 'A'
                                 		.equ HD44780U_E_DDR		= DDRA	
                                 		.equ HD44780U_E_PORT	= PORTA
                                 	.elif @0 == 'B'	  
                                 		.equ HD44780U_E_DDR		= DDRB	
                                 		.equ HD44780U_E_PORT	= PORTB
                                 	.elif @0 == 'C'	  
                                 		.equ HD44780U_E_DDR		= DDRC	
                                 		.equ HD44780U_E_PORT	= PORTC
                                 	.elif @0 == 'D'	  
                                 		.equ HD44780U_E_DDR		= DDRD	
                                 		.equ HD44780U_E_PORT	= PORTD
                                 	.elif @0 == 'E'	  
                                 		.equ HD44780U_E_DDR		= DDRE	
                                 		.equ HD44780U_E_PORT	= PORTE
                                 	.elif @0 == 'F'	  
                                 		.equ HD44780U_E_DDR		= DDRF	
                                 		.equ HD44780U_E_PORT	= PORTF
                                 	.elif @0 == 'G'	  
                                 		.equ HD44780U_E_DDR		= DDRG	
                                 		.equ HD44780U_E_PORT	= PORTG
                                 	.elif @0 == 'H'	  
                                 		.equ HD44780U_E_DDR		= DDRH	
                                 		.equ HD44780U_E_PORT	= PORTH
                                 	.elif @0 == 'J'	  
                                 		.equ HD44780U_E_DDR		= DDRJ	
                                 		.equ HD44780U_E_PORT	= PORTJ
                                 	.elif @0 == 'K'	  
                                 		.equ HD44780U_E_DDR		= DDRK	
                                 		.equ HD44780U_E_PORT	= PORTK
                                 	.elif @0 == 'L'	  
                                 		.equ HD44780U_E_DDR		= DDRL	
                                 		.equ HD44780U_E_PORT	= PORTL
                                 	.endif
                                 	.if @1 == 0
                                 		.equ HD44780U_E_bit = 0
                                 	.elif @1 == 1   
                                 		.equ HD44780U_E_bit = 1
                                 	.elif @1 == 2   
                                 		.equ HD44780U_E_bit = 2
                                 	.elif @1 == 3   
                                 		.equ HD44780U_E_bit = 3
                                 	.elif @1 == 4   
                                 		.equ HD44780U_E_bit = 4
                                 	.elif @1 == 5   
                                 		.equ HD44780U_E_bit = 5
                                 	.elif @1 == 6   
                                 		.equ HD44780U_E_bit = 6
                                 	.elif @1 == 7   
                                 		.equ HD44780U_E_bit = 7
                                 	.endif
                                 .endm
                                 ;------------------------------------
                                 .macro HD44780U_LIGHTpin
                                 	.if @0 == 'A'
                                 		.equ HD44780U_LIGHT_DDR		= DDRA	
                                 		.equ HD44780U_LIGHT_PORT	= PORTA
                                 	.elif @0 == 'B'	  
                                 		.equ HD44780U_LIGHT_DDR		= DDRB	
                                 		.equ HD44780U_LIGHT_PORT	= PORTB
                                 	.elif @0 == 'C'	  
                                 		.equ HD44780U_LIGHT_DDR		= DDRC	
                                 		.equ HD44780U_LIGHT_PORT	= PORTC
                                 	.elif @0 == 'D'	  
                                 		.equ HD44780U_LIGHT_DDR		= DDRD	
                                 		.equ HD44780U_LIGHT_PORT	= PORTD
                                 	.elif @0 == 'E'	  
                                 		.equ HD44780U_LIGHT_DDR		= DDRE	
                                 		.equ HD44780U_LIGHT_PORT	= PORTE
                                 	.elif @0 == 'F'	  
                                 		.equ HD44780U_LIGHT_DDR		= DDRF	
                                 		.equ HD44780U_LIGHT_PORT	= PORTF
                                 	.elif @0 == 'G'	  
                                 		.equ HD44780U_LIGHT_DDR		= DDRG	
                                 		.equ HD44780U_LIGHT_PORT	= PORTG
                                 	.elif @0 == 'H'	  
                                 		.equ HD44780U_LIGHT_DDR		= DDRH	
                                 		.equ HD44780U_LIGHT_PORT	= PORTH
                                 	.elif @0 == 'J'	  
                                 		.equ HD44780U_LIGHT_DDR		= DDRJ	
                                 		.equ HD44780U_LIGHT_PORT	= PORTJ
                                 	.elif @0 == 'K'	  
                                 		.equ HD44780U_LIGHT_DDR		= DDRK	
                                 		.equ HD44780U_LIGHT_PORT	= PORTK
                                 	.elif @0 == 'L'	  
                                 		.equ HD44780U_LIGHT_DDR		= DDRL	
                                 		.equ HD44780U_LIGHT_PORT	= PORTL
                                 	.endif
                                 	.if @1 == 0
                                 		.equ HD44780U_LIGHT_bit = 0
                                 	.elif @1 == 1   
                                 		.equ HD44780U_LIGHT_bit = 1
                                 	.elif @1 == 2   
                                 		.equ HD44780U_LIGHT_bit = 2
                                 	.elif @1 == 3   
                                 		.equ HD44780U_LIGHT_bit = 3
                                 	.elif @1 == 4   
                                 		.equ HD44780U_LIGHT_bit = 4
                                 	.elif @1 == 5   
                                 		.equ HD44780U_LIGHT_bit = 5
                                 	.elif @1 == 6   
                                 		.equ HD44780U_LIGHT_bit = 6
                                 	.elif @1 == 7   
                                 		.equ HD44780U_LIGHT_bit = 7
                                 	.endif
                                 .endm
                                 ;------------------------------------
                                 .macro HD44780U_D0pin
                                 	.if @0 == 'A'
                                 		.equ HD44780U_D0_DDR	= DDRA	
                                 		.equ HD44780U_D0_PORT	= PORTA
                                 	.elif @0 == 'B'	   
                                 		.equ HD44780U_D0_DDR	= DDRB	
                                 		.equ HD44780U_D0_PORT	= PORTB
                                 	.elif @0 == 'C'	   
                                 		.equ HD44780U_D0_DDR	= DDRC	
                                 		.equ HD44780U_D0_PORT	= PORTC
                                 	.elif @0 == 'D'	   
                                 		.equ HD44780U_D0_DDR	= DDRD	
                                 		.equ HD44780U_D0_PORT	= PORTD
                                 	.elif @0 == 'E'	   
                                 		.equ HD44780U_D0_DDR	= DDRE	
                                 		.equ HD44780U_D0_PORT	= PORTE
                                 	.elif @0 == 'F'	   
                                 		.equ HD44780U_D0_DDR	= DDRF	
                                 		.equ HD44780U_D0_PORT   = PORTF
                                 	.elif @0 == 'G'	   
                                 		.equ HD44780U_D0_DDR	= DDRG	
                                 		.equ HD44780U_D0_PORT	= PORTG
                                 	.elif @0 == 'H'	   
                                 		.equ HD44780U_D0_DDR	= DDRH	
                                 		.equ HD44780U_D0_PORT	= PORTH
                                 	.elif @0 == 'J'	   
                                 		.equ HD44780U_D0_DDR	= DDRJ	
                                 		.equ HD44780U_D0_PORT	= PORTJ
                                 	.elif @0 == 'K'	   
                                 		.equ HD44780U_D0_DDR	= DDRK	
                                 		.equ HD44780U_D0_PORT	= PORTK
                                 	.elif @0 == 'L'	   
                                 		.equ HD44780U_D0_DDR	= DDRL	
                                 		.equ HD44780U_D0_PORT	= PORTL
                                 	.endif
                                 	.if @1 == 0
                                 		.equ HD44780U_D0_bit = 0
                                 	.elif @1 == 1	   
                                 		.equ HD44780U_D0_bit = 1
                                 	.elif @1 == 2	   
                                 		.equ HD44780U_D0_bit = 2
                                 	.elif @1 == 3	   
                                 		.equ HD44780U_D0_bit = 3
                                 	.elif @1 == 4	   
                                 		.equ HD44780U_D0_bit = 4
                                 	.elif @1 == 5	   
                                 		.equ HD44780U_D0_bit = 5
                                 	.elif @1 == 6	   
                                 		.equ HD44780U_D0_bit = 6
                                 	.elif @1 == 7	   
                                 		.equ HD44780U_D0_bit = 7
                                 	.endif
                                 .endm
                                 ;------------------------------------
                                 .macro HD44780U_D1pin
                                 	.if @0 == 'A'
                                 		.equ HD44780U_D1_DDR	= DDRA	
                                 		.equ HD44780U_D1_PORT	= PORTA
                                 	.elif @0 == 'B'	   
                                 		.equ HD44780U_D1_DDR	= DDRB	
                                 		.equ HD44780U_D1_PORT	= PORTB
                                 	.elif @0 == 'C'	   
                                 		.equ HD44780U_D1_DDR	= DDRC	
                                 		.equ HD44780U_D1_PORT	= PORTC
                                 	.elif @0 == 'D'	   
                                 		.equ HD44780U_D1_DDR	= DDRD	
                                 		.equ HD44780U_D1_PORT	= PORTD
                                 	.elif @0 == 'E'	   
                                 		.equ HD44780U_D1_DDR	= DDRE	
                                 		.equ HD44780U_D1_PORT	= PORTE
                                 	.elif @0 == 'F'	   
                                 		.equ HD44780U_D1_DDR	= DDRF	
                                 		.equ HD44780U_D1_PORT	= PORTF
                                 	.elif @0 == 'G'	   
                                 		.equ HD44780U_D1_DDR	= DDRG	
                                 		.equ HD44780U_D1_PORT	= PORTG
                                 	.elif @0 == 'H'	   
                                 		.equ HD44780U_D1_DDR	= DDRH	
                                 		.equ HD44780U_D1_PORT	= PORTH
                                 	.elif @0 == 'J'	   
                                 		.equ HD44780U_D1_DDR	= DDRJ	
                                 		.equ HD44780U_D1_PORT	= PORTJ
                                 	.elif @0 == 'K'	   
                                 		.equ HD44780U_D1_DDR	= DDRK	
                                 		.equ HD44780U_D1_PORT	= PORTK
                                 	.elif @0 == 'L'	   
                                 		.equ HD44780U_D1_DDR	= DDRL	
                                 		.equ HD44780U_D1_PORT	= PORTL
                                 	.endif
                                 	.if @1 == 0
                                 		.equ HD44780U_D1_bit = 0
                                 	.elif @1 == 1	   
                                 		.equ HD44780U_D1_bit = 1
                                 	.elif @1 == 2	   
                                 		.equ HD44780U_D1_bit = 2
                                 	.elif @1 == 3	   
                                 		.equ HD44780U_D1_bit = 3
                                 	.elif @1 == 4	   
                                 		.equ HD44780U_D1_bit = 4
                                 	.elif @1 == 5	   
                                 		.equ HD44780U_D1_bit = 5
                                 	.elif @1 == 6	   
                                 		.equ HD44780U_D1_bit = 6
                                 	.elif @1 == 7	   
                                 		.equ HD44780U_D1_bit = 7
                                 	.endif
                                 .endm
                                 ;------------------------------------
                                 .macro HD44780U_D2pin
                                 	.if @0 == 'A'
                                 		.equ HD44780U_D2_DDR	= DDRA	
                                 		.equ HD44780U_D2_PORT	= PORTA
                                 	.elif @0 == 'B'	   
                                 		.equ HD44780U_D2_DDR	= DDRB	
                                 		.equ HD44780U_D2_PORT	= PORTB
                                 	.elif @0 == 'C'	   
                                 		.equ HD44780U_D2_DDR	= DDRC	
                                 		.equ HD44780U_D2_PORT	= PORTC
                                 	.elif @0 == 'D'	   
                                 		.equ HD44780U_D2_DDR	= DDRD	
                                 		.equ HD44780U_D2_PORT	= PORTD
                                 	.elif @0 == 'E'	   
                                 		.equ HD44780U_D2_DDR	= DDRE	
                                 		.equ HD44780U_D2_PORT	= PORTE
                                 	.elif @0 == 'F'	   
                                 		.equ HD44780U_D2_DDR	= DDRF	
                                 		.equ HD44780U_D2_PORT	= PORTF
                                 	.elif @0 == 'G'	   
                                 		.equ HD44780U_D2_DDR	= DDRG	
                                 		.equ HD44780U_D2_PORT	= PORTG
                                 	.elif @0 == 'H'	   
                                 		.equ HD44780U_D2_DDR	= DDRH	
                                 		.equ HD44780U_D2_PORT	= PORTH
                                 	.elif @0 == 'J'	   
                                 		.equ HD44780U_D2_DDR	= DDRJ	
                                 		.equ HD44780U_D2_PORT	= PORTJ
                                 	.elif @0 == 'K'	   
                                 		.equ HD44780U_D2_DDR	= DDRK	
                                 		.equ HD44780U_D2_PORT	= PORTK
                                 	.elif @0 == 'L'	   
                                 		.equ HD44780U_D2_DDR	= DDRL	
                                 		.equ HD44780U_D2_PORT	= PORTL
                                 	.endif
                                 	.if @1 == 0
                                 		.equ HD44780U_D2_bit = 0
                                 	.elif @1 == 1	   
                                 		.equ HD44780U_D2_bit = 1
                                 	.elif @1 == 2	   
                                 		.equ HD44780U_D2_bit = 2
                                 	.elif @1 == 3	   
                                 		.equ HD44780U_D2_bit = 3
                                 	.elif @1 == 4	   
                                 		.equ HD44780U_D2_bit = 4
                                 	.elif @1 == 5	   
                                 		.equ HD44780U_D2_bit = 5
                                 	.elif @1 == 6	   
                                 		.equ HD44780U_D2_bit = 6
                                 	.elif @1 == 7	   
                                 		.equ HD44780U_D2_bit = 7
                                 	.endif
                                 .endm
                                 ;------------------------------------
                                 .macro HD44780U_D3pin
                                 	.if @0 == 'A'
                                 		.equ HD44780U_D3_DDR	= DDRA	
                                 		.equ HD44780U_D3_PORT	= PORTA
                                 	.elif @0 == 'B'	   
                                 		.equ HD44780U_D3_DDR	= DDRB	
                                 		.equ HD44780U_D3_PORT	= PORTB
                                 	.elif @0 == 'C'	   
                                 		.equ HD44780U_D3_DDR	= DDRC	
                                 		.equ HD44780U_D3_PORT	= PORTC
                                 	.elif @0 == 'D'	   
                                 		.equ HD44780U_D3_DDR	= DDRD	
                                 		.equ HD44780U_D3_PORT	= PORTD
                                 	.elif @0 == 'E'	   
                                 		.equ HD44780U_D3_DDR	= DDRE	
                                 		.equ HD44780U_D3_PORT	= PORTE
                                 	.elif @0 == 'F'	   
                                 		.equ HD44780U_D3_DDR	= DDRF	
                                 		.equ HD44780U_D3_PORT	= PORTF
                                 	.elif @0 == 'G'	   
                                 		.equ HD44780U_D3_DDR	= DDRG	
                                 		.equ HD44780U_D3_PORT	= PORTG
                                 	.elif @0 == 'H'	   
                                 		.equ HD44780U_D3_DDR	= DDRH	
                                 		.equ HD44780U_D3_PORT	= PORTH
                                 	.elif @0 == 'J'	   
                                 		.equ HD44780U_D3_DDR	= DDRJ	
                                 		.equ HD44780U_D3_PORT	= PORTJ
                                 	.elif @0 == 'K'	   
                                 		.equ HD44780U_D3_DDR	= DDRK	
                                 		.equ HD44780U_D3_PORT	= PORTK
                                 	.elif @0 == 'L'	   
                                 		.equ HD44780U_D3_DDR	= DDRL	
                                 		.equ HD44780U_D3_PORT	= PORTL
                                 	.endif
                                 	.if @1 == 0
                                 		.equ HD44780U_D3_bit = 0
                                 	.elif @1 == 1	   
                                 		.equ HD44780U_D3_bit = 1
                                 	.elif @1 == 2	   
                                 		.equ HD44780U_D3_bit = 2
                                 	.elif @1 == 3	   
                                 		.equ HD44780U_D3_bit = 3
                                 	.elif @1 == 4	   
                                 		.equ HD44780U_D3_bit = 4
                                 	.elif @1 == 5	   
                                 		.equ HD44780U_D3_bit = 5
                                 	.elif @1 == 6	   
                                 		.equ HD44780U_D3_bit = 6
                                 	.elif @1 == 7	   
                                 		.equ HD44780U_D3_bit = 7
                                 	.endif
                                 .endm
                                 ;------------------------------------
                                 .macro HD44780U_D4pin
                                 	.if @0 == 'A'
                                 		.equ HD44780U_D4_DDR	= DDRA	
                                 		.equ HD44780U_D4_PORT	= PORTA
                                 	.elif @0 == 'B'	   
                                 		.equ HD44780U_D4_DDR	= DDRB	
                                 		.equ HD44780U_D4_PORT	= PORTB
                                 	.elif @0 == 'C'	   
                                 		.equ HD44780U_D4_DDR	= DDRC	
                                 		.equ HD44780U_D4_PORT	= PORTC
                                 	.elif @0 == 'D'	   
                                 		.equ HD44780U_D4_DDR	= DDRD	
                                 		.equ HD44780U_D4_PORT	= PORTD
                                 	.elif @0 == 'E'	   
                                 		.equ HD44780U_D4_DDR	= DDRE	
                                 		.equ HD44780U_D4_PORT	= PORTE
                                 	.elif @0 == 'F'	   
                                 		.equ HD44780U_D4_DDR	= DDRF	
                                 		.equ HD44780U_D4_PORT	= PORTF
                                 	.elif @0 == 'G'	   
                                 		.equ HD44780U_D4_DDR	= DDRG	
                                 		.equ HD44780U_D4_PORT	= PORTG
                                 	.elif @0 == 'H'	   
                                 		.equ HD44780U_D4_DDR	= DDRH	
                                 		.equ HD44780U_D4_PORT	= PORTH
                                 	.elif @0 == 'J'	   
                                 		.equ HD44780U_D4_DDR	= DDRJ	
                                 		.equ HD44780U_D4_PORT	= PORTJ
                                 	.elif @0 == 'K'	   
                                 		.equ HD44780U_D4_DDR	= DDRK	
                                 		.equ HD44780U_D4_PORT	= PORTK
                                 	.elif @0 == 'L'	   
                                 		.equ HD44780U_D4_DDR	= DDRL	
                                 		.equ HD44780U_D4_PORT	= PORTL
                                 	.endif
                                 	.if @1 == 0
                                 		.equ HD44780U_D4_bit = 0
                                 	.elif @1 == 1	   
                                 		.equ HD44780U_D4_bit = 1
                                 	.elif @1 == 2	   
                                 		.equ HD44780U_D4_bit = 2
                                 	.elif @1 == 3	   
                                 		.equ HD44780U_D4_bit = 3
                                 	.elif @1 == 4	   
                                 		.equ HD44780U_D4_bit = 4
                                 	.elif @1 == 5	   
                                 		.equ HD44780U_D4_bit = 5
                                 	.elif @1 == 6	   
                                 		.equ HD44780U_D4_bit = 6
                                 	.elif @1 == 7	   
                                 		.equ HD44780U_D4_bit = 7
                                 	.endif
                                 .endm
                                 ;------------------------------------
                                 .macro HD44780U_D5pin
                                 	.if @0 == 'A'
                                 		.equ HD44780U_D5_DDR	= DDRA	
                                 		.equ HD44780U_D5_PORT	= PORTA
                                 	.elif @0 == 'B'	   
                                 		.equ HD44780U_D5_DDR	= DDRB	
                                 		.equ HD44780U_D5_PORT	= PORTB
                                 	.elif @0 == 'C'	   
                                 		.equ HD44780U_D5_DDR	= DDRC	
                                 		.equ HD44780U_D5_PORT	= PORTC
                                 	.elif @0 == 'D'	   
                                 		.equ HD44780U_D5_DDR	= DDRD	
                                 		.equ HD44780U_D5_PORT	= PORTD
                                 	.elif @0 == 'E'	   
                                 		.equ HD44780U_D5_DDR	= DDRE	
                                 		.equ HD44780U_D5_PORT	= PORTE
                                 	.elif @0 == 'F'	   
                                 		.equ HD44780U_D5_DDR	= DDRF	
                                 		.equ HD44780U_D5_PORT	= PORTF
                                 	.elif @0 == 'G'	   
                                 		.equ HD44780U_D5_DDR	= DDRG	
                                 		.equ HD44780U_D5_PORT	= PORTG
                                 	.elif @0 == 'H'	   
                                 		.equ HD44780U_D5_DDR	= DDRH	
                                 		.equ HD44780U_D5_PORT	= PORTH
                                 	.elif @0 == 'J'	   
                                 		.equ HD44780U_D5_DDR	= DDRJ	
                                 		.equ HD44780U_D5_PORT	= PORTJ
                                 	.elif @0 == 'K'	   
                                 		.equ HD44780U_D5_DDR	= DDRK	
                                 		.equ HD44780U_D5_PORT	= PORTK
                                 	.elif @0 == 'L'	   
                                 		.equ HD44780U_D5_DDR	= DDRL	
                                 		.equ HD44780U_D5_PORT	= PORTL
                                 	.endif
                                 	.if @1 == 0
                                 		.equ HD44780U_D5_bit = 0
                                 	.elif @1 == 1	   
                                 		.equ HD44780U_D5_bit = 1
                                 	.elif @1 == 2	   
                                 		.equ HD44780U_D5_bit = 2
                                 	.elif @1 == 3	   
                                 		.equ HD44780U_D5_bit = 3
                                 	.elif @1 == 4	   
                                 		.equ HD44780U_D5_bit = 4
                                 	.elif @1 == 5	   
                                 		.equ HD44780U_D5_bit = 5
                                 	.elif @1 == 6	   
                                 		.equ HD44780U_D5_bit = 6
                                 	.elif @1 == 7	   
                                 		.equ HD44780U_D5_bit = 7
                                 	.endif
                                 .endm
                                 ;------------------------------------
                                 .macro HD44780U_D6pin
                                 	.if @0 == 'A'
                                 		.equ HD44780U_D6_DDR	= DDRA	
                                 		.equ HD44780U_D6_PORT	= PORTA
                                 	.elif @0 == 'B'	   
                                 		.equ HD44780U_D6_DDR	= DDRB	
                                 		.equ HD44780U_D6_PORT	= PORTB
                                 	.elif @0 == 'C'	   
                                 		.equ HD44780U_D6_DDR	= DDRC	
                                 		.equ HD44780U_D6_PORT	= PORTC
                                 	.elif @0 == 'D'	   
                                 		.equ HD44780U_D6_DDR	= DDRD	
                                 		.equ HD44780U_D6_PORT	= PORTD
                                 	.elif @0 == 'E'	   
                                 		.equ HD44780U_D6_DDR	= DDRE	
                                 		.equ HD44780U_D6_PORT	= PORTE
                                 	.elif @0 == 'F'	   
                                 		.equ HD44780U_D6_DDR	= DDRF	
                                 		.equ HD44780U_D6_PORT	= PORTF
                                 	.elif @0 == 'G'	   
                                 		.equ HD44780U_D6_DDR	= DDRG	
                                 		.equ HD44780U_D6_PORT	= PORTG
                                 	.elif @0 == 'H'	   
                                 		.equ HD44780U_D6_DDR	= DDRH	
                                 		.equ HD44780U_D6_PORT	= PORTH
                                 	.elif @0 == 'J'	   
                                 		.equ HD44780U_D6_DDR	= DDRJ	
                                 		.equ HD44780U_D6_PORT	= PORTJ
                                 	.elif @0 == 'K'	   
                                 		.equ HD44780U_D6_DDR	= DDRK	
                                 		.equ HD44780U_D6_PORT	= PORTK
                                 	.elif @0 == 'L'	   
                                 		.equ HD44780U_D6_DDR	= DDRL	
                                 		.equ HD44780U_D6_PORT	= PORTL
                                 	.endif
                                 	.if @1 == 0
                                 		.equ HD44780U_D6_bit = 0
                                 	.elif @1 == 1	   
                                 		.equ HD44780U_D6_bit = 1
                                 	.elif @1 == 2	   
                                 		.equ HD44780U_D6_bit = 2
                                 	.elif @1 == 3	   
                                 		.equ HD44780U_D6_bit = 3
                                 	.elif @1 == 4	   
                                 		.equ HD44780U_D6_bit = 4
                                 	.elif @1 == 5	   
                                 		.equ HD44780U_D6_bit = 5
                                 	.elif @1 == 6	   
                                 		.equ HD44780U_D6_bit = 6
                                 	.elif @1 == 7	   
                                 		.equ HD44780U_D6_bit = 7
                                 	.endif
                                 .endm
                                 ;------------------------------------
                                 .macro HD44780U_D7pin
                                 	.if @0 == 'A'
                                 		.equ HD44780U_D7_DDR	= DDRA	
                                 		.equ HD44780U_D7_PORT	= PORTA
                                 		.equ HD44780U_D7_PIN	= PINA
                                 	.elif @0 == 'B'	   
                                 		.equ HD44780U_D7_DDR	= DDRB	
                                 		.equ HD44780U_D7_PORT	= PORTB
                                 		.equ HD44780U_D7_PIN	= PINB
                                 	.elif @0 == 'C'	   
                                 		.equ HD44780U_D7_DDR	= DDRC	
                                 		.equ HD44780U_D7_PORT	= PORTC
                                 		.equ HD44780U_D7_PIN	= PINC
                                 	.elif @0 == 'D'	   
                                 		.equ HD44780U_D7_DDR	= DDRD	
                                 		.equ HD44780U_D7_PORT	= PORTD
                                 		.equ HD44780U_D7_PIN	= PIND
                                 	.elif @0 == 'E'	   
                                 		.equ HD44780U_D7_DDR	= DDRE	
                                 		.equ HD44780U_D7_PORT	= PORTE
                                 		.equ HD44780U_D7_PIN	= PINE
                                 	.elif @0 == 'F'	   
                                 		.equ HD44780U_D7_DDR	= DDRF	
                                 		.equ HD44780U_D7_PORT	= PORTF
                                 		.equ HD44780U_D7_PIN	= PINF
                                 	.elif @0 == 'G'
                                 		.equ HD44780U_D7_DDR	= DDRG	
                                 		.equ HD44780U_D7_PORT	= PORTG
                                 		.equ HD44780U_D7_PIN	= PING
                                 	.elif @0 == 'H'   
                                 		.equ HD44780U_D7_DDR	= DDRH	
                                 		.equ HD44780U_D7_PORT	= PORTH
                                 		.equ HD44780U_D7_PIN	= PINH
                                 	.elif @0 == 'J'	   
                                 		.equ HD44780U_D7_DDR	= DDRJ	
                                 		.equ HD44780U_D7_PORT	= PORTJ
                                 		.equ HD44780U_D7_PIN	= PINJ
                                 	.elif @0 == 'K'	   
                                 		.equ HD44780U_D7_DDR	= DDRK	
                                 		.equ HD44780U_D7_PORT	= PORTK
                                 		.equ HD44780U_D7_PIN	= PINK
                                 	.elif @0 == 'L'	   
                                 		.equ HD44780U_D7_DDR	= DDRL	
                                 		.equ HD44780U_D7_PORT	= PORTL
                                 		.equ HD44780U_D7_PIN	= PINL
                                 	.endif
                                 	.if @1 == 0
                                 		.equ HD44780U_D7_bit = 0
                                 	.elif @1 == 1     
                                 		.equ HD44780U_D7_bit = 1
                                 	.elif @1 == 2     
                                 		.equ HD44780U_D7_bit = 2
                                 	.elif @1 == 3     
                                 		.equ HD44780U_D7_bit = 3
                                 	.elif @1 == 4     
                                 		.equ HD44780U_D7_bit = 4
                                 	.elif @1 == 5     
                                 		.equ HD44780U_D7_bit = 5
                                 	.elif @1 == 6     
                                 		.equ HD44780U_D7_bit = 6
                                 	.elif @1 == 7     
                                 		.equ HD44780U_D7_bit = 7
                                 	.endif
                                 .endm
                                 .include "Configs/HD44780U_Config.inc"
                                 
                                 #define HD44780U_8_Wires				;    8- 
                                 //#define HD44780U_4_Wires				;    4- 
                                 //#define HD44780U_TWSI					;   TWSI   8- 
                                 
                                 //    
                                 ;------------------------------------------------------------
                                 ;  (I/D) - Address Increment  Decrement
                                 #define HD44780U_ID_Increment
                                 //#define HD44780U_ID_Decrement
                                 ;------------------------------------------------------------
                                 ;  (D) -    
                                 #define HD44780U_Display_On
                                 //#define HD44780U_Display_Off
                                 ;------------------------------------------------------------
                                 ;  (C) -    
                                 #define HD44780U_Cursor_On
                                 //#define HD44780U_Cursor_Off
                                 ;------------------------------------------------------------
                                 ;  (B) -    
                                 #define HD44780U_Cursor_Blinking_On
                                 //#define HD44780U_Cursor_Blinking_Off
                                 ;------------------------------------------------------------
                                 ;  (S/C) - Display Shift  Cursor Move
                                 //#define HD44780U_Display_Shift
                                 #define HD44780U_Cursor_Move
                                 ;------------------------------------------------------------
                                 ;  (R/L) - Shift to the right  Shift to the left
                                 #define HD44780U_Shift_to_the_Right
                                 //#define HD44780U_Shift_to_the_Left
                                 ;------------------------------------------------------------
                                 ;  (N) -   
                                 #define Character_Front_5x8
                                 //#define Character_Front_5x10
                                 ;------------------------------------------------------------
                                 ; LCD size
                                 //#define HD44780U_LCD_2x16
                                 #define HD44780U_LCD_Size_4x20
                                 //____________________________________________________________________________________
                                 
                                 //   
                                 //     ,  
                                 //    
                                 
                                 HD44780U_RSpin		'D', 5	;     
                                 HD44780U_RWpin		'D', 7	;    
                                 HD44780U_Epin		'D', 6	;     
                                 HD44780U_LIGHTpin	'D', 3	;  (+)  
                                 
                                 HD44780U_D0pin		'C', 1
                                 HD44780U_D1pin		'C', 2
                                 HD44780U_D2pin		'C', 3
                                 HD44780U_D3pin		'C', 4
                                 HD44780U_D4pin		'C', 5
                                 HD44780U_D5pin		'C', 6
                                 HD44780U_D6pin		'C', 7
                                 HD44780U_D7pin		'D', 4
                                 //____________________________________________________________________________________
                                 
                                 .include "GadgetModules/HD44780U/HD44780U_Times.inc"
                                 
                                 *          
                                 */
                                 .macro HD44780U_Delay_5mks
                                 	_call HD44780U_Delay_5mks_act
                                 .endm
                                 ;----------------------------
                                 .macro HD44780U_Delay_20mks
                                 	_call HD44780U_Delay_20mks_act
                                 .endm
                                 ;----------------------------
                                 .macro HD44780U_Delay_100mks
                                 	_call HD44780U_Delay_100mks_act
                                 .endm
                                 ;----------------------------
                                 .macro HD44780U_Delay_4_1ms
                                 	_call HD44780U_Delay_4_1ms_act
                                 .endm
                                 ;----------------------------
                                 .macro HD44780U_Delay_15ms
                                 	_call HD44780U_Delay_15ms_act
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 HD44780U_Delay_5mks_act:
0000ba e0b0                      	ldi		xh, HIGH(ATmegaFREQ/700000)
0000bb e1a6                      	ldi		xl, LOW(ATmegaFREQ/700000)
0000bc 940e 0072                 	_call Time_Cycles
0000be 9508                      ret
                                 ;----------------------------
                                 HD44780U_Delay_20mks_act:
0000bf e0b0                      	ldi		xh, HIGH(ATmegaFREQ/175000)
0000c0 e5ab                      	ldi		xl, LOW(ATmegaFREQ/175000)
0000c1 940e 0072                 	_call Time_Cycles
0000c3 9508                      ret
                                 ;----------------------------
                                 HD44780U_Delay_100mks_act:
0000c4 e0b1                      	ldi		xh, HIGH(ATmegaFREQ/35000)
0000c5 eca9                      	ldi		xl, LOW(ATmegaFREQ/35000)
0000c6 940e 0072                 	_call Time_Cycles
0000c8 9508                      ret
                                 ;----------------------------
                                 HD44780U_Delay_4_1ms_act:
0000c9 e2b7                      	ldi		xh, HIGH(ATmegaFREQ/1600)
0000ca e1a0                      	ldi		xl, LOW(ATmegaFREQ/1600)
0000cb 940e 0072                 	_call Time_Cycles
0000cd e2b7                      	ldi		xh, HIGH(ATmegaFREQ/1600)
0000ce e1a0                      	ldi		xl, LOW(ATmegaFREQ/1600)
0000cf 940e 0072                 	_call Time_Cycles
0000d1 9508                      ret
                                 ;----------------------------
                                 HD44780U_Delay_15ms_act:
0000d2 e9bc                      	ldi		xh, HIGH(ATmegaFREQ/400)
0000d3 e4a0                      	ldi		xl, LOW(ATmegaFREQ/400)
0000d4 940e 0072                 	_call Time_Cycles
0000d6 e9bc                      	ldi		xh, HIGH(ATmegaFREQ/400)
0000d7 e4a0                      	ldi		xl, LOW(ATmegaFREQ/400)
0000d8 940e 0072                 	_call Time_Cycles
0000da 9508                      ret
                                 
                                 
                                 #ifdef HD44780U_8_Wires
                                 	.include "GadgetModules/HD44780U/HD44780U_8_Wires/HD44780U_Initialization.inc"
                                 
                                 HD44780U_Initialization:
                                 
0000db 939f                      	push r25
                                 
                                 	//       
0000dc 930f
0000dd 9a39
0000de 910f                      	SETB HD44780U_D0_DDR, HD44780U_D0_bit
0000df 930f
0000e0 9a3a
0000e1 910f                      	SETB HD44780U_D1_DDR, HD44780U_D1_bit
0000e2 930f
0000e3 9a3b
0000e4 910f                      	SETB HD44780U_D2_DDR, HD44780U_D2_bit
0000e5 930f
0000e6 9a3c
0000e7 910f                      	SETB HD44780U_D3_DDR, HD44780U_D3_bit
0000e8 930f
0000e9 9a3d
0000ea 910f                      	SETB HD44780U_D4_DDR, HD44780U_D4_bit
0000eb 930f
0000ec 9a3e
0000ed 910f                      	SETB HD44780U_D5_DDR, HD44780U_D5_bit
0000ee 930f
0000ef 9a3f
0000f0 910f                      	SETB HD44780U_D6_DDR, HD44780U_D6_bit
0000f1 930f
0000f2 9a54
0000f3 910f                      	SETB HD44780U_D7_DDR, HD44780U_D7_bit
0000f4 930f
0000f5 9a55
0000f6 910f                      	SETB HD44780U_RS_DDR, HD44780U_RS_bit
0000f7 930f
0000f8 9a57
0000f9 910f                      	SETB HD44780U_RW_DDR, HD44780U_RW_bit
0000fa 930f
0000fb 9a56
0000fc 910f                      	SETB HD44780U_E_DDR, HD44780U_E_bit
                                 	
0000fd 940e 00d2                 	HD44780U_Delay_15ms									;   15 
0000ff e390                      	ldi	r25, $30										;  
000100 985d                      	cbi HD44780U_RS_PORT, HD44780U_RS_bit				;   
000101 940e 0149                 	_call HD44780U_Command								; r25 HD44780U_SendInstruction.inc
                                 	
000103 940e 00c9                 	HD44780U_Delay_4_1ms								;   4,1 
000105 e390                      	ldi	r25, $30										;  
000106 985d                      	cbi HD44780U_RS_PORT, HD44780U_RS_bit				;   
000107 940e 0149                 	_call HD44780U_Command								; r25 HD44780U_SendInstruction.inc
                                 	
000109 940e 00c4                 	HD44780U_Delay_100mks								;   100
00010b e390                      	ldi	r25, $30										;  
00010c 985d                      	cbi HD44780U_RS_PORT, HD44780U_RS_bit				;   
00010d 940e 0149                 	_call HD44780U_Command								; r25 HD44780U_SendInstruction.inc
                                 
00010f 940e 012b                 	_call HD44780U_BF_Check								; r25    
                                 
000111 9190 0201                 	READ_REG HD44780U_Function_Set_byte, r25			;  Function Set  r16
000113 940e 0125                 	_call HD44780U_Send_instruction						; r25  
                                 
000115 9190 0202                 	READ_REG HD44780U_Display_On_Off_Control_byte, r25	;  Display On/Off Control  r16
000117 940e 0125                 	_call HD44780U_Send_instruction						; r25  
                                 												  
000119 e091                      	ldi r25, HD44780U_LCDClear							;   Display clear
00011a 940e 0125                 	_call HD44780U_Send_instruction						; r25  
                                 
00011c 9190 0203                 	READ_REG HD44780U_Entry_Mode_Set_byte, r25			;  Entry Mode Set  r16
00011e 940e 0125                 	_call HD44780U_Send_instruction						; r25  
                                 
000120 b390                      	READ_REG HD44780U_Cursor_or_display_shift, r25		;  Cursor or display shift  r16
000121 940e 0125                 	_call HD44780U_Send_instruction						; r25  
                                 
000123 919f                      	pop r25
                                 
000124 9508                      ret
                                 	.include "GadgetModules/HD44780U/HD44780U_8_Wires/HD44780U_SendInstruction.inc"
                                 
                                 *   
                                 */
                                 
                                 HD44780U_Send_instruction:
000125 985d                      	cbi HD44780U_RS_PORT, HD44780U_RS_bit	;   
000126 940e 0149                 	_call HD44780U_Command					; r25
000128 940e 012b                 	_call HD44780U_BF_Check					; r25
00012a 9508                      ret											;   
                                 	.include "GadgetModules/HD44780U/HD44780U_8_Wires/HD44780U_BFCheck.inc"
                                 
                                 *      
                                 */
                                 
                                 HD44780U_BF_Check:							;    
                                 
00012b 930f
00012c 9854
00012d 910f                      	CLRB HD44780U_D7_DDR, HD44780U_D7_bit
                                 
00012e 985d                      	cbi HD44780U_RS_PORT, HD44780U_RS_bit	;   
00012f 9a5f                      	sbi HD44780U_RW_PORT, HD44780U_RW_bit	;  RW  + ()
                                 
                                 HD44780U_Read_bit:
000130 9a5e                      	sbi	HD44780U_E_PORT, HD44780U_E_bit		;  
000131 940e 00ba                 	HD44780U_Delay_5mks						;  5 
000133 9b4c                      	sbis HD44780U_D7_PIN, HD44780U_D7_bit	;     D7
000134 940c 013b                 		_jump HD44780U_Busy_Flag_End		;   ,  
                                 
                                 HD44780U_Busy_Flag_Again:
000136 985e                      	cbi	HD44780U_E_PORT, HD44780U_E_bit		;  
000137 940e 00ba                 	HD44780U_Delay_5mks						;  5 
000139 940c 0130                 	_jump HD44780U_Read_bit					;     D7    
                                 
                                 HD44780U_Busy_Flag_End:
00013b 985e                      	cbi	HD44780U_E_PORT, HD44780U_E_bit		;  
00013c 985f                      	cbi HD44780U_RW_PORT, HD44780U_RW_bit	;  RW   ()
                                 
00013d 930f
00013e 9a54
00013f 910f                      	SETB HD44780U_D7_DDR, HD44780U_D7_bit
                                 
000140 9508                      ret											;   
                                 	.include "GadgetModules/HD44780U/HD44780U_8_Wires/HD44780U_SendData.inc"
                                 
                                 *   
                                 *    -     
                                 */
                                 
                                 HD44780U_Send_data:
000141 9a5d                      	sbi HD44780U_RS_PORT, HD44780U_RS_bit	;   
000142 940e 0149                 	_call HD44780U_Command					; r25
000144 940e 00bf                 	HD44780U_Delay_20mks					;  20 
000146 940e 00bf                 	HD44780U_Delay_20mks					;  20 
000148 9508                      ret
                                 	.include "GadgetModules/HD44780U/HD44780U_8_Wires/HD44780U_Command.inc"
                                 
                                 HD44780U_Command:
000149 985f                      	cbi HD44780U_RW_PORT, HD44780U_RW_bit		;  RW   ()
                                 
                                 	//  
                                 
00014a ff97                      	sbrs r25, 7
00014b 985c                      		cbi HD44780U_D7_PORT, HD44780U_D7_bit
00014c fd97                      	sbrc r25, 7
00014d 9a5c                      		sbi HD44780U_D7_PORT, HD44780U_D7_bit
                                   
00014e ff96                      	sbrs r25, 6
00014f 9847                      		cbi HD44780U_D6_PORT, HD44780U_D6_bit
000150 fd96                      	sbrc r25, 6
000151 9a47                      		sbi HD44780U_D6_PORT, HD44780U_D6_bit
                                 	
000152 ff95                      	sbrs r25, 5
000153 9846                      		cbi HD44780U_D5_PORT, HD44780U_D5_bit
000154 fd95                      	sbrc r25, 5
000155 9a46                      		sbi HD44780U_D5_PORT, HD44780U_D5_bit 
                                 	
000156 ff94                      	sbrs r25, 4
000157 9845                      		cbi HD44780U_D4_PORT, HD44780U_D4_bit
000158 fd94                      	sbrc r25, 4
000159 9a45                      		sbi HD44780U_D4_PORT, HD44780U_D4_bit	  
                                 		
00015a ff93                      	sbrs r25, 3
00015b 9844                      		cbi HD44780U_D3_PORT, HD44780U_D3_bit
00015c fd93                      	sbrc r25, 3
00015d 9a44                      		sbi HD44780U_D3_PORT, HD44780U_D3_bit  
                                 	
00015e ff92                      	sbrs r25, 2
00015f 9843                      		cbi HD44780U_D2_PORT, HD44780U_D2_bit
000160 fd92                      	sbrc r25, 2
000161 9a43                      		sbi HD44780U_D2_PORT, HD44780U_D2_bit	  
                                 	
000162 ff91                      	sbrs r25, 1
000163 9842                      		cbi HD44780U_D1_PORT, HD44780U_D1_bit
000164 fd91                      	sbrc r25, 1
000165 9a42                      		sbi HD44780U_D1_PORT, HD44780U_D1_bit	  
                                 	
000166 ff90                      	sbrs r25, 0
000167 9841                      		cbi HD44780U_D0_PORT, HD44780U_D0_bit
000168 fd90                      	sbrc r25, 0
000169 9a41                      		sbi HD44780U_D0_PORT, HD44780U_D0_bit	  
                                 		
00016a 9a5e                      	sbi	HD44780U_E_PORT, HD44780U_E_bit			;  
00016b 940e 00ba                 	HD44780U_Delay_5mks							;  5 
00016d 985e                      	cbi	HD44780U_E_PORT, HD44780U_E_bit			;  
00016e 9508                      ret												;   
                                 #elif defined HD44780U_4_Wires
                                 #elif defined HD44780U_TWSI
                                 #endif
                                 
                                 .include "GadgetModules/HD44780U/HD44780U_Init.inc"
                                 
                                 .macro HD44780U_Init
                                 	
                                 	push r25
                                 	push r24
                                 	
                                 	//   Function Set
                                 	ldi r25, HD44780U_LCD_Function_Set
                                 	#ifdef HD44780U_8_Wires
                                 		SETRB r25, HD44780U_Bit_DL
                                 	#endif
                                 	#if defined HD44780U_LCD_Size_4x20 || HD44780U_LCD_2x16
                                 		SETRB r25, HD44780U_Bit_N
                                 	#endif
                                 	#ifdef Character_Front_5x10
                                 	#endif
                                 	WRITE_REG HD44780U_Function_Set_byte, r25
                                 	
                                 	//   Display On/Off Control
                                 	ldi r25, HD44780U_LCD_On_Off_Control
                                 	#ifdef HD44780U_Display_On
                                 		SETRB r25, HD44780U_Bit_D
                                 	#endif
                                 	#ifdef HD44780U_Cursor_On
                                 		SETRB r25, HD44780U_Bit_C
                                 	#endif
                                 	#ifdef HD44780U_Cursor_Blinking_On
                                 		SETRB r25, HD44780U_Bit_B
                                 	#endif
                                 	WRITE_REG HD44780U_Display_On_Off_Control_byte, r25
                                 	
                                 	//   Entry Mode Set
                                 	ldi r25, HD44780U_LCD_Entry_Mode_Set
                                 	#ifdef HD44780U_ID_Increment
                                 		SETRB r25, HD44780U_Bit_I.D
                                 	#endif
                                 	#ifdef HD44780U_Display_Shift
                                 	#endif
                                 	WRITE_REG HD44780U_Entry_Mode_Set_byte, r25
                                 	
                                 	//   Cursor or Display Shift
                                 	ldi r25, HD44780U_Cursor_or_Display_Shift
                                 	#ifdef HD44780U_Display_Shift
                                 	#endif
                                 	#ifdef HD44780U_Shift_to_the_Right
                                 		SETRB r25, HD44780U_Bit_R.L
                                 	#endif
                                 	WRITE_REG HD44780U_Cursor_or_Display_Shift_byte, r25
                                 
                                 
                                 	#ifdef HD44780U_TWSI
                                 	#endif
                                 
                                 	//   
                                 	_call HD44780U_Initialization
                                 
                                 	pop r24
                                 	pop r25
                                 	
                                 .endm
                                 
                                 .include "GadgetModules/HD44780U/Commands/HD44780U_LCD_Led.inc"
                                 
                                 *        
                                 */
                                 
                                 .macro HD44780U_LCD_LED
                                 
                                 	#if defined HD44780U_8_Wires || HD44780U_4_Wires
                                 
                                 		.if @0 == On
                                 			SETB HD44780U_LIGHT_PORT, HD44780U_LIGHT_bit
                                 		.elif @0 == Off
                                 			CLRB HD44780U_LIGHT_PORT, HD44780U_LIGHT_bit
                                 		.endif
                                 
                                 	#elif defined HD44780U_TWSI
                                 	#endif
                                 
                                 
                                 .endm
                                 .include "GadgetModules/HD44780U/Commands/HD44780U_SetCursor.inc"
                                 
                                 *           
                                 */
                                 
                                 .macro HD44780U_Set_Cursor2
                                 
                                 	push r25
                                 	push r23
                                 
                                 	#ifdef HD44780U_LCD_Size_4x20
                                 		.if @0 > 0 && @0 <= 4
                                 			.if @1 > 0 && @1 <= 20
                                 				ldi	r23, @0		
                                 				ldi	r25, @1
                                 			.else
                                 				.error "Cursor position is not available!"
                                 			.endif
                                 		.else
                                 			.error "Cursor position is not available!"
                                 		.endif
                                 	#elif defined HD44780U_LCD_2x16
                                 	#endif
                                 
                                 	_call HD44780U_SetCursor_act				; 
                                 
                                 	pop r23
                                 	pop r25
                                 
                                 .endm
                                 //____________________________________________________________________________________
                                 .macro HD44780U_Set_Cursor
                                 	
                                 	push r24
                                 
                                 	#ifdef HD44780U_TWSI
                                 	#endif
                                 	
                                 	HD44780U_Set_Cursor2 @0, @1
                                 	
                                 	pop r24
                                 
                                 .endm
                                 //____________________________________________________________________________________
                                 HD44780U_SetCursor_act:
                                 #if defined HD44780U_LCD_Size_4x20 || HD44780U_LCD_2x16
00016f 3071                      	cpi		r23, 1								;  r24  1
000170 f031                      	breq	FirstRow							;   
                                 												
000171 3072                      	cpi		r23, 2								;  r24  2
000172 f039                      	breq	SecondRow							;   
                                 												
000173 3073                      	cpi		r23, 3								;  r24  3
000174 f041                      	breq	ThirdRow							;   
                                 												
000175 3074                      	cpi		r23, 4								;  r24  4
000176 f049                      	breq	FourthRow							;   
                                 
                                 FirstRow:
000177 e77f                      	ldi		r23, 128 - 1					;  127  r24
000178 0f97                      	add		r25, r23						;  r25  r24
000179 c008                      	rjmp	end								; 
                                 												
                                 SecondRow:									
00017a eb7f                      	ldi		r23, 192 - 1					;  191  r24
00017b 0f97                      	add		r25, r23						;  r25  r24
00017c c005                      	rjmp	end								; 
                                 
                                 ThirdRow:
00017d e973                      	ldi		r23, 128 + $14 - 1				;  147  r24
00017e 0f97                      	add		r25, r23						;  r25  r24
00017f c002                      	rjmp	end								; 
                                 
                                 FourthRow:
000180 ed73                      	ldi		r23, 192 + $14 - 1				;  211  r24
000181 0f97                      	add		r25, r23						;  r25  r24
                                 
                                 end:
000182 2f79                      	mov r23, r25							;  r25  r24
000183 5870                      	subi r23, $80							;  128  r24
                                 
                                 #else
                                 #endif
                                 
000184 9370 0206                 	WRITE_REG HD44780U_Address_DDRAM, r23	;     HD44780U_Address_DDRAM
                                 
000186 940e 0125                 	_call HD44780U_Send_instruction				;  
                                 	
000188 9508                      ret
                                 .include "GadgetModules/HD44780U/Commands/HD44780U_WriteSymbol.inc"
                                 
                                 *        
                                 *   ASCII,    
                                 */					
                                 .macro HD44780U_Write_Symbol
                                 
                                 	push r25
                                 	push r24
                                 
                                 	#ifdef HD44780U_TWSI
                                 	#endif
                                 
                                 	ldi r25, @0
                                 	_call HD44780U_Send_data				;  
                                 	_call HD44780U_Address_DDRAM_Increment	;    
                                 
                                 	pop r24
                                 	pop r25
                                 
                                 .endm
                                 .include "GadgetModules/HD44780U/Commands/HD44780U_WriteRegister.inc"
                                 
                                 *          .
                                 *         ASCII
                                 */
                                 .macro HD44780U_Write_Register
                                 
                                 	push r25
                                 	push r24
                                 
                                 	#ifdef HD44780U_TWSI
                                 	#endif
                                 	
                                 	mov r25, @0
                                 	_call HD44780U_Send_data				;  
                                 	_call HD44780U_Address_DDRAM_Increment	;    
                                 	
                                 	pop r24
                                 	pop r25
                                 
                                 .endm
                                 .include "GadgetModules/HD44780U/Commands/HD44780U_LcdClear.inc"
                                 
                                 *       (    1, 1)
                                 */
                                 
                                 .macro HD44780U_LCD_Clear
                                 	
                                 	push r25
                                 	push r24
                                 
                                 	#ifdef HD44780U_TWSI
                                 	#endif
                                 
                                 	ldi	r25, 0x01					;  1  r25
                                 	_call HD44780U_Send_instruction	;  
                                 
                                 	pop r24
                                 	pop r25
                                 
                                 .endm
                                 .include "GadgetModules/HD44780U/Commands/HD44780U_Writestring.inc"
                                 
                                 *           
                                 *         ASCII
                                 */
                                 .macro HD44780U_Write_cseg_String
                                 	
                                 	push zh
                                 	push zl
                                 	push r24
                                 
                                 	#ifdef HD44780U_TWSI
                                 	#endif
                                 
                                 	ldi	zh, high(@0*2)						;     @0  zh
                                 	ldi	zl, low(@0*2)						;     @0  zl
                                 
                                 	_call HD44780U_Write_cseg_String_act	; 
                                 
                                 	pop r24
                                 	pop zl
                                 	pop zh
                                 
                                 .endm
                                 //------------------------------------------------------------------------------------
                                 .macro HD44780U_Write_dseg_String
                                 	
                                 	push zh
                                 	push zl
                                 	push r24
                                 
                                 	#ifdef HD44780U_TWSI
                                 	#endif
                                 	
                                 	ldi	zh, high(@0)						;     @0  zh
                                 	ldi	zl, low(@0)							;     @0  zl
                                 
                                 	_call HD44780U_Write_dseg_String_act	; 
                                 
                                 	pop r24
                                 	pop zl
                                 	pop zh
                                 
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 HD44780U_Write_cseg_String_act:
                                 
000189 936f                      	push r22
00018a 939f                      	push r25
                                 
00018b 9165                      	lpm	r22, z+									;    z  -  r22
                                 
                                 	Typing_cseg_String:
00018c 9195                      		lpm	r25, z+								;    z  -  r25
00018d 940e 0141                 		_call HD44780U_Send_data				; r23, r24, r25  
00018f 940e 01a3                 		_call HD44780U_Address_DDRAM_Increment	; r23, r24, r25     
000191 956a                      		dec	r22									;  r22  1
000192 f7c9                      		brne Typing_cseg_String					;    0,  
                                 
000193 919f                      	pop r25
000194 916f                      	pop r22
                                 
000195 9508                      ret												;   
                                 //------------------------------------------------------------------------------------
                                 HD44780U_Write_dseg_String_act:
                                 
000196 936f                      	push r22
000197 939f                      	push r25
                                 
000198 9161                      	ld	r22, z+									;    z  -  r22
                                 
                                 	Typing_dseg_String:
000199 9191                      		ld	r25, z+								;    z  -  r25
00019a 940e 0141                 		_call HD44780U_Send_data				; r23, r24, r25  
00019c 940e 01a3                 		_call HD44780U_Address_DDRAM_Increment	; r23, r24, r25    
00019e 956a                      		dec	r22									;  r22  1
00019f f7c9                      		brne Typing_dseg_String					;    0,  
                                 
0001a0 919f                      	pop r25
0001a1 916f                      	pop r22
                                 
0001a2 9508                      ret												;   
                                 .include "GadgetModules/HD44780U/Commands/HD44780U_Cursor_Blinking.inc"
                                 
                                 *       
                                 */
                                 .macro HD44780U_Cursor_Blinking
                                 	
                                 	push r25
                                 	push r24
                                 
                                 	#ifdef HD44780U_TWSI
                                 	#endif
                                 
                                 	lds r25, HD44780U_Display_On_Off_Control_byte
                                 
                                 	.if @0 == On
                                 		SETRB r25, HD44780U_Bit_B						;   r25 HD44780U_Bit_B
                                 	.elif @0 == Off
                                 		CLRRB r25, HD44780U_Bit_B						;   r25 HD44780U_Bit_B
                                 	.endif
                                 
                                 	WRITE_REG HD44780U_Display_On_Off_Control_byte, r25	;     
                                 
                                 	_call HD44780U_Send_instruction						;  
                                 
                                 	pop r24
                                 	pop r25
                                 
                                 .endm
                                 .include "GadgetModules/HD44780U/Commands/HD44780U_Cursor_visible.inc"
                                 
                                 *       
                                 */
                                 .macro HD44780U_Cursor_visible
                                 
                                 	push r25
                                 	push r24
                                 
                                 	#ifdef HD44780U_TWSI
                                 	#endif
                                 
                                 	lds r25, HD44780U_Display_On_Off_Control_byte
                                 
                                 	.if @0 == On
                                 		SETRB r25, HD44780U_Bit_C						;   r25 HD44780U_Bit_C
                                 	.elif @0 == Off
                                 		CLRRB r25, HD44780U_Bit_C						;   r25 HD44780U_Bit_C
                                 	.endif
                                 
                                 	WRITE_REG HD44780U_Display_On_Off_Control_byte, r25 ;     
                                 
                                 	_call HD44780U_Send_instruction						;  
                                 
                                 	pop r24
                                 	pop r25
                                 
                                 .include "GadgetModules/HD44780U/Commands/HD44780U_Shift.inc"
                                 
                                 *        
                                 */
                                 .macro HD44780U_Shift	
                                 
                                 	push r25
                                 	push r24
                                 
                                 	#ifdef HD44780U_TWSI
                                 	#endif
                                 
                                 	lds r25, HD44780U_Entry_Mode_Set_byte
                                 
                                 	.if @0 == HD44780U_Display
                                 		SETRB r25, HD44780U_Bit_Shift_Display	;   r25 HD44780U_Bit_Shift_Display
                                 	.elif @0 == HD44780U_Cursor
                                 		CLRRB r25, HD44780U_Bit_Shift_Display	;   r25 HD44780U_Bit_Shift_Display
                                 	.endif
                                 
                                 	WRITE_REG HD44780U_Entry_Mode_Set_byte, r25
                                 
                                 	_call HD44780U_Send_instruction				;  
                                 
                                 	pop r24
                                 	pop r25
                                 
                                 .include "GadgetModules/HD44780U/Commands/HD44780U_DDRAM_Address.inc"
                                 
                                 *         
                                 *      
                                 */
                                 .macro HD44780U_DDRAM_Address	
                                 
                                 	push r25
                                 	push r24
                                 
                                 	#ifdef HD44780U_TWSI
                                 	#endif
                                 
                                 	lds r25, HD44780U_Entry_Mode_Set_byte
                                 
                                 	.if @0 == HD44780U_ID_Increment
                                 		SETRB r25, HD44780U_Bit_I.D						;   r25 HD44780U_Bit_I.D
                                 	.elif @0 == HD44780U_ID_Decrement
                                 		CLRRB r25, HD44780U_Bit_I.D						;   r25 HD44780U_Bit_I.D
                                 	.endif
                                 
                                 	WRITE_REG HD44780U_Entry_Mode_Set_byte, r25			;     
                                 
                                 	_call HD44780U_Send_instruction						;  
                                 
                                 	pop r24
                                 	pop r25
                                 
                                 .endm
                                 
                                 .include "GadgetModules/HD44780U/HD44780U_DDRAMincrement.inc"
                                 
                                 *        
                                 *   ,       
                                 */
                                 HD44780U_Address_DDRAM_Increment:
                                 
0001a3 939f                      	push r25
                                 
0001a4 9190 0206                 	READ_REG HD44780U_Address_DDRAM, r25		;  HD44780U_Address_DDRAM  r25
                                 
0001a6 9593                      	inc r25										;  r25  1
                                 
                                 	#ifdef HD44780U_LCD_2x16
                                 	#elif defined HD44780U_LCD_Size_4x20
0001a7 3194                      		cpi r25, $14							;  r25  20
0001a8 f449                      		brne row2								;   ,  
                                 
                                 		row1:
0001a9 939f
0001aa 937f
0001ab e072
0001ac e091
0001ad 940e 016f
0001af 917f
0001b0 919f                      			HD44780U_Set_Cursor2 2, 1			;        
0001b1 9508                      			ret									;   
                                 
                                 		row2:
0001b2 3594                      			cpi r25, $54						;  r25  84
0001b3 f449                      			brne row3							;   ,  
0001b4 939f
0001b5 937f
0001b6 e073
0001b7 e091
0001b8 940e 016f
0001ba 917f
0001bb 919f                      			HD44780U_Set_Cursor2 3, 1			;        
0001bc 9508                      			ret									;   
                                 
                                 		row3:
0001bd 3298                      			cpi r25, $28						;  r25  40
0001be f449                      			brne row4							;   ,  
0001bf 939f
0001c0 937f
0001c1 e074
0001c2 e091
0001c3 940e 016f
0001c5 917f
0001c6 919f                      			HD44780U_Set_Cursor2 4, 1			;        
0001c7 9508                      			ret									;   
                                 
                                 		row4:
0001c8 3698                      			cpi r25, $68						;  r25  104
0001c9 f449                      			brne finish							;   ,  
0001ca 939f
0001cb 937f
0001cc e071
0001cd e091
0001ce 940e 016f
0001d0 917f
0001d1 919f                      			HD44780U_Set_Cursor2 1, 1			;        
0001d2 9508                      			ret									;   
                                 
                                 	#endif
                                 
                                 	finish:
0001d3 9390 0206                 		WRITE_REG HD44780U_Address_DDRAM, r25	;  r16  HD44780U_Address_DDRAM
                                 
0001d5 919f                      	pop r25
                                 
0001d6 9508                      ret												;    
                                 #endif
                                 
                                 #ifdef RotaryEncoder_Module
                                 #endif
                                 
                                 #ifdef NTC3950_100K_Module
                                 #endif
                                 
                                 #ifdef PCF8575_Module
                                 #endif
                                 
                                 #ifdef PCF8574_Module
                                 #endif
                                 
                                 
                                 .include "Interrupts.inc"
                                 
                                 ANA_COMP:
0001d7 94f8                      	cli
                                 	//  
0001d8 9478                      	sei
0001d9 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // ADC Conversion Complete Handler
                                 ADC_Conv_Comp:
0001da 94f8                      	cli
                                 	//  
                                 	//_call ADCINTtt
0001db 9478                      	sei
0001dc 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 //EEPROM Ready Handler
                                 EE_RDY:
0001dd 94f8                      	cli
                                 	//  
0001de 9478                      	sei
0001df 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // External Interrupts
                                 EXT_INT0:
0001e0 94f8                      	cli
                                 	//  
0001e1 9478                      	sei
0001e2 9518                      reti
                                 EXT_INT1:
0001e3 94f8                      	cli
                                 	//  
0001e4 9478                      	sei
0001e5 9518                      reti
                                 EXT_INT2:
0001e6 94f8                      	cli
                                 	//  
0001e7 9478                      	sei
0001e8 9518                      reti
                                 EXT_INT3:
0001e9 94f8                      	cli
                                 	//  
0001ea 9478                      	sei
0001eb 9518                      reti
                                 EXT_INT4:
0001ec 94f8                      	cli
                                 	//  
                                 	//PCF8574_Read $70, PCF8574_Data
0001ed 9478                      	sei
0001ee 9518                      reti
                                 EXT_INT5:
0001ef 94f8                      	cli
                                 	//  
                                 	//Disable_INT_Interrupt INT5
                                 	//PCF8575_Read $40, PCF8575_Data, PCF8575_Data + 1
                                 	//PCF8574_Read $70, PCF8574_Data
                                 
                                 	//Enable_INT_Interrupt INT5, FallingEdge
0001f0 9478                      	sei
0001f1 9518                      reti
                                 EXT_INT6:
0001f2 94f8                      	cli
                                 	//  
0001f3 9478                      	sei
0001f4 9518                      reti
                                 EXT_INT7:
0001f5 94f8                      	cli
                                 	//  
0001f6 9478                      	sei
0001f7 9518                      reti
                                 EXT_PCINT0:
0001f8 94f8                      	cli
                                 	//  
0001f9 9478                      	sei
0001fa 9518                      reti
                                 EXT_PCINT1:
0001fb 94f8                      	cli
                                 	//  
0001fc 9478                      	sei
0001fd 9518                      reti
                                 EXT_PCINT2:
0001fe 94f8                      	cli
                                 	//  
0001ff 9478                      	sei
000200 9508                      ret
                                 EXT_PCINT3:
000201 94f8                      	cli
                                 	//  
000202 9478                      	sei
000203 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // LCD_SOF
                                 LCD_SOF:
000204 94f8                      	cli
                                 	//  
000205 9478                      	sei
000206 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // SPI
                                 SPI_STC:
000207 94f8                      	cli
                                 	//  
000208 9478                      	sei
000209 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // SPM_RDY
                                 SPM_RDY:
00020a 94f8                      	cli
                                 	//  
00020b 9478                      	sei
00020c 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // Timer 0
                                 TIM0_COMP:
00020d 94f8                      	cli
                                 	//  
00020e 9478                      	sei
00020f 9518                      reti
                                 TIM0_COMPA:
000210 94f8                      	cli
                                 	//  
000211 9478                      	sei
000212 9518                      reti
                                 TIM0_COMPB:
000213 94f8                      	cli
                                 	//  
000214 9478                      	sei
000215 9518                      reti
                                 TIM0_OVF:
000216 94f8                      	cli
                                 	//  
000217 9478                      	sei
000218 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // Timer 1
                                 TIM1_CAPT:
000219 94f8                      	cli
                                 	//  
00021a 9478                      	sei
00021b 9518                      reti
                                 TIM1_COMPA:
00021c 94f8                      	cli
                                 	//  
00021d 9478                      	sei
00021e 9518                      reti
                                 TIM1_COMPB:
00021f 94f8                      	cli
                                 	//  
000220 9478                      	sei
000221 9518                      reti
                                 TIM1_COMPC:
000222 94f8                      	cli
                                 	//  
000223 9478                      	sei
000224 9518                      reti
                                 TIM1_OVF:
000225 94f8                      	cli
                                 	//  
000226 9478                      	sei
000227 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // Timer 2
                                 TIM2_COMP:
000228 94f8                      	cli
                                 	//  
000229 9478                      	sei
00022a 9518                      reti
                                 TIM2_COMPA:
00022b 94f8                      	cli
                                 	//  
00022c 9478                      	sei
00022d 9518                      reti
                                 TIM2_COMPB:
00022e 94f8                      	cli
                                 	//  
00022f 9478                      	sei
000230 9518                      reti
                                 TIM2_OVF:
000231 94f8                      	cli
                                 	//  
000232 9478                      	sei
000233 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 //Timer 3
                                 TIM3_CAPT:
000234 94f8                      	cli
                                 	//  
000235 9478                      	sei
000236 9518                      reti
                                 TIM3_COMPA:
000237 94f8                      	cli
                                 	//  
000238 9478                      	sei
000239 9518                      reti
                                 TIM3_COMPB:
00023a 94f8                      	cli
                                 	//  
00023b 9478                      	sei
00023c 9518                      reti
                                 TIM3_COMPC:
00023d 94f8                      	cli
                                 	//  
00023e 9478                      	sei
00023f 9518                      reti
                                 TIM3_OVF:
000240 94f8                      	cli
                                 	//  
000241 9478                      	sei
000242 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // Timer 4
                                 TIM4_CAPT:
000243 94f8                      	cli
                                 	//  
000244 9478                      	sei
000245 9518                      reti
                                 TIM4_COMPA:
000246 94f8                      	cli
                                 	//  
000247 9478                      	sei
000248 9518                      reti
                                 TIM4_COMPB:
000249 94f8                      	cli
                                 	//  
00024a 9478                      	sei
00024b 9518                      reti
                                 TIM4_COMPC:
00024c 94f8                      	cli
                                 	//  
00024d 9478                      	sei
00024e 9518                      reti
                                 TIM4_OVF:
00024f 94f8                      	cli
                                 	//  
000250 9478                      	sei
000251 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // Timer 5
                                 TIM5_CAPT:
000252 94f8                      	cli
                                 	//  
000253 9478                      	sei
000254 9518                      reti
                                 TIM5_COMPA:
000255 94f8                      	cli
                                 	//  
000256 9478                      	sei
000257 9518                      reti
                                 TIM5_COMPB:
000258 94f8                      	cli
                                 	//  
000259 9478                      	sei
00025a 9518                      reti
                                 TIM5_COMPC:
00025b 94f8                      	cli
                                 	//  
00025c 9478                      	sei
00025d 9518                      reti
                                 TIM5_OVF:
00025e 94f8                      	cli
                                 	//  
00025f 9478                      	sei
000260 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // TWSI
                                 TWSI:
000261 94f8                      	cli
                                 	//  
000262 9478                      	sei
000263 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // USART
                                 USART0_RXC:
000264 94f8                      	cli
                                 	//  
000265 9478                      	sei
000266 9518                      reti
                                 USART0_UDRE:
000267 94f8                      	cli
                                 	//  
000268 9478                      	sei
000269 9518                      reti
                                 USART0_TXC:
00026a 94f8                      	cli
                                 	//  
00026b 9478                      	sei
00026c 9518                      reti
                                 USART1_RXC:
00026d 94f8                      	cli
                                 	//  
00026e 9478                      	sei
00026f 9518                      reti
                                 USART1_UDRE:
000270 94f8                      	cli
                                 	//  
000271 9478                      	sei
000272 9518                      reti
                                 USART1_TXC:
000273 94f8                      	cli
                                 	//  
000274 9478                      	sei
000275 9518                      reti
                                 USART2_RXC:
000276 94f8                      	cli
                                 	//  
000277 9478                      	sei
000278 9518                      reti
                                 USART2_UDRE:
000279 94f8                      	cli
                                 	//  
00027a 9478                      	sei
00027b 9518                      reti
                                 USART2_TXC:
00027c 94f8                      	cli
                                 	//  
00027d 9478                      	sei
00027e 9518                      reti
                                 
                                 USART3_RXC:
00027f 94f8                      	cli
                                 	//  
000280 9478                      	sei
000281 9518                      reti
                                 USART3_UDRE:
000282 94f8                      	cli
                                 	//  
000283 9478                      	sei
000284 9518                      reti
                                 USART3_TXC:
000285 94f8                      	cli
                                 	//  
000286 9478                      	sei
000287 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 //USI
                                 USI_STRT:
000288 94f8                      	cli
                                 	//  
000289 9478                      	sei
00028a 9518                      reti
                                 USI_OVFL:
00028b 94f8                      	cli
                                 	//  
00028c 9478                      	sei
00028d 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // WDT
                                 WDT:
00028e 94f8                      	cli
                                 	//  
00028f 9478                      	sei
000290 9518                      reti
                                 .include "Main/Modules_Inits.inc"
                                 
                                 	
                                 	#ifdef TWSI_Module
                                 		TWSI_init
                                 	#endif
                                 
                                 	#ifdef OneWire_Module
                                 	#endif
                                 .endm
                                 	
                                 ///////////////////////////////////////////////////////////////////////
                                 Reset:
                                 .include "Reset.inc"
000291 ef0f
000292 bf0d
000293 e201
000294 bf0e                      
000295 939f
000296 e39e
000297 9390 00b8
000299 919f                      Modules_Inits
00029a 9478                      sei
                                 
                                 .include "Tests.inc"
                                 
                                 
00029b 939f
00029c 938f
00029d e290
00029e 6190
00029f 6098
0002a0 9390 0201
0002a2 e098
0002a3 6094
0002a4 6092
0002a5 6091
0002a6 9390 0202
0002a8 e094
0002a9 6092
0002aa 9390 0203
0002ac e190
0002ad 6094
0002ae 9390 0204
0002b0 940e 00db
0002b2 918f
0002b3 919f                      HD44780U_Init //$70
                                 
0002b4 938f
0002b5 939f
0002b6 937f
0002b7 e072
0002b8 e096
0002b9 940e 016f
0002bb 917f
0002bc 919f
0002bd 918f                      HD44780U_Set_Cursor 2, 6//, $70
                                 //HD44780U_LCD_Clear //$70
0002be 939f
0002bf 938f
0002c0 e796
0002c1 940e 0141
0002c3 940e 01a3
0002c5 918f
0002c6 919f                      HD44780U_Write_Symbol 'v'//, $70
0002c7 e383                      ldi r24, $33
0002c8 939f
0002c9 938f
0002ca 2f98
0002cb 940e 0141
0002cd 940e 01a3
0002cf 918f
0002d0 919f                      HD44780U_Write_Register r24//, $70
                                 //
                                 //
0002d1 6405
0002d2 2064
0002d3 6464                      message: .db $05, "dd dd"
0002d4 93ff
0002d5 93ef
0002d6 938f
0002d7 e0f5
0002d8 eae2
0002d9 940e 0189
0002db 918f
0002dc 91ef
0002dd 91ff                      HD44780U_Write_cseg_String message//, $70
0002de 939f
0002df 938f
0002e0 9190 0203
0002e2 6091
0002e3 9390 0203
0002e5 940e 0125
0002e7 918f
0002e8 919f                      HD44780U_Shift HD44780U_Display//, $70
0002e9 939f
0002ea 938f
0002eb 9190 0203
0002ed 7f9d
0002ee 9390 0203
0002f0 940e 0125
0002f2 918f
0002f3 919f                      HD44780U_DDRAM_Address HD44780U_ID_Decrement//, $70
                                 
0002f4 930f
0002f5 e003
0002f6 9300 0207
0002f8 910f                      WRITE_BYTE mess, $03
0002f9 930f
0002fa e700
0002fb 9300 0208
0002fd 910f                      WRITE_BYTE mess+1, $70
0002fe 930f
0002ff e600
000300 9300 0209
000302 910f                      WRITE_BYTE mess+2, $60
000303 930f
000304 e500
000305 9300 020a
000307 910f                      WRITE_BYTE mess+3, $50
000308 93ff
000309 93ef
00030a 938f
00030b e0f2
00030c e0e7
00030d 940e 0196
00030f 918f
000310 91ef
000311 91ff                      HD44780U_Write_dseg_String mess//, $70
                                 
                                 //HD44780U_Cursor_Blinking Off//, $70
                                 //HD44780U_Cursor_visible Off//, $70
                                 
000312 930f
000313 985b
000314 910f                      HD44780U_LCD_LED Off//, $70
                                 
                                 
                                 
                                 
                                 //PCF8575Write $40
                                 //PCF8575Read $40
                                 //PCF8574Write $70, r16
                                 
                                 //WRITE_BYTE PCF8574Bytes, $25
                                 //PCF8574Write $70
                                 //PCF8574Read $70
                                 //   
                                 ;CountersPrescaller Counter0, Prescaller8
                                 ;CountersOffMode Counter0
                                 ;CountersPrescaller Counter1, Prescaller1024
                                 ;CountersOffMode Counter1
                                 ;CountersPrescaller Counter2, Prescaller8
                                 ;CountersOffMode Counter2
                                 ;CountersPrescaller Counter3, Prescaller8
                                 ;CountersOffMode Counter3
                                 ;CountersPrescaller Counter4, Prescaller1024
                                 ;CountersOffMode Counter4
                                 ;CountersPrescaller Counter5, Prescaller1024
                                 ;CountersOffMode Counter5
                                 
                                 ;CountersInterrupt Counter0, Overflow, enabled, $30
                                 ;CountersInterrupt Counter0, CompareMatch, enabled, $30
                                 ;CountersInterrupt Counter5, CompareMatchA, enabled, $395
                                 ;CountersInterrupt Counter5, CompareMatchB, enabled, $465
                                 ;CountersInterrupt Counter5, CompareMatchC, enabled, $578
                                 
                                 ;CountersInterrupt Counter5, CompareMatchA, disabled
                                 ;CountersInterrupt Counter5, CompareMatchB, disabled
                                 ;CountersInterrupt Counter5, CompareMatchC, disabled
                                 
                                 ;CountersInterrupt Counter5, CaptureEvent, enabled, $30
                                 ;CountersInterrupt Counter5, Overflow, enabled, $30
                                 ;CountersInterrupt Counter5, CompareMatch, enabled, $30
                                 ;CountersInterrupt Counter5, CompareMatchA, enabled, $30
                                 ;CountersInterrupt Counter5, CompareMatchB, enabled, $30
                                 ;CountersInterrupt Counter5, CompareMatchC, enabled, $30
                                 
                                 ;CountersWeveformGenerationMode Counter0, 2
                                 ;CountersWeveformGenerationMode Counter1, 2
                                 ;CountersWeveformGenerationMode Counter2, 2
                                 ;CountersWeveformGenerationMode Counter3, 2
                                 ;CountersWeveformGenerationMode Counter4, 2
                                 ;CountersWeveformGenerationMode Counter5, 12
                                 
                                 ;CountersCompareOutputMode Counter5, CompareMatchOutput, 3
                                 ;CountersCompareOutputMode Counter5, CompareMatchOutputC, 3
                                 ;CountersCompareOutputMode Counter5, CompareMatchOutputA, 3
                                 ;CountersCompareOutputMode Counter5, CompareMatchOutputB, 3
                                 
                                 ;CountersExternalClockSourceOnT0pin Counter0, FallingEdge
                                 ;CountersPrescaller Counter0, Prescaller1
                                 ;CountersExternalClockSourceOnT0pin Counter0, RisingEdge
                                 
                                 ;CountersExternalClockSourceOnT0pin Counter1, FallingEdge
                                 ;CountersPrescaller Counter1, Prescaller1
                                 ;CountersExternalClockSourceOnT0pin Counter1, RisingEdge
                                 
                                 ;CountersExternalClockSourceOnT0pin Counter2, FallingEdge
                                 ;CountersPrescaller Counter2, Prescaller1
                                 ;CountersExternalClockSourceOnT0pin Counter2, RisingEdge
                                 
                                 ;CountersExternalClockSourceOnT0pin Counter3, FallingEdge
                                 ;CountersPrescaller Counter3, Prescaller1
                                 ;CountersExternalClockSourceOnT0pin Counter3, RisingEdge
                                 
                                 ;CountersExternalClockSourceOnT0pin Counter4, FallingEdge
                                 ;CountersPrescaller Counter4, Prescaller1
                                 ;CountersExternalClockSourceOnT0pin Counter4, RisingEdge
                                 
                                 ;CountersExternalClockSourceOnT0pin Counter5, FallingEdge
                                 ;CountersPrescaller Counter5, Prescaller1
                                 ;CountersExternalClockSourceOnT0pin Counter5, RisingEdge
                                 
                                 
                                 
                                 Proga:
                                 //  README 
                                 //  
                                 	
000315 cfff                      rjmp Proga
                                 
                                 .include "Tests2.inc"
                                 
000316 b103                      	READ_REG PINB, r16
000317 fd02                      	sbrc r16, 2
000318 940c 031d                 		_jump CommandCreateAndS
00031a 940c 031e                 		_jump CommandCreateAnd
00031c 9508                      ret
                                 
                                 CommandCreateAndS:
00031d 9508                      ret
                                 CommandCreateAnd:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega2560" register use summary:
x  :   0 y  :   0 z  :   4 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  60 r17:   0 r18:   0 r19:   0 r20:   0 
r21:   0 r22:   8 r23:  31 r24:  19 r25: 120 r26:  12 r27:  12 r28:   0 
r29:   0 r30:   6 r31:   6 
Registers used: 10 out of 35 (28.6%)

"ATmega2560" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   0 and   :   0 
andi  :   2 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   4 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   7 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  51 cbi   :  20 cbr   :   1 
clc   :   0 clh   :   0 cli   :  62 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :   8 cpse  :   2 dec   :   2 eicall:   0 eijmp :   0 elpm  :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   2 inc   :   1 jmp   :  61 ld    :   2 ldd   :   0 ldi   :  56 
lds   :  10 lpm   :   2 lsl   :   0 lsr   :   0 mov   :   2 movw  :   0 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   1 out   :   2 pop   :  61 push  :  61 rcall :   0 ret   :  29 
reti  :  61 rjmp  :   8 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :  24 sbic  :   0 sbis  :   1 sbiw  :   1 sbr   :   8 sbrc  :   9 
sbrs  :   9 sec   :   0 seh   :   0 sei   :  63 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   0 std   :   0 sts   :  18 sub   :   0 subi  :   1 swap  :   0 
tst   :   0 wdr   :   0 
Instructions used: 35 out of 116 (30.2%)

"ATmega2560" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00063e   1592      6   1598  262144   0.6%
[.dseg] 0x000200 0x00020b      0     11     11    8192   0.1%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 0 warnings
