<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>stm32_blink_led: ITM_Type Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">stm32_blink_led
   &#160;<span id="projectnumber">1.2.1-120107</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">ITM_Type Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___c_m3___i_t_m.html">CMSIS CM3 ITM</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="ITM_Type" --><table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#a0374c0b98ab9de6f71fabff7412df832">u8</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#ae8d499140220fa6d4eab1da7262bf08e">u16</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_i_t_m___type.html#acaf6d0e14a3d4b541c624913b4a1931e">u32</a></td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ae8472db1c9785ebb054adfed27980175">PORT</a> [32]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a498ca2f25075b26fd57d1f66d976fe8c"></a><!-- doxytag: member="ITM_Type::RESERVED0" ref="a498ca2f25075b26fd57d1f66d976fe8c" args="[864]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED0</b> [864]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a8ffb3c6b706b03334f6fe37ef5d8b165">TER</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5c625673da1df1777833e51754c525b"></a><!-- doxytag: member="ITM_Type::RESERVED1" ref="ae5c625673da1df1777833e51754c525b" args="[15]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b> [15]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a391748a705084dd61c4a9f56d456a12c"></a><!-- doxytag: member="ITM_Type::RESERVED2" ref="a391748a705084dd61c4a9f56d456a12c" args="[15]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b> [15]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accd35f93dc2edb52aba5af098acf5353"></a><!-- doxytag: member="ITM_Type::RESERVED3" ref="accd35f93dc2edb52aba5af098acf5353" args="[29]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [29]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ae8a8f8ce6bb878f14533a6c9a0c769f3">IWR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a84812512babf31090e4489311e51cc73">IRR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#aa75460116777434aebcd8698b46514cd">IMCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f5627bbbc2f2af4fdf3f6e986d7638b"></a><!-- doxytag: member="ITM_Type::RESERVED4" ref="a9f5627bbbc2f2af4fdf3f6e986d7638b" args="[43]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b> [43]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a94ea6d6171880e19cd4626e54125128b">LAR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ab157870117afc97b65e98c59b15548c5">LSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1427341695585b4e14dc83bd6d7e2cd7"></a><!-- doxytag: member="ITM_Type::RESERVED5" ref="a1427341695585b4e14dc83bd6d7e2cd7" args="[6]" -->
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b> [6]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ad75960b83ea47a469e6a1406dd9eefa6">PID4</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a7276a30c464f0b34944b6eb16d3df077">PID5</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ae5d83564471b76d88088a949ca67ac9b">PID6</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a247fae2f4a140d4da5e8a044370dedec">PID7</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ad6c87ae4ca1aa56b4369a97fca639926">PID0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ae554433b6f6c4733d222bcb2c75ccb39">PID1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#af07d9a44e0188d55742f5d6a8752cd2c">PID2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a510fcf8ad6966fdfb0767e624b74c64f">PID3</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ad613e91338bb994bde578b1a2fcbc1ec">CID0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#a67f499e16728f744c73dad3784d898d7">CID1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#ab36bf4236041f727b3e5cf2cfaa2aa04">CID2</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_m___type.html#acb2fedfd1da6ff2a57d25fec513ffe25">CID3</a></td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="ad613e91338bb994bde578b1a2fcbc1ec"></a><!-- doxytag: member="ITM_Type::CID0" ref="ad613e91338bb994bde578b1a2fcbc1ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#ad613e91338bb994bde578b1a2fcbc1ec">CID0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Component Identification Register #0 </p>

</div>
</div>
<a class="anchor" id="a67f499e16728f744c73dad3784d898d7"></a><!-- doxytag: member="ITM_Type::CID1" ref="a67f499e16728f744c73dad3784d898d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a67f499e16728f744c73dad3784d898d7">CID1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Component Identification Register #1 </p>

</div>
</div>
<a class="anchor" id="ab36bf4236041f727b3e5cf2cfaa2aa04"></a><!-- doxytag: member="ITM_Type::CID2" ref="ab36bf4236041f727b3e5cf2cfaa2aa04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#ab36bf4236041f727b3e5cf2cfaa2aa04">CID2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Component Identification Register #2 </p>

</div>
</div>
<a class="anchor" id="acb2fedfd1da6ff2a57d25fec513ffe25"></a><!-- doxytag: member="ITM_Type::CID3" ref="acb2fedfd1da6ff2a57d25fec513ffe25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#acb2fedfd1da6ff2a57d25fec513ffe25">CID3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Component Identification Register #3 </p>

</div>
</div>
<a class="anchor" id="aa75460116777434aebcd8698b46514cd"></a><!-- doxytag: member="ITM_Type::IMCR" ref="aa75460116777434aebcd8698b46514cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_i_t_m___type.html#aa75460116777434aebcd8698b46514cd">IMCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Integration Mode Control Register </p>

</div>
</div>
<a class="anchor" id="a84812512babf31090e4489311e51cc73"></a><!-- doxytag: member="ITM_Type::IRR" ref="a84812512babf31090e4489311e51cc73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a84812512babf31090e4489311e51cc73">IRR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Integration Read Register </p>

</div>
</div>
<a class="anchor" id="ae8a8f8ce6bb878f14533a6c9a0c769f3"></a><!-- doxytag: member="ITM_Type::IWR" ref="ae8a8f8ce6bb878f14533a6c9a0c769f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_i_t_m___type.html#ae8a8f8ce6bb878f14533a6c9a0c769f3">IWR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Integration Write Register </p>

</div>
</div>
<a class="anchor" id="a94ea6d6171880e19cd4626e54125128b"></a><!-- doxytag: member="ITM_Type::LAR" ref="a94ea6d6171880e19cd4626e54125128b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a94ea6d6171880e19cd4626e54125128b">LAR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Lock Access Register </p>

</div>
</div>
<a class="anchor" id="ab157870117afc97b65e98c59b15548c5"></a><!-- doxytag: member="ITM_Type::LSR" ref="ab157870117afc97b65e98c59b15548c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_i_t_m___type.html#ab157870117afc97b65e98c59b15548c5">LSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Lock Status Register </p>

</div>
</div>
<a class="anchor" id="ad6c87ae4ca1aa56b4369a97fca639926"></a><!-- doxytag: member="ITM_Type::PID0" ref="ad6c87ae4ca1aa56b4369a97fca639926" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#ad6c87ae4ca1aa56b4369a97fca639926">PID0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Peripheral Identification Register #0 </p>

</div>
</div>
<a class="anchor" id="ae554433b6f6c4733d222bcb2c75ccb39"></a><!-- doxytag: member="ITM_Type::PID1" ref="ae554433b6f6c4733d222bcb2c75ccb39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#ae554433b6f6c4733d222bcb2c75ccb39">PID1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Peripheral Identification Register #1 </p>

</div>
</div>
<a class="anchor" id="af07d9a44e0188d55742f5d6a8752cd2c"></a><!-- doxytag: member="ITM_Type::PID2" ref="af07d9a44e0188d55742f5d6a8752cd2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#af07d9a44e0188d55742f5d6a8752cd2c">PID2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Peripheral Identification Register #2 </p>

</div>
</div>
<a class="anchor" id="a510fcf8ad6966fdfb0767e624b74c64f"></a><!-- doxytag: member="ITM_Type::PID3" ref="a510fcf8ad6966fdfb0767e624b74c64f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a510fcf8ad6966fdfb0767e624b74c64f">PID3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Peripheral Identification Register #3 </p>

</div>
</div>
<a class="anchor" id="ad75960b83ea47a469e6a1406dd9eefa6"></a><!-- doxytag: member="ITM_Type::PID4" ref="ad75960b83ea47a469e6a1406dd9eefa6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#ad75960b83ea47a469e6a1406dd9eefa6">PID4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Peripheral Identification Register #4 </p>

</div>
</div>
<a class="anchor" id="a7276a30c464f0b34944b6eb16d3df077"></a><!-- doxytag: member="ITM_Type::PID5" ref="a7276a30c464f0b34944b6eb16d3df077" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a7276a30c464f0b34944b6eb16d3df077">PID5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Peripheral Identification Register #5 </p>

</div>
</div>
<a class="anchor" id="ae5d83564471b76d88088a949ca67ac9b"></a><!-- doxytag: member="ITM_Type::PID6" ref="ae5d83564471b76d88088a949ca67ac9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#ae5d83564471b76d88088a949ca67ac9b">PID6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Peripheral Identification Register #6 </p>

</div>
</div>
<a class="anchor" id="a247fae2f4a140d4da5e8a044370dedec"></a><!-- doxytag: member="ITM_Type::PID7" ref="a247fae2f4a140d4da5e8a044370dedec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a247fae2f4a140d4da5e8a044370dedec">PID7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Peripheral Identification Register #7 </p>

</div>
</div>
<a class="anchor" id="ae8472db1c9785ebb054adfed27980175"></a><!-- doxytag: member="ITM_Type::PORT" ref="ae8472db1c9785ebb054adfed27980175" args="[32]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O { ... }    <a class="el" href="struct_i_t_m___type.html#ae8472db1c9785ebb054adfed27980175">PORT</a>[32]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x00 ITM Stimulus Port Registers </p>

</div>
</div>
<a class="anchor" id="ae9dd9282fab299d0cd6e119564688e53"></a><!-- doxytag: member="ITM_Type::TCR" ref="ae9dd9282fab299d0cd6e119564688e53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_i_t_m___type.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Trace Control Register </p>

</div>
</div>
<a class="anchor" id="a8ffb3c6b706b03334f6fe37ef5d8b165"></a><!-- doxytag: member="ITM_Type::TER" ref="a8ffb3c6b706b03334f6fe37ef5d8b165" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a8ffb3c6b706b03334f6fe37ef5d8b165">TER</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Trace Enable Register </p>

</div>
</div>
<a class="anchor" id="a72bb9b7d61fe3262cd2a6070a7bd5b69"></a><!-- doxytag: member="ITM_Type::TPR" ref="a72bb9b7d61fe3262cd2a6070a7bd5b69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_i_t_m___type.html#a72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Trace Privilege Register </p>

</div>
</div>
<a class="anchor" id="ae8d499140220fa6d4eab1da7262bf08e"></a><!-- doxytag: member="ITM_Type::u16" ref="ae8d499140220fa6d4eab1da7262bf08e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t <a class="el" href="struct_i_t_m___type.html#ae8d499140220fa6d4eab1da7262bf08e">u16</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Stimulus Port 16-bit </p>

</div>
</div>
<a class="anchor" id="acaf6d0e14a3d4b541c624913b4a1931e"></a><!-- doxytag: member="ITM_Type::u32" ref="acaf6d0e14a3d4b541c624913b4a1931e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t <a class="el" href="struct_i_t_m___type.html#acaf6d0e14a3d4b541c624913b4a1931e">u32</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Stimulus Port 32-bit </p>

</div>
</div>
<a class="anchor" id="a0374c0b98ab9de6f71fabff7412df832"></a><!-- doxytag: member="ITM_Type::u8" ref="a0374c0b98ab9de6f71fabff7412df832" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t <a class="el" href="struct_i_t_m___type.html#a0374c0b98ab9de6f71fabff7412df832">u8</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: ITM Stimulus Port 8-bit </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>D:/1/stm32_blink_led-1.2.1-120107/inc/<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Sat Jan 7 2012 17:03:02 for stm32_blink_led by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
