#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Mar 20 15:32:23 2018
# Process ID: 4212
# Log file: E:/Labo2/vivado.log
# Journal file: E:/Labo2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:\Labo2\Labo2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 871.734 ; gain = 114.492
open_bd_design {E:/Labo2/Labo2.srcs/sources_1/bd/System/System.bd}
Adding component instance block -- xilinx.com:ip:microblaze:9.3 - microblaze_0
Adding component instance block -- xilinx.com:ip:mdm:3.1 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - lmb_bram
Successfully read diagram <System> from BD file <E:/Labo2/Labo2.srcs/sources_1/bd/System/System.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1035.902 ; gain = 164.168
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property NAME sw_8bit [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells sw_8bit]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins sw_8bit/S_AXI]
</sw_8bit/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40000000[ 64K ]>
set_property location {3 896 609} [get_bd_cells axi_gpio_1]
set_property NAME btns_5bit [get_bd_cells axi_gpio_1]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {5} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells btns_5bit]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins btns_5bit/S_AXI]
</btns_5bit/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40010000[ 64K ]>
startgroup
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins sw_8bit/GPIO] [get_bd_intf_ports GPIO]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO_1
connect_bd_intf_net [get_bd_intf_pins btns_5bit/GPIO] [get_bd_intf_ports GPIO_1]
endgroup
set_property name sw_8bit [get_bd_intf_ports GPIO]
set_property name btns_5bit [get_bd_intf_ports GPIO_1]
delete_bd_objs [get_bd_intf_nets btns_5bit_GPIO] [get_bd_intf_ports btns_5bit]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins btns_5bit/GPIO]
INFO: [board_rule:/btns_5bit-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl
INFO: [board_rule:/btns_5bit-100] connect_bd_intf_net /gpio_rtl /btns_5bit/GPIO
set_property NAME btns_5bit [get_bd_intf_ports gpio_rtl]
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1185.438 ; gain = 0.000
make_wrapper -files [get_files E:/Labo2/Labo2.srcs/sources_1/bd/System/System.bd] -top
Exporting to file E:/Labo2/Labo2.srcs/sources_1/bd/System/hw_handoff/System.hwh
VHDL Output written to : System.vhd
VHDL Output written to : System_wrapper.vhd
Wrote  : <E:/Labo2/Labo2.srcs/sources_1/bd/System/System.bd> 
save_bd_design
Wrote  : <E:/Labo2/Labo2.srcs/sources_1/bd/System/System.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "E:/Labo2/Labo2.srcs/sources_1/bd/System/hdl/System_wrapper.vhd" into library xil_defaultlib [E:/Labo2/Labo2.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/Labo2/Labo2.srcs/sources_1/bd/System/hdl/System.vhd" into library xil_defaultlib [E:/Labo2/Labo2.srcs/sources_1/bd/System/hdl/System.vhd:1]
Exporting to file E:/Labo2/Labo2.srcs/sources_1/bd/System/hw_handoff/System.hwh
VHDL Output written to : System.vhd
VHDL Output written to : System_wrapper.vhd
Wrote  : <E:/Labo2/Labo2.srcs/sources_1/bd/System/System.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_microblaze_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_dlmb_v10_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_ilmb_v10_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_dlmb_bram_if_cntlr_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_ilmb_bram_if_cntlr_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_lmb_bram_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_mdm_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_clk_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_rst_clk_wiz_1_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'System_axi_uartlite_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw_8bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_axi_gpio_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_5bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'System_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'System_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw_8bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_5bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
[Tue Mar 20 15:43:39 2018] Launched synth_1...
Run output will be captured here: E:/Labo2/Labo2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1211.676 ; gain = 0.000
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0.xdc] for cell 'System_i/microblaze_0/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0.xdc] for cell 'System_i/microblaze_0/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0.xdc] for cell 'System_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0.xdc] for cell 'System_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0.xdc] for cell 'System_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0.xdc] for cell 'System_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xdc] for cell 'System_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1882.063 ; gain = 412.738
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xdc] for cell 'System_i/mdm_1/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xdc] for cell 'System_i/clk_wiz_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xdc] for cell 'System_i/clk_wiz_1/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0_board.xdc] for cell 'System_i/clk_wiz_1/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0_board.xdc] for cell 'System_i/clk_wiz_1/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0.xdc] for cell 'System_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0.xdc] for cell 'System_i/rst_clk_wiz_1_100M'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0_board.xdc] for cell 'System_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0_board.xdc] for cell 'System_i/rst_clk_wiz_1_100M'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xdc] for cell 'System_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xdc] for cell 'System_i/axi_uartlite_0/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0_board.xdc] for cell 'System_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0_board.xdc] for cell 'System_i/axi_uartlite_0/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc] for cell 'System_i/sw_8bit/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc] for cell 'System_i/sw_8bit/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc] for cell 'System_i/sw_8bit/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc] for cell 'System_i/sw_8bit/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0.xdc] for cell 'System_i/btns_5bit/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0.xdc] for cell 'System_i/btns_5bit/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0_board.xdc] for cell 'System_i/btns_5bit/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0_board.xdc] for cell 'System_i/btns_5bit/U0'
Parsing XDC File [E:/Labo2/Labo2.srcs/constrs_1/imports/Labo1/Nexys4_Master(1).xdc]
Finished Parsing XDC File [E:/Labo2/Labo2.srcs/constrs_1/imports/Labo1/Nexys4_Master(1).xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_bram_if_cntlr_0/System_dlmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_bram_if_cntlr_0/System_ilmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_lmb_bram_0/System_lmb_bram_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_axi_periph_0/System_microblaze_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_bram_if_cntlr_0/System_dlmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_bram_if_cntlr_0/System_ilmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_lmb_bram_0/System_lmb_bram_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_axi_periph_0/System_microblaze_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0.xci
Generating merged BMM file for the design top 'System_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/Labo2/Labo2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/62751c34/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1972.641 ; gain = 741.918
refresh_design
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0.xdc] for cell 'System_i/microblaze_0/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0.xdc] for cell 'System_i/microblaze_0/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0.xdc] for cell 'System_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0.xdc] for cell 'System_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0.xdc] for cell 'System_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0.xdc] for cell 'System_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xdc] for cell 'System_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2064.777 ; gain = 3.891
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xdc] for cell 'System_i/mdm_1/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xdc] for cell 'System_i/clk_wiz_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xdc] for cell 'System_i/clk_wiz_1/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0_board.xdc] for cell 'System_i/clk_wiz_1/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0_board.xdc] for cell 'System_i/clk_wiz_1/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0.xdc] for cell 'System_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0.xdc] for cell 'System_i/rst_clk_wiz_1_100M'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0_board.xdc] for cell 'System_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0_board.xdc] for cell 'System_i/rst_clk_wiz_1_100M'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xdc] for cell 'System_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xdc] for cell 'System_i/axi_uartlite_0/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0_board.xdc] for cell 'System_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0_board.xdc] for cell 'System_i/axi_uartlite_0/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc] for cell 'System_i/sw_8bit/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc] for cell 'System_i/sw_8bit/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc] for cell 'System_i/sw_8bit/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc] for cell 'System_i/sw_8bit/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0.xdc] for cell 'System_i/btns_5bit/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0.xdc] for cell 'System_i/btns_5bit/U0'
Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0_board.xdc] for cell 'System_i/btns_5bit/U0'
Finished Parsing XDC File [e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0_board.xdc] for cell 'System_i/btns_5bit/U0'
Parsing XDC File [E:/Labo2/Labo2.srcs/constrs_1/imports/Labo1/Nexys4_Master(1).xdc]
Finished Parsing XDC File [E:/Labo2/Labo2.srcs/constrs_1/imports/Labo1/Nexys4_Master(1).xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_bram_if_cntlr_0/System_dlmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_bram_if_cntlr_0/System_ilmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_lmb_bram_0/System_lmb_bram_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_axi_periph_0/System_microblaze_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_bram_if_cntlr_0/System_dlmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_bram_if_cntlr_0/System_ilmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_lmb_bram_0/System_lmb_bram_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_axi_periph_0/System_microblaze_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0.xci
Generating merged BMM file for the design top 'System_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/Labo2/Labo2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/62751c34/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2077.102 ; gain = 16.215
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_bram_if_cntlr_0/System_dlmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_bram_if_cntlr_0/System_ilmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_lmb_bram_0/System_lmb_bram_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_axi_periph_0/System_microblaze_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_bram_if_cntlr_0/System_dlmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_bram_if_cntlr_0/System_ilmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_lmb_bram_0/System_lmb_bram_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_axi_periph_0/System_microblaze_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0.xci
[Tue Mar 20 15:54:56 2018] Launched synth_1...
Run output will be captured here: E:/Labo2/Labo2.runs/synth_1/runme.log
[Tue Mar 20 15:54:56 2018] Launched impl_1...
Run output will be captured here: E:/Labo2/Labo2.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 170 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Parsing XDC File [e:/Labo2/.Xil/Vivado-4212-PCGENT12297/dcp/System_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2093.395 ; gain = 0.000
INFO: [Timing 38-2] Deriving generated clocks [E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [e:/Labo2/.Xil/Vivado-4212-PCGENT12297/dcp/System_wrapper_early.xdc]
Parsing XDC File [e:/Labo2/.Xil/Vivado-4212-PCGENT12297/dcp/System_wrapper.xdc]
Finished Parsing XDC File [e:/Labo2/.Xil/Vivado-4212-PCGENT12297/dcp/System_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.331 . Memory (MB): peak = 2093.395 ; gain = 0.000
Restoring placement.
Restored 627 out of 627 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_bram_if_cntlr_0/System_dlmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_bram_if_cntlr_0/System_ilmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_lmb_bram_0/System_lmb_bram_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_axi_periph_0/System_microblaze_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_dlmb_bram_if_cntlr_0/System_dlmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_ilmb_bram_if_cntlr_0/System_ilmb_bram_if_cntlr_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_lmb_bram_0/System_lmb_bram_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_clk_wiz_1_0/System_clk_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_rst_clk_wiz_1_100M_0/System_rst_clk_wiz_1_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. E:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_microblaze_0_axi_periph_0/System_microblaze_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. e:/Labo2/Labo2.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0.xci
Generating merged BMM file for the design top 'System_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/Labo2/Labo2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/62751c34/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2093.395 ; gain = 0.000
file mkdir E:/Labo2/Labo2.sdk
file copy -force E:/Labo2/Labo2.runs/impl_1/System_wrapper.sysdef E:/Labo2/Labo2.sdk/System_wrapper.hdf

launch_sdk -workspace E:/Labo2/Labo2.sdk -hwspec E:/Labo2/Labo2.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/Labo2/Labo2.sdk -hwspec E:/Labo2/Labo2.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 20 16:29:52 2018...
