\section{Logic}

% ==============================================================================
% ==============================================================================
% ==============================================================================

\subsection{Truth Tables}\label{subsec-truth-table}

% TODO: Add description and explanation here (T=1, F=0)

\begin{table}[hbt!]
    \centering
    \rowcolors{1}{}{lightgray}
    \begin{tabular}{*{6}{c}}
        $(A$ & $\land$ & $B)$ & $\rightarrow$ & $C$ \\
           T &         & T    &               & T   \\
           T &         & F    &               & T   \\
           F &         & T    &               & F   \\
           F &         & F    &               & F   \\
    \end{tabular}
    \caption{Conjunction}\label{table-conjunction}
\end{table}

\begin{table}[hbt!]
    \centering
    \rowcolors{1}{}{lightgray}
    \begin{tabular}{*{6}{c}}
        $(A$ & $\lor$ & $B)$ & $\rightarrow$ & $C$ \\
           T &        & T    &               & T   \\
           T &        & F    &               & T   \\
           F &        & T    &               & T   \\
           F &        & F    &               & F   \\
    \end{tabular}
    \caption{Disjunction}\label{table-disjunction}
\end{table}

\begin{table}[hbt!]
    \centering
    \rowcolors{1}{}{lightgray}
    \begin{tabular}{*{6}{c}}
        $(A$ & $\Rightarrow$ & $B)$ & $\rightarrow$ & $C$ \\
           T &               & T    &               & T   \\
           T &               & F    &               & F   \\
           F &               & T    &               & T   \\
           F &               & F    &               & T   \\
    \end{tabular}
    \caption{Subjunction}\label{table-subjunction}
\end{table}

\begin{table}[hbt!]
    \centering
    \rowcolors{1}{}{lightgray}
    \begin{tabular}{*{6}{c}}
        $(A$ & $\Leftrightarrow$ & $B)$ & $\rightarrow$ & $C$ \\
           T &                   & T    &               & T   \\
           T &                   & F    &               & F   \\
           F &                   & T    &               & F   \\
           F &                   & F    &               & T   \\
    \end{tabular}
    \caption{Bisubjunction}\label{table-bisubjunction}
\end{table}

\begin{table}[hbt!]
    \centering
    \rowcolors{1}{}{lightgray}
    \begin{tabular}{*{6}{c}}
        $(\neg$ & $B)$ & $\rightarrow$ & $C$ \\
                & T    &               & F   \\
                & F    &               & T   \\
    \end{tabular}
    \caption{Negation}\label{table-negation}
\end{table}

% ==============================================================================
% ==============================================================================
% ==============================================================================

\subsection{Circuit Representation of Logical Operations}\label{subsec-circuits}

Truth tables are very useful in determining the nature of logic gates.
In \pref{Table}{subsec-truth-table} find defined the axioms which build the basis for
this section. Take \texttt{XOR}, for instance: this logic gate evaluates to $1$
if and only if one of both poles receives $1$ as an input as opposed to \texttt{OR}
which also accepts two positive-valued states favorably.

\begin{table}[hbt!]
    \centering
    \rowcolors{1}{}{lightgray}
    \begin{tabular}{*{6}{c}}
        $A$ & $B$ & $A\texttt{ OR }B$ & $A\texttt{ AND }B$ & $A\texttt{ NAND }B$ & $(A\texttt{ OR }B)\texttt{ AND }(A\texttt{ NAND }B)$ \\
          1 & 1   & 1                 & 1                  & 0                   & 0                                                    \\
          1 & 0   & 1                 & 0                  & 1                   & 1                                                    \\
          0 & 1   & 1                 & 0                  & 1                   & 1                                                    \\
          0 & 0   & 0                 & 0                  & 1                   & 0                                                    \\
    \end{tabular}
    \caption{\texttt{XOR} Truth Table}\label{truth-table-xor}
\end{table}

Based on this truth table it is possible to implement a logic gate that replicates
a \texttt{XOR} gate in the following way:

\begin{figure}[hbt!]
    \centering
    \begin{circuitikz}
        % gates
        \node[or port,draw] at (0,2) (or) {};
        \node[nand port,draw] at (0,0) (nand) {};
        \node[and port,draw] at (2,1) (and) {};
        % inputs
        \node at ($(or.in 1) + (-1,0)$) (A) {$A$};
        \node at ($(nand.in 2) + (-1,0)$) (B) {$B$};
        % wires
        \draw (A) -- (or.in 1);
        \draw (A) -- (nand.in 1);
        \draw (B) -- (or.in 2);
        \draw (B) -- (nand.in 2);
        \draw (or.out) -- (and.in 1);
        \draw (nand.out) -- (and.in 2);
        \draw (and.out) -- ($(and.out) + (0.5,0)$) node[anchor=west] (Q) {$Q$};
    \end{circuitikz}
    \caption{Circuit of an \texttt{XOR} gate}\label{circuit-xor-gate}
\end{figure}

A half adder is a circuit that adds two binary numbers, each one bit in size.
The result $S$ is also represented by a one bit value, so in case of 
$1_2+1_2=(10)_2$ the second digit must be carried over in $C$ (hence the name 
\textit{carrier}) in order to be preserved for future operations.

\begin{figure}[hbt!]
    \centering
    \begin{circuitikz}
        % xor gate
        \node[xor port,draw] at (0,2) (xor) {};
        \draw (xor.in 1) -- ($(xor.in 1) + (-0.75,0)$) node[anchor=east] (A) {$A$};
        \draw (xor.in 2) -- ($(xor.in 2) + (-0.75,0)$) node[anchor=east] (B) {$B$};
        \draw (xor.out) -- ($(xor.out) + (0.75,0)$) node[anchor=west] (S) {$S$};
        % and gate   
        \node[and port,draw] at (0,0) (and) {};
        \draw (xor.in 1) -- (and.in 1);
        \draw ($(xor.in 2) + (-0.25,0)$) -- ($(and.in 2) + (-0.25,0)$) -- (and.in 2);
        \draw (and.out) -- ($(and.out) + (0.75,0)$) node[anchor=west] (C) {$C$};        
    \end{circuitikz}
    \caption{Circuit of an half adder}\label{circuit-half-adder}
\end{figure}

\begin{table}[hbt!]
    \centering
    \rowcolors{1}{}{lightgray}
    \begin{tabular}{*{4}{c}}
        $A$ & $B$ & $S$ & $C$ \\
          1 & 1   & 0  & 1    \\
          1 & 0   & 1  & 0    \\
          0 & 1   & 1  & 0    \\
          0 & 0   & 0  & 0    \\
    \end{tabular}
    \caption{Half Adder Truth Table}\label{truth-table-half-adder}
\end{table}

As opposed to an half adder, a full adder takes one more input (a so-called \texttt{carry in})
and two outputs, \textit{i.e.} \texttt{carry out} and \texttt{sum}. To build a
more sophisticated adder, chain half adders in a way that allows the result of
the previous sum to be carried over as \texttt{cin} to the next half adder.

\begin{figure}[hbt!]
    \centering
    \begin{circuitikz}
        % gates
        \node[xor port,draw,anchor=center] at (0,4) (xor1) {D};
        \node[xor port,draw] at (2,4) (xor2) {};
        \node[and port,draw] at (2,2) (and1) {E};
        \node[and port,draw] at (2,0) (and2) {F};
        \node[or port,draw] at (4,1) (or) {};
        % inputs
        \node at ($(xor1.in 1) + (-1,0)$) (A) {$A$};
        \node at ($(xor1.in 2) + (-1,0)$) (B) {$B$};
        \node at ($(A) + (0,-1.5)$) (C) {$C_{in}$};
        % wires
        \draw (A) -- (xor1.in 1);
        \draw (B) -- (xor1.in 2);
        \draw (xor1.out) -- (xor2.in 1);
        \draw (C) -- (xor2.in 2);
        \draw (C) -- (and1.in 1);
        \draw (xor1.out) -- ($(and1.in 2)-(0.5,0)$) -- (and1.in 2);
        \draw ($(A)+(0.75,0)$) -- ($(A)+(0.75,-4.56)$) -- (and2.in 2);
        \draw ($(B)+(1,0)$) -- ($(B)+(1,-3.425)$) -- (and2.in 1);
        \draw (and1.out) -- (or.in 1);
        \draw (and2.out) -- (or.in 2);
        \draw (xor2.out) -- ($(xor2.out) + (0.5,0)$) node[anchor=west] (S) {$S$};
        \draw (or.out) -- ($(or.out) + (0.5,0)$) node[anchor=west] (Q) {$C_{out}$};
    \end{circuitikz}
    \caption{Circuit of an full adder}\label{circuit-full-adder:1}
\end{figure}

Circuit (\ref{circuit-full-adder:1}) introduced three additional truth values 
to make the truth table (\ref{truth-table-full-adder}) for the full adder easier
to read\footnote{Note that $S:\Leftrightarrow D\texttt{ XOR } C_{in}$ and 
$C_{out} :\Leftrightarrow E\texttt{ OR }F$}. It is helpful to think of gate $D$
and gate $F$ as the first half adder.

\begin{table}[hbt!]
    \centering
    \rowcolors{1}{}{lightgray}
    \begin{tabular}{*{8}{c}}
        $A$ & $B$ & $C_{in}$ & $A\texttt{ XOR }B$ & $D\texttt{ XOR }C_{in}$ & $D\texttt{ AND }C_{in}$ & $F$ & $E\texttt{ OR }F$ \\
          1 & 1   & 1        & 0                  & 1                       & 0                       & 1   & 1                 \\
          1 & 1   & 0        & 0                  & 0                       & 0                       & 1   & 1                 \\
          1 & 0   & 1        & 1                  & 0                       & 1                       & 0   & 1                 \\
          0 & 1   & 1        & 1                  & 0                       & 1                       & 0   & 1                 \\
          1 & 0   & 0        & 1                  & 1                       & 0                       & 0   & 0                 \\
          0 & 1   & 0        & 1                  & 1                       & 0                       & 0   & 0                 \\
          0 & 0   & 1        & 0                  & 1                       & 0                       & 0   & 0                 \\
          0 & 0   & 0        & 0                  & 0                       & 0                       & 0   & 0                 \\
    \end{tabular}
    \caption{Full Adder Truth Table}\label{truth-table-full-adder}
\end{table}
