<html><body><samp><pre>
<!@TC:1713961328>
#Build: Synplify Pro (R) U-2023.03L-SP1, Build 153R, Aug 10 2023
#install: C:\lscc\diamond\3.13\synpbase
#OS: Windows 10 or later
#Hostname: 2119PC2

# Wed Apr 24 14:22:08 2024

#Implementation: impl1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: C:\lscc\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: 2119PC2

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @</a>

@N: : <!@TM:1713961329> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: C:\lscc\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: 2119PC2

Implementation : impl1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @</a>

@N: : <!@TM:1713961329> | Running in 64-bit mode 
@I::"C:\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v" (library work)
@I::"C:\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.13\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.13\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.13\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\synthesis_directives.v" (library work)
@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\b2p\b2p.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\b2p\b2p.v:36:12:36:25:@N:CG334:@XP_MSG">b2p.v(36)</a><!@TM:1713961329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\b2p\b2p.v:42:12:42:24:@N:CG333:@XP_MSG">b2p.v(42)</a><!@TM:1713961329> | Read directive translate_on.
@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\b2p\b2p_byte2pixel_bb.v" (library work)
@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\i2c_s\i2c_s.v" (library work)
@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\int_pll\int_pll.v" (library work)
@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy.v:142:12:142:25:@N:CG334:@XP_MSG">rx_dphy.v(142)</a><!@TM:1713961329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy.v:148:12:148:24:@N:CG333:@XP_MSG">rx_dphy.v(148)</a><!@TM:1713961329> | Read directive translate_on.
@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx.v" (library work)
@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_wrapper.v" (library work)
@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_capture_ctrl_bb.v" (library work)
@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx_wrap_bb.v" (library work)
@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_rx_global_ctrl_bb.v" (library work)
@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_soft_dphy_rx_bb.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_soft_dphy_rx_bb.v:47:13:47:26:@W:CG100:@XP_MSG">rx_dphy_soft_dphy_rx_bb.v(47)</a><!@TM:1713961329> | User defined pragma syn_black_box detected</font>

@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\ipk.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\ipk.v:1:13:1:26:@N:CG334:@XP_MSG">ipk.v(1)</a><!@TM:1713961329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\ipk.v:3:13:3:25:@N:CG333:@XP_MSG">ipk.v(3)</a><!@TM:1713961329> | Read directive translate_on.
<font color=#A52A2A>@W:<a href="@W:CG274:@XP_HELP">CG274</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\ipk.v:5:0:5:22:@W:CG274:@XP_MSG">ipk.v(5)</a><!@TM:1713961329> | Not overridding macro passed from the project (Macro: SBP_SYNTHESIS) - the macro value specified in the project will be used</font>
@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\mipi2parallel.v" (library work)
@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\i2c_target_top.v" (library work)
@I::"C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\mipi2parallel_top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module mipi2parallel_top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v:741:7:741:10:@N:CG364:@XP_MSG">lifmd.v(741)</a><!@TM:1713961329> | Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 91MB peak: 91MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v:745:7:745:10:@N:CG364:@XP_MSG">lifmd.v(745)</a><!@TM:1713961329> | Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 91MB peak: 91MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v:984:7:984:14:@N:CG364:@XP_MSG">lifmd.v(984)</a><!@TM:1713961329> | Synthesizing module EHXPLLM in library work.
Running optimization stage 1 on EHXPLLM .......
Finished optimization stage 1 on EHXPLLM (CPU Time 0h:00m:00s, Memory Used current: 91MB peak: 91MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\int_pll\int_pll.v:8:7:8:14:@N:CG364:@XP_MSG">int_pll.v(8)</a><!@TM:1713961329> | Synthesizing module int_pll in library work.
Running optimization stage 1 on int_pll .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\int_pll\int_pll.v:23:8:23:22:@W:CL168:@XP_MSG">int_pll.v(23)</a><!@TM:1713961329> | Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Finished optimization stage 1 on int_pll (CPU Time 0h:00m:00s, Memory Used current: 91MB peak: 91MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx_wrap_bb.v:8:7:8:27:@N:CG364:@XP_MSG">rx_dphy_dphy_rx_wrap_bb.v(8)</a><!@TM:1713961329> | Synthesizing module rx_dphy_dphy_rx_wrap in library work.
<font color=#A52A2A>@W:<a href="@W:CG146:@XP_HELP">CG146</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx_wrap_bb.v:8:7:8:27:@W:CG146:@XP_MSG">rx_dphy_dphy_rx_wrap_bb.v(8)</a><!@TM:1713961329> | Creating black box for empty module rx_dphy_dphy_rx_wrap</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_wrapper.v:75:7:75:27:@N:CG364:@XP_MSG">rx_dphy_dphy_wrapper.v(75)</a><!@TM:1713961329> | Synthesizing module rx_dphy_dphy_wrapper in library work.

	DPHY_RX_IP=40'b0100110101001001010110000100010101001100
	RX_GEAR=32'b00000000000000000000000000001000
	WORD_ALIGN=16'b0100111101001110
	NUM_RX_LANE=32'b00000000000000000000000000000100
   Generated name = rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v:1226:7:1226:16:@N:CG364:@XP_MSG">lifmd.v(1226)</a><!@TM:1713961329> | Synthesizing module MIPIDPHYA in library work.
Running optimization stage 1 on MIPIDPHYA .......
Finished optimization stage 1 on MIPIDPHYA (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 92MB)
Running optimization stage 1 on rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s .......
Finished optimization stage 1 on rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 92MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_rx_global_ctrl_bb.v:8:7:8:29:@N:CG364:@XP_MSG">rx_dphy_rx_global_ctrl_bb.v(8)</a><!@TM:1713961329> | Synthesizing module rx_dphy_rx_global_ctrl in library work.
<font color=#A52A2A>@W:<a href="@W:CG146:@XP_HELP">CG146</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_rx_global_ctrl_bb.v:8:7:8:29:@W:CG146:@XP_MSG">rx_dphy_rx_global_ctrl_bb.v(8)</a><!@TM:1713961329> | Creating black box for empty module rx_dphy_rx_global_ctrl</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx.v:53:7:53:22:@N:CG364:@XP_MSG">rx_dphy_dphy_rx.v(53)</a><!@TM:1713961329> | Synthesizing module rx_dphy_dphy_rx in library work.

	PARSER=16'b0100111101001110
	RX_TYPE=24'b010001000101001101001001
	NUM_RX_LANE=32'b00000000000000000000000000000100
	RX_GEAR=32'b00000000000000000000000000001000
	DPHY_RX_IP=40'b0100110101001001010110000100010101001100
	DATA_TYPE=48'b010100100100011101000010001110000011100000111000
	RX_CLK_MODE=56'b01001000010100110101111101001111010011100100110001011001
	TX_WAIT_TIME=72'b010011000100010101010011010100110101111100110001001101010100110101010011
	LANE_ALIGN=16'b0100111101001110
	WORD_ALIGN=16'b0100111101001110
	BYTECLK_MHZ=32'b00000000000000000000000000001010
	SETTLE_CYC=32'b00000000000000000000000000000010
	FIFO_TYPE=24'b010011000101010101010100
	DT=6'b111110
   Generated name = rx_dphy_dphy_rx_Z1
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_capture_ctrl_bb.v:8:7:8:27:@N:CG364:@XP_MSG">rx_dphy_capture_ctrl_bb.v(8)</a><!@TM:1713961329> | Synthesizing module rx_dphy_capture_ctrl in library work.
<font color=#A52A2A>@W:<a href="@W:CG146:@XP_HELP">CG146</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_capture_ctrl_bb.v:8:7:8:27:@W:CG146:@XP_MSG">rx_dphy_capture_ctrl_bb.v(8)</a><!@TM:1713961329> | Creating black box for empty module rx_dphy_capture_ctrl</font>

<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx.v:388:29:388:46:@W:CS263:@XP_MSG">rx_dphy_dphy_rx.v(388)</a><!@TM:1713961329> | Port-width mismatch for port lp_hs_state_clk_o. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx.v:199:31:199:52:@W:CG360:@XP_MSG">rx_dphy_dphy_rx.v(199)</a><!@TM:1713961329> | Removing wire capture_en_pre_parser, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx.v:201:31:201:45:@W:CG360:@XP_MSG">rx_dphy_dphy_rx.v(201)</a><!@TM:1713961329> | Removing wire bd0_pre_parser, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx.v:202:31:202:45:@W:CG360:@XP_MSG">rx_dphy_dphy_rx.v(202)</a><!@TM:1713961329> | Removing wire bd1_pre_parser, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx.v:203:31:203:45:@W:CG360:@XP_MSG">rx_dphy_dphy_rx.v(203)</a><!@TM:1713961329> | Removing wire bd2_pre_parser, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx.v:204:31:204:45:@W:CG360:@XP_MSG">rx_dphy_dphy_rx.v(204)</a><!@TM:1713961329> | Removing wire bd3_pre_parser, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx.v:206:31:206:39:@W:CG360:@XP_MSG">rx_dphy_dphy_rx.v(206)</a><!@TM:1713961329> | Removing wire lp_av_en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx.v:206:41:206:50:@W:CG360:@XP_MSG">rx_dphy_dphy_rx.v(206)</a><!@TM:1713961329> | Removing wire lp2_av_en, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx.v:207:31:207:38:@W:CG360:@XP_MSG">rx_dphy_dphy_rx.v(207)</a><!@TM:1713961329> | Removing wire payload, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx.v:208:31:208:52:@W:CG360:@XP_MSG">rx_dphy_dphy_rx.v(208)</a><!@TM:1713961329> | Removing wire reset_clk_hs_n_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on rx_dphy_dphy_rx_Z1 .......
Finished optimization stage 1 on rx_dphy_dphy_rx_Z1 (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 92MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy.v:8:7:8:14:@N:CG364:@XP_MSG">rx_dphy.v(8)</a><!@TM:1713961329> | Synthesizing module rx_dphy in library work.
Running optimization stage 1 on rx_dphy .......
Finished optimization stage 1 on rx_dphy (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 92MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\b2p\b2p_byte2pixel_bb.v:8:7:8:21:@N:CG364:@XP_MSG">b2p_byte2pixel_bb.v(8)</a><!@TM:1713961329> | Synthesizing module b2p_byte2pixel in library work.
<font color=#A52A2A>@W:<a href="@W:CG146:@XP_HELP">CG146</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\b2p\b2p_byte2pixel_bb.v:8:7:8:21:@W:CG146:@XP_MSG">b2p_byte2pixel_bb.v(8)</a><!@TM:1713961329> | Creating black box for empty module b2p_byte2pixel</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\b2p\b2p.v:15:7:15:10:@N:CG364:@XP_MSG">b2p.v(15)</a><!@TM:1713961329> | Synthesizing module b2p in library work.
Running optimization stage 1 on b2p .......
Finished optimization stage 1 on b2p (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 92MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\mipi2parallel.v:49:7:49:20:@N:CG364:@XP_MSG">mipi2parallel.v(49)</a><!@TM:1713961329> | Synthesizing module mipi2parallel in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\mipi2parallel.v:97:21:97:29:@W:CG360:@XP_MSG">mipi2parallel.v(97)</a><!@TM:1713961329> | Removing wire sp2_en_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\mipi2parallel.v:98:22:98:30:@W:CG360:@XP_MSG">mipi2parallel.v(98)</a><!@TM:1713961329> | Removing wire lp2_en_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\mipi2parallel.v:99:24:99:35:@W:CG360:@XP_MSG">mipi2parallel.v(99)</a><!@TM:1713961329> | Removing wire lp2_av_en_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\mipi2parallel.v:100:23:100:28:@W:CG360:@XP_MSG">mipi2parallel.v(100)</a><!@TM:1713961329> | Removing wire dt2_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\mipi2parallel.v:101:24:101:29:@W:CG360:@XP_MSG">mipi2parallel.v(101)</a><!@TM:1713961329> | Removing wire wc2_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\mipi2parallel.v:106:20:106:25:@W:CG360:@XP_MSG">mipi2parallel.v(106)</a><!@TM:1713961329> | Removing wire vc2_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\mipi2parallel.v:107:21:107:27:@W:CG360:@XP_MSG">mipi2parallel.v(107)</a><!@TM:1713961329> | Removing wire ecc2_w, as there is no assignment to it.</font>
Running optimization stage 1 on mipi2parallel .......
Finished optimization stage 1 on mipi2parallel (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v:1376:7:1376:11:@N:CG364:@XP_MSG">lifmd.v(1376)</a><!@TM:1713961329> | Synthesizing module I2CA in library work.
Running optimization stage 1 on I2CA .......
Finished optimization stage 1 on I2CA (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v:55:7:55:9:@N:CG364:@XP_MSG">lifmd.v(55)</a><!@TM:1713961329> | Synthesizing module BB in library work.
Running optimization stage 1 on BB .......
Finished optimization stage 1 on BB (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\i2c_s\i2c_s.v:8:7:8:12:@N:CG364:@XP_MSG">i2c_s.v(8)</a><!@TM:1713961329> | Synthesizing module i2c_s in library work.
Running optimization stage 1 on i2c_s .......
Finished optimization stage 1 on i2c_s (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\i2c_target_top.v:42:7:42:17:@N:CG364:@XP_MSG">i2c_target_top.v(42)</a><!@TM:1713961329> | Synthesizing module i2c_target in library work.

	I2C_TARGET_ADR_MSB=5'b10000
	REG_ADR_WIDTH=32'b00000000000000000000000000000100
	REG_0_DEF_VAL=8'b00000001
	REG_1_DEF_VAL=8'b00000000
	REG_2_DEF_VAL=8'b00000000
	REG_3_DEF_VAL=8'b00000000
	REG_4_DEF_VAL=8'b00000000
	REG_5_DEF_VAL=8'b00000000
	REG_6_DEF_VAL=8'b00000000
	REG_7_DEF_VAL=8'b00000000
	REG_8_DEF_VAL=8'b00000000
	REG_9_DEF_VAL=8'b00000000
	REG_A_DEF_VAL=8'b00000000
	REG_B_DEF_VAL=8'b00000000
	REG_C_DEF_VAL=8'b00000000
	REG_D_DEF_VAL=8'b00000000
	REG_E_DEF_VAL=8'b00000000
	REG_F_DEF_VAL=8'b00000000
	DLY=32'b00000000000000000000000000000101
	IP_REG_ADR_CR=4'b0001
	IP_REG_ADR_CMDR=4'b0111
	IP_REG_ADR_INTCR=4'b0101
	IP_REG_ADR_SLAVE_ADR=4'b0100
	IP_REG_ADR_SR=4'b1011
	IP_REG_ADR_INSR=4'b1100
	IP_REG_ADR_RXDR=4'b1001
	IP_REG_ADR_TXDR=4'b1000
	CR_SET=9'b000000001
	CMDR_SET=9'b000000010
	INTCR_SET=9'b000000100
	SLAVE_ADR_MSB_SET=9'b000001000
	WAIT=9'b000010000
	STATUS_READ=9'b000100000
	SUB_ADR_SET=9'b001000000
	REG_WRITE=9'b010000000
	REG_READ=9'b100000000
   Generated name = i2c_target_Z2
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\i2c_target_top.v:98:10:98:19:@W:CG360:@XP_MSG">i2c_target_top.v(98)</a><!@TM:1713961329> | Removing wire ip_dato_d, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\i2c_target_top.v:99:5:99:14:@W:CG360:@XP_MSG">i2c_target_top.v(99)</a><!@TM:1713961329> | Removing wire ip_acko_d, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\i2c_target_top.v:100:5:100:13:@W:CG360:@XP_MSG">i2c_target_top.v(100)</a><!@TM:1713961329> | Removing wire ip_irq_d, as there is no assignment to it.</font>
Running optimization stage 1 on i2c_target_Z2 .......
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\i2c_target_top.v:148:0:148:6:@A:CL291:@XP_MSG">i2c_target_top.v(148)</a><!@TM:1713961329> | Register ip_dati with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
Finished optimization stage 1 on i2c_target_Z2 (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v:268:7:268:10:@N:CG364:@XP_MSG">lifmd.v(268)</a><!@TM:1713961329> | Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Finished optimization stage 1 on GSR (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.13\synpbase\lib\lucent\lifmd.v:677:7:677:10:@N:CG364:@XP_MSG">lifmd.v(677)</a><!@TM:1713961329> | Synthesizing module PUR in library work.
Running optimization stage 1 on PUR .......
Finished optimization stage 1 on PUR (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\mipi2parallel_top.v:49:7:49:24:@N:CG364:@XP_MSG">mipi2parallel_top.v(49)</a><!@TM:1713961329> | Synthesizing module mipi2parallel_top in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\mipi2parallel_top.v:164:18:164:19:@W:CG781:@XP_MSG">mipi2parallel_top.v(164)</a><!@TM:1713961329> | Input clk_lp_ctrl_i on instance mipi2parallel_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on mipi2parallel_top .......
Finished optimization stage 1 on mipi2parallel_top (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on mipi2parallel_top .......
Finished optimization stage 2 on mipi2parallel_top (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on PUR .......
Finished optimization stage 2 on PUR (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on GSR .......
Finished optimization stage 2 on GSR (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on i2c_target_Z2 .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\i2c_target_top.v:148:0:148:6:@W:CL190:@XP_MSG">i2c_target_top.v(148)</a><!@TM:1713961329> | Optimizing register bit ip_dati[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\i2c_target_top.v:148:0:148:6:@W:CL190:@XP_MSG">i2c_target_top.v(148)</a><!@TM:1713961329> | Optimizing register bit ip_dati[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\i2c_target_top.v:148:0:148:6:@W:CL169:@XP_MSG">i2c_target_top.v(148)</a><!@TM:1713961329> | Pruning unused register ip_dati[9]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\i2c_target_top.v:148:0:148:6:@W:CL169:@XP_MSG">i2c_target_top.v(148)</a><!@TM:1713961329> | Pruning unused register ip_dati[8]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\i2c_target_top.v:148:0:148:6:@W:CL177:@XP_MSG">i2c_target_top.v(148)</a><!@TM:1713961329> | Sharing sequential element ip_stbi and merging ip_csi. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\source\verilog\i2c_target_top.v:148:0:148:6:@N:CL201:@XP_MSG">i2c_target_top.v(148)</a><!@TM:1713961329> | Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
Finished optimization stage 2 on i2c_target_Z2 (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on i2c_s .......
Finished optimization stage 2 on i2c_s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on BB .......
Finished optimization stage 2 on BB (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on I2CA .......
Finished optimization stage 2 on I2CA (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on mipi2parallel .......
Finished optimization stage 2 on mipi2parallel (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on b2p .......
Finished optimization stage 2 on b2p (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on rx_dphy .......
Finished optimization stage 2 on rx_dphy (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on rx_dphy_dphy_rx_Z1 .......
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx.v:95:45:95:51:@W:CL158:@XP_MSG">rx_dphy_dphy_rx.v(95)</a><!@TM:1713961329> | Inout d0_p_i is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_rx.v:96:45:96:51:@W:CL158:@XP_MSG">rx_dphy_dphy_rx.v(96)</a><!@TM:1713961329> | Inout d0_n_i is unused</font>
Finished optimization stage 2 on rx_dphy_dphy_rx_Z1 (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on MIPIDPHYA .......
Finished optimization stage 2 on MIPIDPHYA (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\ipk\rx_dphy\rx_dphy_dphy_wrapper.v:90:26:90:35:@N:CL159:@XP_MSG">rx_dphy_dphy_wrapper.v(90)</a><!@TM:1713961329> | Input reset_n_i is unused.
Finished optimization stage 2 on rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on int_pll .......
Finished optimization stage 2 on int_pll (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on EHXPLLM .......
Finished optimization stage 2 on EHXPLLM (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\impl1\synwork\layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 24 14:22:09 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: C:\lscc\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: 2119PC2

Implementation : impl1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @</a>

@N: : <!@TM:1713961329> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 89MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 24 14:22:09 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\impl1\synwork\mipi2parallel_lifmd_impl1_comp.rt.csv:@XP_FILE">mipi2parallel_lifmd_impl1_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 24 14:22:09 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1713961328>

@A: : <!@TM:1713961329> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport10_head></a>Linked File:  <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\impl1\synlog\mipi2parallel_lifmd_impl1_multi_srs_gen.srr:@XP_FILE">mipi2parallel_lifmd_impl1_multi_srs_gen.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1713961328>

@A: : <!@TM:1713961330> | premap output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Premap Report
<a name=mapperReport23_head></a>Linked File:  <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\impl1\synlog\mipi2parallel_lifmd_impl1_premap.srr:@XP_FILE">mipi2parallel_lifmd_impl1_premap.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1713961328>

@A: : <!@TM:1713961330> | fpga_mapper output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
<a name=mapperReport38_head></a>Linked File:  <a href="C:\Users\p2119\Desktop\CrossLink-MIPI-DSICSI-2-to-Parallel-Bridge-DSI\impl1\synlog\mipi2parallel_lifmd_impl1_fpga_mapper.srr:@XP_FILE">mipi2parallel_lifmd_impl1_fpga_mapper.srr</a>

</pre></samp></body></html>
