{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545133525466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545133525467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 19:45:25 2018 " "Processing started: Tue Dec 18 19:45:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545133525467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545133525467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipe_computer2 -c pipe_computer2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipe_computer2 -c pipe_computer2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545133525467 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1545133526550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipepc.v 1 1 " "Found 1 design units, including 1 entities, in source file pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc_F_reg " "Found entity 1: pipepc_F_reg" {  } { { "pipepc.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipepc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemwreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg_W_reg " "Found entity 1: pipemwreg_W_reg" {  } { { "pipemwreg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipemwreg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemem.v 2 2 " "Found 2 design units, including 2 entities, in source file pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem_M_stage " "Found entity 1: pipemem_M_stage" {  } { { "pipemem.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipemem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526660 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_datamem " "Found entity 2: IO_datamem" {  } { { "pipemem.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipemem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer " "Found entity 1: pipelined_computer" {  } { { "pipelined_computer.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipelined_computer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_computer " "Found entity 1: pipeline_computer" {  } { { "pipeline_computer.bdf" "" { Schematic "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipeline_computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeir.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir_D_reg " "Found entity 1: pipeir_D_reg" {  } { { "pipeir.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipeir.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeif.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif_F_stage " "Found entity 1: pipeif_F_stage" {  } { { "pipeif.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipeif.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeid.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid_D_stage " "Found entity 1: pipeid_D_stage" {  } { { "pipeid.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipeid.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeexe.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe_E_stage " "Found entity 1: pipeexe_E_stage" {  } { { "pipeexe.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipeexe.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg_M_reg " "Found entity 1: pipeemreg_M_reg" {  } { { "pipeemreg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipeemreg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipedereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg_E_reg " "Found entity 1: pipedereg_E_reg" {  } { { "pipedereg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipedereg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_cu " "Found entity 1: pipe_cu" {  } { { "pipe_cu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipe_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_computer_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_computer_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_computer_sim " "Found entity 1: pipe_computer_sim" {  } { { "pipe_computer_sim.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipe_computer_sim.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_port_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file out_port_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_seg " "Found entity 1: out_port_seg" {  } { { "out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output " "Found entity 1: io_output" {  } { { "io_output.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/io_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input.v 2 2 " "Found 2 design units, including 2 entities, in source file io_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input " "Found entity 1: io_input" {  } { { "io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/io_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526741 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/io_input.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "dffe32.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_and_mem_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_and_mem_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_and_mem_clock " "Found entity 1: clock_and_mem_clock" {  } { { "clock_and_mem_clock.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/clock_and_mem_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "cla32.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_computer2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipe_computer2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_computer2 " "Found entity 1: pipe_computer2" {  } { { "pipe_computer2.bdf" "" { Schematic "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipe_computer2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_computer_sim2.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_computer_sim2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_computer_sim2 " "Found entity 1: pipe_computer_sim2" {  } { { "pipe_computer_sim2.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipe_computer_sim2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemem_m_stage2.v 2 2 " "Found 2 design units, including 2 entities, in source file pipemem_m_stage2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem_M_stage2 " "Found entity 1: pipemem_M_stage2" {  } { { "pipemem_M_stage2.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipemem_M_stage2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526770 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_datamem2 " "Found entity 2: IO_datamem2" {  } { { "pipemem_M_stage2.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipemem_M_stage2.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_computer_io.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipe_computer_io.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_computer_IO " "Found entity 1: pipe_computer_IO" {  } { { "pipe_computer_IO.bdf" "" { Schematic "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipe_computer_IO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133526774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133526774 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regrt pipeid.v(66) " "Verilog HDL Implicit Net warning at pipeid.v(66): created implicit net for \"regrt\"" {  } { { "pipeid.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipeid.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133526774 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1545133526774 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133526774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipe_computer_IO " "Elaborating entity \"pipe_computer_IO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1545133527550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_port_seg out_port_seg:inst4 " "Elaborating entity \"out_port_seg\" for hierarchy \"out_port_seg:inst4\"" {  } { { "pipe_computer_IO.bdf" "inst4" { Schematic "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipe_computer_IO.bdf" { { 336 656 824 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(12) " "Verilog HDL assignment warning at out_port_seg.v(12): truncated value with size 32 to match size of target (4)" {  } { { "out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545133527554 "|pipeline_computer|out_port_seg:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(13) " "Verilog HDL assignment warning at out_port_seg.v(13): truncated value with size 32 to match size of target (4)" {  } { { "out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545133527555 "|pipeline_computer|out_port_seg:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg out_port_seg:inst4\|sevenseg:display_1 " "Elaborating entity \"sevenseg\" for hierarchy \"out_port_seg:inst4\|sevenseg:display_1\"" {  } { { "out_port_seg.v" "display_1" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_computer pipelined_computer:inst " "Elaborating entity \"pipelined_computer\" for hierarchy \"pipelined_computer:inst\"" {  } { { "pipe_computer_IO.bdf" "inst" { Schematic "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipe_computer_IO.bdf" { { 160 416 616 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc_F_reg pipelined_computer:inst\|pipepc_F_reg:prog_cnt " "Elaborating entity \"pipepc_F_reg\" for hierarchy \"pipelined_computer:inst\|pipepc_F_reg:prog_cnt\"" {  } { { "pipelined_computer.v" "prog_cnt" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipelined_computer.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32 pipelined_computer:inst\|pipepc_F_reg:prog_cnt\|dffe32:next_pc " "Elaborating entity \"dffe32\" for hierarchy \"pipelined_computer:inst\|pipepc_F_reg:prog_cnt\|dffe32:next_pc\"" {  } { { "pipepc.v" "next_pc" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipepc.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif_F_stage pipelined_computer:inst\|pipeif_F_stage:IF_stage " "Elaborating entity \"pipeif_F_stage\" for hierarchy \"pipelined_computer:inst\|pipeif_F_stage:IF_stage\"" {  } { { "pipelined_computer.v" "IF_stage" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipelined_computer.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipelined_computer:inst\|pipeif_F_stage:IF_stage\|mux4x32:selectNextpc " "Elaborating entity \"mux4x32\" for hierarchy \"pipelined_computer:inst\|pipeif_F_stage:IF_stage\|mux4x32:selectNextpc\"" {  } { { "pipeif.v" "selectNextpc" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipeif.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipelined_computer:inst\|pipeif_F_stage:IF_stage\|lpm_rom_irom:instmem " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipelined_computer:inst\|pipeif_F_stage:IF_stage\|lpm_rom_irom:instmem\"" {  } { { "pipeif.v" "instmem" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipeif.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_computer:inst\|pipeif_F_stage:IF_stage\|lpm_rom_irom:instmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_computer:inst\|pipeif_F_stage:IF_stage\|lpm_rom_irom:instmem\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer:inst\|pipeif_F_stage:IF_stage\|lpm_rom_irom:instmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_computer:inst\|pipeif_F_stage:IF_stage\|lpm_rom_irom:instmem\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133527767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer:inst\|pipeif_F_stage:IF_stage\|lpm_rom_irom:instmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_computer:inst\|pipeif_F_stage:IF_stage\|lpm_rom_irom:instmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/junior/DigitalComponentDesign/MIPS_Compiler/asm/abssub_instmem.mif " "Parameter \"init_file\" = \"E:/junior/DigitalComponentDesign/MIPS_Compiler/asm/abssub_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527767 ""}  } { { "lpm_rom_irom.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545133527767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b1m1 " "Found entity 1: altsyncram_b1m1" {  } { { "db/altsyncram_b1m1.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/db/altsyncram_b1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133527853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133527853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b1m1 pipelined_computer:inst\|pipeif_F_stage:IF_stage\|lpm_rom_irom:instmem\|altsyncram:altsyncram_component\|altsyncram_b1m1:auto_generated " "Elaborating entity \"altsyncram_b1m1\" for hierarchy \"pipelined_computer:inst\|pipeif_F_stage:IF_stage\|lpm_rom_irom:instmem\|altsyncram:altsyncram_component\|altsyncram_b1m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527854 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "16 32 16 10 " "16 out of 32 addresses are reinitialized. The latest initialized data will replace the existing data. There are 16 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1545133527861 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1545133527861 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1545133527861 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1545133527861 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1545133527861 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1545133527861 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1545133527861 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1545133527861 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/" 18 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1545133527861 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "10 " "Memory Initialization File address 10 is reinitialized" {  } { { "" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/" 19 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1545133527861 ""}  } { { "E:/junior/DigitalComponentDesign/MIPS_Compiler/asm/abssub_instmem.mif" "" { Text "E:/junior/DigitalComponentDesign/MIPS_Compiler/asm/abssub_instmem.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1545133527861 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 32 E:/junior/DigitalComponentDesign/MIPS_Compiler/asm/abssub_instmem.mif " "Memory depth (128) in the design file differs from memory depth (32) in the Memory Initialization File \"E:/junior/DigitalComponentDesign/MIPS_Compiler/asm/abssub_instmem.mif\" -- setting initial value for remaining addresses to 0" {  } { { "lpm_rom_irom.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/lpm_rom_irom.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1545133527862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir_D_reg pipelined_computer:inst\|pipeir_D_reg:inst_reg " "Elaborating entity \"pipeir_D_reg\" for hierarchy \"pipelined_computer:inst\|pipeir_D_reg:inst_reg\"" {  } { { "pipelined_computer.v" "inst_reg" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipelined_computer.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid_D_stage pipelined_computer:inst\|pipeid_D_stage:ID_stage " "Elaborating entity \"pipeid_D_stage\" for hierarchy \"pipelined_computer:inst\|pipeid_D_stage:ID_stage\"" {  } { { "pipelined_computer.v" "ID_stage" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipelined_computer.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_cu pipelined_computer:inst\|pipeid_D_stage:ID_stage\|pipe_cu:cu " "Elaborating entity \"pipe_cu\" for hierarchy \"pipelined_computer:inst\|pipeid_D_stage:ID_stage\|pipe_cu:cu\"" {  } { { "pipeid.v" "cu" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipeid.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipelined_computer:inst\|pipeid_D_stage:ID_stage\|regfile:regf " "Elaborating entity \"regfile\" for hierarchy \"pipelined_computer:inst\|pipeid_D_stage:ID_stage\|regfile:regf\"" {  } { { "pipeid.v" "regf" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipeid.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipelined_computer:inst\|pipeid_D_stage:ID_stage\|mux2x5:rd_rt " "Elaborating entity \"mux2x5\" for hierarchy \"pipelined_computer:inst\|pipeid_D_stage:ID_stage\|mux2x5:rd_rt\"" {  } { { "pipeid.v" "rd_rt" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipeid.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg_E_reg pipelined_computer:inst\|pipedereg_E_reg:de_reg " "Elaborating entity \"pipedereg_E_reg\" for hierarchy \"pipelined_computer:inst\|pipedereg_E_reg:de_reg\"" {  } { { "pipelined_computer.v" "de_reg" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipelined_computer.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe_E_stage pipelined_computer:inst\|pipeexe_E_stage:EXE_stage " "Elaborating entity \"pipeexe_E_stage\" for hierarchy \"pipelined_computer:inst\|pipeexe_E_stage:EXE_stage\"" {  } { { "pipelined_computer.v" "EXE_stage" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipelined_computer.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipelined_computer:inst\|pipeexe_E_stage:EXE_stage\|mux2x32:e_alu_a " "Elaborating entity \"mux2x32\" for hierarchy \"pipelined_computer:inst\|pipeexe_E_stage:EXE_stage\|mux2x32:e_alu_a\"" {  } { { "pipeexe.v" "e_alu_a" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipeexe.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipelined_computer:inst\|pipeexe_E_stage:EXE_stage\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"pipelined_computer:inst\|pipeexe_E_stage:EXE_stage\|alu:alu_unit\"" {  } { { "pipeexe.v" "alu_unit" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipeexe.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg_M_reg pipelined_computer:inst\|pipeemreg_M_reg:em_reg " "Elaborating entity \"pipeemreg_M_reg\" for hierarchy \"pipelined_computer:inst\|pipeemreg_M_reg:em_reg\"" {  } { { "pipelined_computer.v" "em_reg" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipelined_computer.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem_M_stage2 pipelined_computer:inst\|pipemem_M_stage2:MEM_stage " "Elaborating entity \"pipemem_M_stage2\" for hierarchy \"pipelined_computer:inst\|pipemem_M_stage2:MEM_stage\"" {  } { { "pipelined_computer.v" "MEM_stage" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipelined_computer.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_datamem2 pipelined_computer:inst\|pipemem_M_stage2:MEM_stage\|IO_datamem2:datamem " "Elaborating entity \"IO_datamem2\" for hierarchy \"pipelined_computer:inst\|pipemem_M_stage2:MEM_stage\|IO_datamem2:datamem\"" {  } { { "pipemem_M_stage2.v" "datamem" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipemem_M_stage2.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527969 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "pipemem_M_stage2.v(46) " "Verilog HDL Case Statement warning at pipemem_M_stage2.v(46): can't check case statement for completeness because the case expression has too many possible states" {  } { { "pipemem_M_stage2.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipemem_M_stage2.v" 46 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1545133527972 "|pipe_computer_IO|pipelined_computer:inst|pipemem_M_stage2:MEM_stage|IO_datamem2:datamem"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "pipemem_M_stage2.v(56) " "Verilog HDL Case Statement warning at pipemem_M_stage2.v(56): can't check case statement for completeness because the case expression has too many possible states" {  } { { "pipemem_M_stage2.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipemem_M_stage2.v" 56 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1545133527973 "|pipe_computer_IO|pipelined_computer:inst|pipemem_M_stage2:MEM_stage|IO_datamem2:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipelined_computer:inst\|pipemem_M_stage2:MEM_stage\|IO_datamem2:datamem\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipelined_computer:inst\|pipemem_M_stage2:MEM_stage\|IO_datamem2:datamem\|lpm_ram_dq_dram:dram\"" {  } { { "pipemem_M_stage2.v" "dram" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipemem_M_stage2.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133527976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_computer:inst\|pipemem_M_stage2:MEM_stage\|IO_datamem2:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_computer:inst\|pipemem_M_stage2:MEM_stage\|IO_datamem2:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "altsyncram_component" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer:inst\|pipemem_M_stage2:MEM_stage\|IO_datamem2:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_computer:inst\|pipemem_M_stage2:MEM_stage\|IO_datamem2:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer:inst\|pipemem_M_stage2:MEM_stage\|IO_datamem2:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_computer:inst\|pipemem_M_stage2:MEM_stage\|IO_datamem2:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/junior/DigitalComponentDesign/MIPS_Compiler/asm/abssub_datamem.mif " "Parameter \"init_file\" = \"E:/junior/DigitalComponentDesign/MIPS_Compiler/asm/abssub_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528088 ""}  } { { "lpm_ram_dq_dram.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545133528088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v6u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v6u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v6u1 " "Found entity 1: altsyncram_v6u1" {  } { { "db/altsyncram_v6u1.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/db/altsyncram_v6u1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133528175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133528175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v6u1 pipelined_computer:inst\|pipemem_M_stage2:MEM_stage\|IO_datamem2:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_v6u1:auto_generated " "Elaborating entity \"altsyncram_v6u1\" for hierarchy \"pipelined_computer:inst\|pipemem_M_stage2:MEM_stage\|IO_datamem2:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_v6u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg_W_reg pipelined_computer:inst\|pipemwreg_W_reg:mw_reg " "Elaborating entity \"pipemwreg_W_reg\" for hierarchy \"pipelined_computer:inst\|pipemwreg_W_reg:mw_reg\"" {  } { { "pipelined_computer.v" "mw_reg" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipelined_computer.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_and_mem_clock clock_and_mem_clock:inst1 " "Elaborating entity \"clock_and_mem_clock\" for hierarchy \"clock_and_mem_clock:inst1\"" {  } { { "pipe_computer_IO.bdf" "inst1" { Schematic "E:/junior/DigitalComponentDesign/projects/pipe_computer2/pipe_computer_IO.bdf" { { 152 176 360 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133528246 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst4\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst4\|Mod1\"" {  } { { "out_port_seg.v" "Mod1" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133530216 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst4\|Div0\"" {  } { { "out_port_seg.v" "Div0" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133530216 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst4\|Mod0\"" {  } { { "out_port_seg.v" "Mod0" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133530216 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst3\|Mod1\"" {  } { { "out_port_seg.v" "Mod1" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133530216 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst3\|Div0\"" {  } { { "out_port_seg.v" "Div0" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133530216 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst3\|Mod0\"" {  } { { "out_port_seg.v" "Mod0" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133530216 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst2\|Mod1\"" {  } { { "out_port_seg.v" "Mod1" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133530216 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst2\|Div0\"" {  } { { "out_port_seg.v" "Div0" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133530216 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst2\|Mod0\"" {  } { { "out_port_seg.v" "Mod0" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133530216 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1545133530216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_seg:inst4\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"out_port_seg:inst4\|lpm_divide:Mod1\"" {  } { { "out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133530299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_seg:inst4\|lpm_divide:Mod1 " "Instantiated megafunction \"out_port_seg:inst4\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133530299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133530299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133530299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133530299 ""}  } { { "out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545133530299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133530380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133530380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133530399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133530399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133530449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133530449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_seg:inst4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"out_port_seg:inst4\|lpm_divide:Div0\"" {  } { { "out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133530473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_seg:inst4\|lpm_divide:Div0 " "Instantiated megafunction \"out_port_seg:inst4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133530473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133530473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133530473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545133530473 ""}  } { { "out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/out_port_seg.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545133530473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/pipe_computer2/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545133530550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545133530550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1545133539874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1545133542529 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545133542529 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6134 " "Implemented 6134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1545133543448 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1545133543448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6003 " "Implemented 6003 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1545133543448 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1545133543448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1545133543448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545133543512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 19:45:43 2018 " "Processing ended: Tue Dec 18 19:45:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545133543512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545133543512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545133543512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545133543512 ""}
