#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Thu Oct 18 14:40:49 2012
# Process ID: 4020
# Log file: C:/Users/Callum/Desktop/FPGA/clocktest2/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Callum/Desktop/FPGA/clocktest2/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from G:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [G:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [G:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Callum/Desktop/FPGA/clocktest2/pa.fromHdl.tcl
# create_project -name clocktest2 -dir "C:/Users/Callum/Desktop/FPGA/clocktest2/planAhead_run_1" -part xc3s100ecp132-5
Parsing template File [G:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [G:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [G:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [G:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [G:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [G:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
create_project: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 415.191 ; gain = 53.266
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "test.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Callum/Desktop/FPGA/clocktest2/test.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {test.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top test $srcset
# add_files [list {test.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-5
Using Verific elaboration
Parsing VHDL file "G:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Callum/Desktop/FPGA/clocktest2/test.v" into library work
INFO: [Designutils 20-910] Reading macro library G:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [G:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [G:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from G:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from G:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from G:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from G:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from G:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : G:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library G:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library G:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:/Users/Callum/Desktop/FPGA/clocktest2/test.ucf]
Finished Parsing UCF File [C:/Users/Callum/Desktop/FPGA/clocktest2/test.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: d6165a6f
open_rtl_design: Time (s): elapsed = 00:00:24 . Memory (MB): peak = 490.934 ; gain = 72.883
set_property is_loc_fixed false [get_ports [list  clock]]
set_property iostandard LVCMOS25 [get_ports [list clock]]
startgroup
set_property package_pin P7 [get_ports clkout]
endgroup
set_property is_loc_fixed false [get_ports [list  clkout]]
set_property is_loc_fixed true [get_ports [list  clkout]]
set_property is_loc_fixed true [get_ports [list  clock]]
set_property is_loc_fixed false [get_ports [list  clock]]
set_property is_loc_fixed true [get_ports [list  clock]]
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
