// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtestharness.h for the primary calling header

#include "Vtestharness__pch.h"
#include "Vtestharness__Syms.h"
#include "Vtestharness___024root.h"

VL_INLINE_OPT void Vtestharness___024root___act_sequent__TOP__20(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_sequent__TOP__20\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__mst_b_readies 
        = ((0x1ffeU & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U] 
                        >> 0x13U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__b_idx) 
                                     << 1U))) | (1U 
                                                 & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__b_idx)) 
                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U] 
                                                       >> 0x14U))));
}

VL_INLINE_OPT void Vtestharness___024root___act_sequent__TOP__21(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_sequent__TOP__21\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__mst_r_readies 
        = (((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0U] 
             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__r_idx)) 
            << 1U) | (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__r_idx)) 
                            & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0U])));
}

VL_INLINE_OPT void Vtestharness___024root___act_sequent__TOP__22(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_sequent__TOP__22\n"); );
    // Body
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last 
        = (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U] 
                 >> 0x19U));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_d 
        = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q;
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid 
        = ((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q)) 
           && (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U] 
                     >> 0x16U)));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_w_valid_o = 0U;
    if ((4U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
        if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)))) {
                if ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free) 
                      & (0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q))) 
                     | (4U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)))) {
                    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid = 1U;
                    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last = 1U;
                }
            }
        }
    } else if ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
            if ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free) 
                  & (0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q))) 
                 | (4U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)))) {
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid = 1U;
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last = 1U;
            }
        } else if ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_q) 
                     & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_q)) 
                    & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_free))) {
            if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free) 
                 & (0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q)))) {
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid = 1U;
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last = 1U;
            }
        }
    } else if ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
        if ((0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid = 0U;
        } else if ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready)) 
                    & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_d 
                = (3U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q) 
                         - (IData)(1U)));
        }
    } else if (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__adapter_ready) {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_d))) {
            if ((0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q))) {
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid = 0U;
                if ((1U & (~ (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U] 
                              >> 0x16U)))) {
                    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_d = 0U;
                }
            } else {
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_d 
                    = (3U & ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid) 
                               & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready)) 
                              & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last))
                              ? ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q) 
                                 - (IData)(1U)) : (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q)));
            }
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_inp = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_push = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_pop = 0U;
    if ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid) 
          & (0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q))) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q)))) {
        if ((0x40U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_oup))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_w_valid_o = 1U;
        }
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready 
            = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_oup) 
                         >> 6U))) || (1U & (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp[2U] 
                                            >> 0x13U)));
        if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready) 
             & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_pop = 1U;
            if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_oup) 
                          >> 6U)))) {
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_inp 
                    = (0x3fU & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_oup));
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_push = 1U;
            }
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_q)));
    }
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT____Vlvbound_h7219c8e0__0 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_inp;
        if ((0xbU >= (0xfU & ((IData)(6U) * (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_q))))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_n 
                = (((~ ((IData)(0x3fU) << (0xfU & ((IData)(6U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_q))))) 
                    & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_n)) 
                   | (0xfffU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT____Vlvbound_h7219c8e0__0) 
                                << (0xfU & ((IData)(6U) 
                                            * (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_q))))));
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_d 
        = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q;
    if (((((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q)) 
           & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid)) 
          & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready)) 
         & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last))) {
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_d 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q) 
                     - (IData)(1U)));
    }
    if ((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q))) {
        if (((1U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q)) 
             || (2U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q)))) {
            if (((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_q) 
                   & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_q)) 
                  & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_free)) 
                 | (2U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q)))) {
                if ((1U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q))) {
                    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_d 
                        = (3U & (((((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q)) 
                                    & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid)) 
                                   & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready)) 
                                  & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last))
                                  ? ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q) 
                                     - (IData)(1U))
                                  : (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q)));
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d 
        = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q;
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_w_ready_o 
        = ((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q)) 
           && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready));
    if ((4U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
        if ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d = 0U;
        } else if ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d = 0U;
        } else if ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free) 
                     & (0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q))) 
                    | (4U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d 
                = ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready)
                    ? 0U : 4U);
        }
        if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)))) {
                if ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free) 
                      & (0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q))) 
                     | (4U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)))) {
                    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_w_ready_o = 0U;
                }
            }
        }
    } else if ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
            if ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free) 
                  & (0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q))) 
                 | (4U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)))) {
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d 
                    = ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready)
                        ? 0U : 4U);
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_w_ready_o = 0U;
            }
        } else if ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_q) 
                     & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_q)) 
                    & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_free))) {
            if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free) 
                 & (0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q)))) {
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d 
                    = ((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready)
                        ? 0U : 4U);
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_w_ready_o = 0U;
            } else {
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d = 3U;
            }
        }
    } else if ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
        if ((0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q))) {
            if ((0x400000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) {
                vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d 
                    = ((1U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_q))
                        ? 0U : 2U);
            }
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_w_ready_o = 1U;
        }
    } else {
        if (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__adapter_ready) {
            if ((0U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_d))) {
                if ((0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q))) {
                    if ((0x400000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) {
                        if ((1U != (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_d))) {
                            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d = 2U;
                        }
                    } else {
                        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d = 1U;
                    }
                    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_w_ready_o = 1U;
                } else {
                    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d = 1U;
                }
            }
        }
        if (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_q) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d = 2U;
        }
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_sequent__TOP__23(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_sequent__TOP__23\n"); );
    // Body
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last 
        = (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[2U] 
                 >> 0x18U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid 
        = ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q)) 
           && (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[2U] 
                     >> 0x15U)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_w_valid_o = 0U;
    if ((4U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
        if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)))) {
                if ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free) 
                      & (0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q))) 
                     | (4U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid = 1U;
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last = 1U;
                }
            }
        }
    } else if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
            if ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free) 
                  & (0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q))) 
                 | (4U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid = 1U;
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last = 1U;
            }
        } else if ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_q) 
                     & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_q)) 
                    & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_free))) {
            if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free) 
                 & (0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q)))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid = 1U;
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last = 1U;
            }
        }
    } else if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
        if ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid = 0U;
        } else if ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready)) 
                    & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_d 
                = (3U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q) 
                         - (IData)(1U)));
        }
    } else if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__adapter_ready) {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_d))) {
            if ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid = 0U;
                if ((1U & (~ (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[2U] 
                              >> 0x15U)))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_d = 0U;
                }
            } else {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_d 
                    = (3U & ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid) 
                               & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready)) 
                              & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last))
                              ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q) 
                                 - (IData)(1U)) : (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q)));
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_inp = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_push = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_pop = 0U;
    if ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid) 
          & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q))) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q)))) {
        if ((0x20U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_oup))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_w_valid_o = 1U;
        }
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready 
            = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_oup) 
                         >> 5U))) || (1U & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                                            >> 0x11U)));
        if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready) 
             & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_pop = 1U;
            if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_oup) 
                          >> 5U)))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_inp 
                    = (0x1fU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_oup));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_push = 1U;
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_q)));
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT____Vlvbound_h2a5b2053__0 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_inp;
        if ((9U >= (0xfU & ((IData)(5U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_q))))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_n 
                = (((~ ((IData)(0x1fU) << (0xfU & ((IData)(5U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_q))))) 
                    & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_n)) 
                   | (0x3ffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT____Vlvbound_h2a5b2053__0) 
                                << (0xfU & ((IData)(5U) 
                                            * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_q))))));
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q;
    if (((((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q)) 
           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid)) 
          & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready)) 
         & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_d 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q) 
                     - (IData)(1U)));
    }
    if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q))) {
        if (((1U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q)) 
             || (2U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q)))) {
            if (((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_q) 
                   & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_q)) 
                  & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_free)) 
                 | (2U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q)))) {
                if ((1U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_d 
                        = (3U & (((((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q)) 
                                    & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid)) 
                                   & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready)) 
                                  & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last))
                                  ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q) 
                                     - (IData)(1U))
                                  : (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q)));
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_w_ready_o 
        = ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q)) 
           && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready));
    if ((4U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
        if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d = 0U;
        } else if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d = 0U;
        } else if ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free) 
                     & (0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q))) 
                    | (4U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d 
                = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready)
                    ? 0U : 4U);
        }
        if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)))) {
                if ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free) 
                      & (0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q))) 
                     | (4U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_w_ready_o = 0U;
                }
            }
        }
    } else if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
            if ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free) 
                  & (0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q))) 
                 | (4U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q)))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d 
                    = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready)
                        ? 0U : 4U);
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_w_ready_o = 0U;
            }
        } else if ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_q) 
                     & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_q)) 
                    & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_free))) {
            if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free) 
                 & (0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q)))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d 
                    = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready)
                        ? 0U : 4U);
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_w_ready_o = 0U;
            } else {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d = 3U;
            }
        }
    } else if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q))) {
        if ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q))) {
            if ((0x200000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[2U])) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d 
                    = ((1U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_q))
                        ? 0U : 2U);
            }
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_w_ready_o = 1U;
        }
    } else {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__adapter_ready) {
            if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_d))) {
                if ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q))) {
                    if ((0x200000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[2U])) {
                        if ((1U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_d))) {
                            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d = 2U;
                        }
                    } else {
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d = 1U;
                    }
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_w_ready_o = 1U;
                } else {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d = 1U;
                }
            }
        }
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_q) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d = 2U;
        }
    }
}

extern const VlUnpacked<CData/*0:0*/, 256> Vtestharness__ConstPool__TABLE_h524e65de_0;
extern const VlUnpacked<CData/*0:0*/, 256> Vtestharness__ConstPool__TABLE_h59fa7ce8_0;

VL_INLINE_OPT void Vtestharness___024root___act_sequent__TOP__26(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_sequent__TOP__26\n"); );
    // Init
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_h4b164014__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_h4b164014__0 = 0;
    VlWide<3>/*64:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_hd862efc3__0;
    VL_ZERO_W(65, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_hd862efc3__0);
    VlWide<3>/*64:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0;
    VL_ZERO_W(65, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0);
    CData/*7:0*/ __Vtableidx2;
    __Vtableidx2 = 0;
    VlWide<3>/*95:0*/ __Vtemp_6;
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_read 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__is_write)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_write 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__is_write));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__oup_ready 
        = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_write) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellinp__i_stream_fork__ready_i)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__oup_ready 
                    = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__oup_ready));
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__oup_ready 
        = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__oup_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellout__i_stream_fork__valid_o 
        = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellout__i_stream_fork__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_write) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellout__i_stream_fork__valid_o 
                = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellout__i_stream_fork__valid_o));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellout__i_stream_fork__valid_o 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellout__i_stream_fork__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_write) {
            if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellinp__i_stream_fork__ready_i) 
                          >> 1U)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__oup_ready 
                    = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__oup_ready));
            }
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellout__i_stream_fork__valid_o 
                = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellout__i_stream_fork__valid_o));
        }
    }
    __Vtableidx2 = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellinp__i_stream_fork__ready_i) 
                     << 6U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellout__i_stream_fork__valid_o) 
                                << 4U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__oup_ready) 
                                           << 2U) | 
                                          (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_write) 
                                            << 1U) 
                                           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__inp_state_q)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__inp_state_d 
        = Vtestharness__ConstPool__TABLE_h524e65de_0
        [__Vtableidx2];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_ready_write 
        = Vtestharness__ConstPool__TABLE_h59fa7ce8_0
        [__Vtableidx2];
    __Vtemp_6[2U] = (0x800000U | ((0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[0U] 
                                                  << 0x15U)) 
                                  | ((0x100000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellout__i_stream_fork__valid_o) 
                                                   << 0x14U)) 
                                     | ((0xfff80000U 
                                         & ((((2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)) 
                                              | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__atomic_in_flight_q)) 
                                             << 0x13U) 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.slv_resp_o[2U] 
                                               << 5U))) 
                                        | (((IData)(
                                                    (0xffffffffffffULL 
                                                     & (((QData)((IData)(
                                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[3U])) 
                                                         << 0x10U) 
                                                        | ((QData)((IData)(
                                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U])) 
                                                           >> 0x10U)))) 
                                            >> 0x1fU) 
                                           | ((IData)(
                                                      ((0xffffffffffffULL 
                                                        & (((QData)((IData)(
                                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[3U])) 
                                                            << 0x10U) 
                                                           | ((QData)((IData)(
                                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U])) 
                                                              >> 0x10U))) 
                                                       >> 0x20U)) 
                                              << 1U))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[0U] 
        = (IData)((QData)((IData)((0x110000U | ((0x1c00000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[0U] 
                                                    << 0x16U)) 
                                                | (((0xaU 
                                                     == 
                                                     (0xfU 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U] 
                                                         >> 0xbU))) 
                                                    << 0x13U) 
                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_read) 
                                                       << 1U) 
                                                      | ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__delay_r_for_atomic_q)) 
                                                         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__r_ready)))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[1U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[3U])) 
                                           << 0x10U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U])) 
                                             >> 0x10U)))) 
            << 1U) | (IData)(((QData)((IData)((0x110000U 
                                               | ((0x1c00000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[0U] 
                                                      << 0x16U)) 
                                                  | (((0xaU 
                                                       == 
                                                       (0xfU 
                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q[2U] 
                                                           >> 0xbU))) 
                                                      << 0x13U) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_read) 
                                                         << 1U) 
                                                        | ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__delay_r_for_atomic_q)) 
                                                           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__r_ready)))))))) 
                              >> 0x20U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[2U] 
        = __Vtemp_6[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[3U] 
        = (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_data);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[4U] 
        = (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_data 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[5U] 
        = ((0xfffffff8U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[5U]) 
           | (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellout__i_stream_fork__valid_o) 
                    >> 1U)));
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_write) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_ready_write))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_write) {
            if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellinp__i_stream_fork__ready_i))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_ready_write)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_write) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_ready_write))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_write) {
            if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellinp__i_stream_fork__ready_i))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_ready_write)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_error = 0U;
    if (((0x10020000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[7U])) 
                                                  << 0x1aU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[6U])) 
                                                    >> 6U)))) 
         & (0x10030000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[7U])) 
                                                   << 0x1aU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[6U])) 
                                                     >> 6U)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw = 2U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw = 1U;
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw = 2U;
    }
    if (((0x10000000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[7U])) 
                                                  << 0x1aU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[6U])) 
                                                    >> 6U)))) 
         & (0x10020000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[7U])) 
                                                   << 0x1aU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[6U])) 
                                                     >> 6U)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_error = 0U;
    if (((0x10020000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[2U])) 
                                                  << 0x1fU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[1U])) 
                                                    >> 1U)))) 
         & (0x10030000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[2U])) 
                                                   << 0x1fU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[1U])) 
                                                     >> 1U)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar = 2U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar = 1U;
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar = 2U;
    }
    if (((0x10000000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[2U])) 
                                                  << 0x1fU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[1U])) 
                                                    >> 1U)))) 
         & (0x10020000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[2U])) 
                                                   << 0x1fU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[1U])) 
                                                     >> 1U)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__dec_write_cnt 
        = (1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.slv_resp_o[2U] 
                  >> 0xeU) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o[2U] 
                              >> 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_not_zero 
        = ((1U < (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_q)) 
           | ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__dec_write_cnt)) 
              & (1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__stall_amo 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__req_is_amo) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_not_zero));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__stall_read 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__is_write)) 
           & ((3U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__read_cnt_q)) 
              | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_not_zero)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid 
        = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[0U] 
                 >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_rsp[0U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_rsp[0U]) 
           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_read) 
               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.slv_resp_o[2U] 
                  >> 0x10U)) | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_write) 
                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_ready_write))));
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__atomic_in_flight_q) 
           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__stall_write)) 
          | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__stall_read)) 
         | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__stall_amo))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_rsp[0U] 
            = (0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_rsp[0U]);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o[0U] 
        = (0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o[0U]);
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_h4b164014__0 
        = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_rsp[0U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o[0U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o[0U]) 
           | (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_h4b164014__0));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_hd862efc3__0[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_rsp[1U] 
            << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_rsp[0U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_hd862efc3__0[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_rsp[2U] 
            << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_rsp[1U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_hd862efc3__0[2U] 
        = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_rsp[2U] 
                 >> 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o[0U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o[0U]) 
           | ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_hd862efc3__0[0U] 
               << 2U) | (2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_rsp[0U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o[1U] 
        = ((1U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_hd862efc3__0[0U] 
                  >> 0x1eU)) | ((2U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_hd862efc3__0[0U] 
                                       >> 0x1eU)) | 
                                (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_hd862efc3__0[1U] 
                                 << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o[2U] 
        = (7U & ((1U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_hd862efc3__0[1U] 
                        >> 0x1eU)) | ((2U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_hd862efc3__0[1U] 
                                             >> 0x1eU)) 
                                      | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT____Vlvbound_hd862efc3__0[2U] 
                                         << 2U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__atomic_in_flight_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__atomic_in_flight_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__read_cnt_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__read_cnt_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_q;
    if ((1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req[0U] 
                >> 1U) & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_rsp[0U]))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__req_is_amo) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__read_cnt_d 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__read_cnt_d)));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__atomic_in_flight_d = 1U;
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__is_write) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_d 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_d)));
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__read_cnt_d 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__read_cnt_d)));
        }
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__read_cnt_d)) 
         & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_d)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__atomic_in_flight_d = 0U;
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__dec_read_cnt) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__read_cnt_d 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__read_cnt_d) 
                     - (IData)(1U)));
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__dec_write_cnt) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_d 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_d) 
                     - (IData)(1U)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[4U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o[1U] 
            << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o[0U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o[2U] 
            << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o[1U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0[2U] 
        = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o[2U] 
                 >> 2U));
    if ((0x81U >= (0xffU & ((IData)(0x41U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)))))) {
        VL_ASSIGNSEL_WW(130,65,(0xffU & ((IData)(0x41U) 
                                         * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0);
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_sequent__TOP__32(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_sequent__TOP__32\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_enable = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__write_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__response_data[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__response_data[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__response_data[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__response_data[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__response_data[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__response_data[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__response_data[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__response_data[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_error_o 
        = (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.slv_resp_o[0U] 
                 >> 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_id_o 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_idmask;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_rsp_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__hit_ready = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__handler_rsp_ready = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__evict_enable = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__rsp_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__rsp_ready = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__arb_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__arb_q;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__arb_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__arb_d 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__hit_valid)
                ? 1U : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_stream_demux_miss_refill__oup_valid_o))
                         ? 3U : 0U));
    }
    if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__arb_d))) {
        if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__arb_d))) {
            if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_stream_demux_miss_refill__oup_valid_o))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__rsp_ready 
                    = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__write_ready) 
                       | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__write_served_q));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__hit_ready = 0U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__rsp_valid = 1U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__write_valid 
                    = (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__write_served_q)));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_rsp_valid 
                    = (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__in_rsp_served_q)));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_enable 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__rsp_ready;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__handler_rsp_ready 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__rsp_ready;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__evict_enable 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__rsp_ready;
            } else {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__rsp_ready = 1U;
            }
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__rsp_ready) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__arb_d 
                    = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__arb_d));
            }
        }
    } else {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__hit_valid) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__handler_rsp_ready = 0U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[0U] 
                = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
                    << 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[0U] 
                                 >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[1U] 
                = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
                    << 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[1U] 
                                 >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[2U] 
                = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
                    << 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[2U] 
                                 >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[3U] 
                = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
                    << 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[3U] 
                                 >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[4U] 
                = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
                    << 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[4U] 
                                 >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[5U] 
                = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
                    << 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[5U] 
                                 >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[6U] 
                = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
                    << 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[6U] 
                                 >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o[7U] 
                = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[8U] 
                    << 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[7U] 
                                 >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_error_o = 0U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_id_o 
                = (0xfU & ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__id_q)));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_rsp_valid = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__hit_ready = 1U;
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__hit_ready = 1U;
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__hit_ready) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__arb_d 
                = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__arb_d));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__local_prefetch_rsp_valid 
        = ((0U != (3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_id_o))) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_rsp_valid));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__local_prefetch_rsp_valid 
        = ((0U != (3U & VL_SHIFTR_III(4,4,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_id_o), 2U))) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_rsp_valid));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_clr 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_enable)
            ? (3U & ((IData)(1U) << (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT____Vcellout__i_fifo_id_queue__data_o))))
            : 0U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_idmask 
        = (0xfU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q
                          [(1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT____Vcellout__i_fifo_id_queue__data_o))]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_addr 
        = (0xffffffffffffULL & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q
                                [(1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT____Vcellout__i_fifo_id_queue__data_o))] 
                                >> 4U));
    if ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__push_enable) 
          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_enable)) 
         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__push_index) 
            == (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT____Vcellout__i_fifo_id_queue__data_o))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_idmask 
            = (0xfU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_idmask) 
                       | ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__id_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_addr 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__addr_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__lookup_ready = 1U;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__valid_q) {
        if ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d[8U])) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__lookup_ready 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__hit_ready;
        } else if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__lookup_ready 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__free) 
                   && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__handler_req_ready));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__write_ready = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_write = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_rsp_ready 
        = (1U & (((2U & ((3U >> (0U != (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo_mux)))) 
                         << 1U)) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__handler_rsp_ready)) 
                 >> (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT____Vcellout__i_fifo_id_queue__data_o) 
                           >> 1U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__validate_strb 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__local_prefetch_rsp_valid)
            ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__pending_line_refill_q)
            : 0U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__validate_strb 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__local_prefetch_rsp_valid)
            ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__pending_line_refill_q)
            : 0U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wtag 
        = (0x4000000000ULL | (((QData)((IData)((1U 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.slv_resp_o[0U] 
                                                   >> 4U)))) 
                               << 0x25U) | (0x1fffffffffULL 
                                            & VL_SHIFTR_QQI(48,48,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_addr, 0xcU))));
    if ((0x80U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__init_count_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_write = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wtag = 0ULL;
    } else if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__write_valid) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_write = 1U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req_ready = 0U;
    if ((0x80U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__init_count_q))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__write_valid) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__write_ready = 1U;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__write_valid)))) {
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__lookup_ready) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req_ready = 1U;
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_pop = 0U;
    if ((0x40U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.slv_resp_o[0x10U])) {
        if ((4U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.slv_resp_o[0U])) {
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_rsp_ready) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_pop = 1U;
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__read_pointer_q)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__read_pointer_q)));
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_sequent__TOP__33(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_sequent__TOP__33\n"); );
    // Init
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_hdd4435c9__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_hdd4435c9__0 = 0;
    VlWide<3>/*64:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0;
    VL_ZERO_W(65, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0);
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h663dfa71__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h663dfa71__0 = 0;
    CData/*7:0*/ __Vtableidx3;
    __Vtableidx3 = 0;
    VlWide<3>/*95:0*/ __Vtemp_7;
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_read 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__is_write)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_write 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__is_write));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__oup_ready 
        = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_write) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellinp__i_stream_fork__ready_i)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__oup_ready 
                    = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__oup_ready));
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__oup_ready 
        = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__oup_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellout__i_stream_fork__valid_o 
        = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellout__i_stream_fork__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_write) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellout__i_stream_fork__valid_o 
                = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellout__i_stream_fork__valid_o));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellout__i_stream_fork__valid_o 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellout__i_stream_fork__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_write) {
            if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellinp__i_stream_fork__ready_i) 
                          >> 1U)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__oup_ready 
                    = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__oup_ready));
            }
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellout__i_stream_fork__valid_o 
                = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellout__i_stream_fork__valid_o));
        }
    }
    __Vtableidx3 = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellinp__i_stream_fork__ready_i) 
                     << 6U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellout__i_stream_fork__valid_o) 
                                << 4U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__oup_ready) 
                                           << 2U) | 
                                          (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_write) 
                                            << 1U) 
                                           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__inp_state_q)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__inp_state_d 
        = Vtestharness__ConstPool__TABLE_h524e65de_0
        [__Vtableidx3];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_ready_write 
        = Vtestharness__ConstPool__TABLE_h59fa7ce8_0
        [__Vtableidx3];
    __Vtemp_7[2U] = (0xa00000U | ((0xff000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                                  << 0x15U)) 
                                  | ((0x100000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellout__i_stream_fork__valid_o) 
                                                   << 0x14U)) 
                                     | ((0xfff80000U 
                                         & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____VdfgRegularize_hac19232a_0_1) 
                                              | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__atomic_in_flight_q)) 
                                             << 0x13U) 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[2U] 
                                               << 5U))) 
                                        | (((IData)(
                                                    (0xffffffffffffULL 
                                                     & (((QData)((IData)(
                                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__data_nodes[3U])) 
                                                         << 0x10U) 
                                                        | ((QData)((IData)(
                                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__data_nodes[2U])) 
                                                           >> 0x10U)))) 
                                            >> 0x1fU) 
                                           | ((IData)(
                                                      ((0xffffffffffffULL 
                                                        & (((QData)((IData)(
                                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__data_nodes[3U])) 
                                                            << 0x10U) 
                                                           | ((QData)((IData)(
                                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__data_nodes[2U])) 
                                                              >> 0x10U))) 
                                                       >> 0x20U)) 
                                              << 1U))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[0U] 
        = (IData)((QData)((IData)((0x110004U | ((0x1c00000U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                                    << 0x16U)) 
                                                | (((0xaU 
                                                     == 
                                                     (0xfU 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                         >> 0xbU))) 
                                                    << 0x13U) 
                                                   | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_read) 
                                                       << 1U) 
                                                      | ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__delay_r_for_atomic_q)) 
                                                         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__r_ready)))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[1U] 
        = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__data_nodes[3U])) 
                                           << 0x10U) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__data_nodes[2U])) 
                                             >> 0x10U)))) 
            << 1U) | (IData)(((QData)((IData)((0x110004U 
                                               | ((0x1c00000U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                                      << 0x16U)) 
                                                  | (((0xaU 
                                                       == 
                                                       (0xfU 
                                                        & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                           >> 0xbU))) 
                                                      << 0x13U) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_read) 
                                                         << 1U) 
                                                        | ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__delay_r_for_atomic_q)) 
                                                           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__r_ready)))))))) 
                              >> 0x20U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[2U] 
        = __Vtemp_7[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[3U] 
        = (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_data);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[4U] 
        = (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_data 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[5U] 
        = (2U | ((0xfffffff8U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[5U]) 
                 | (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellout__i_stream_fork__valid_o) 
                          >> 1U))));
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_write) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_ready_write))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_write) {
            if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellinp__i_stream_fork__ready_i))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_ready_write)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_write) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_ready_write))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_write) {
            if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellinp__i_stream_fork__ready_i))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_ready_write)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_error = 0U;
    if (((0x10020000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[7U])) 
                                                  << 0x1aU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[6U])) 
                                                    >> 6U)))) 
         & (0x10030000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[7U])) 
                                                   << 0x1aU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[6U])) 
                                                     >> 6U)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw = 2U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw = 1U;
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw = 2U;
    }
    if (((0x10000000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[7U])) 
                                                  << 0x1aU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[6U])) 
                                                    >> 6U)))) 
         & (0x10020000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[7U])) 
                                                   << 0x1aU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[6U])) 
                                                     >> 6U)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_error = 0U;
    if (((0x10020000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[2U])) 
                                                  << 0x1fU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[1U])) 
                                                    >> 1U)))) 
         & (0x10030000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[2U])) 
                                                   << 0x1fU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[1U])) 
                                                     >> 1U)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar = 2U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar = 1U;
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar = 2U;
    }
    if (((0x10000000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[2U])) 
                                                  << 0x1fU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[1U])) 
                                                    >> 1U)))) 
         & (0x10020000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[2U])) 
                                                   << 0x1fU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[1U])) 
                                                     >> 1U)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__dec_write_cnt 
        = (1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[2U] 
                  >> 0xeU) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o[2U] 
                              >> 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_not_zero 
        = ((1U < (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_q)) 
           | ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__dec_write_cnt)) 
              & (1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_q))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__stall_amo 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__req_is_amo) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_not_zero));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__stall_read 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__is_write)) 
           & ((3U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__read_cnt_q)) 
              | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_not_zero)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid 
        = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_req[0U] 
                 >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[0U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[0U]) 
           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_read) 
               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[2U] 
                  >> 0x10U)) | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_write) 
                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_ready_write))));
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__atomic_in_flight_q) 
           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__stall_write)) 
          | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__stall_read)) 
         | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__stall_amo))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[0U] 
            = (0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[0U]);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[0U] 
                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__rr_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vcellinp__gen_multi_port__DOT__i_resp_fifo__pop_i 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____VdfgRegularize_hac19232a_0_1) 
           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[0U] 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__atomic_in_flight_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__atomic_in_flight_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__read_cnt_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__read_cnt_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_q;
    if ((1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_req[0U] 
                >> 1U) & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[0U]))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__req_is_amo) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__read_cnt_d 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__read_cnt_d)));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__atomic_in_flight_d = 1U;
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__is_write) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_d 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_d)));
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__read_cnt_d 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__read_cnt_d)));
        }
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__read_cnt_d)) 
         & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_d)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__atomic_in_flight_d = 0U;
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__dec_read_cnt) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__read_cnt_d 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__read_cnt_d) 
                     - (IData)(1U)));
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__dec_write_cnt) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_d 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_d) 
                     - (IData)(1U)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vcellinp__gen_multi_port__DOT__i_resp_fifo__push_i 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__req_nodes) 
           & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[0U]);
    vlSelf->__VdfgRegularize_hd87f99a1_2_0 = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[0U] 
                                              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__idx_o));
    vlSelf->__VdfgRegularize_hd87f99a1_2_1 = (1U & 
                                              ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__idx_o)) 
                                               & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vcellinp__gen_multi_port__DOT__i_resp_fifo__pop_i) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__read_pointer_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vcellinp__gen_multi_port__DOT__i_resp_fifo__push_i) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vcellinp__gen_multi_port__DOT__i_resp_fifo__pop_i) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vcellinp__gen_multi_port__DOT__i_resp_fifo__push_i) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vcellinp__gen_multi_port__DOT__i_resp_fifo__pop_i)) 
          & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vcellinp__gen_multi_port__DOT__i_resp_fifo__push_i) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__write_pointer_q))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__mem_n)) 
               | (3U & ((IData)((0U != (2U & (((2U 
                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U]) 
                                               | (1U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U] 
                                                     >> 1U))) 
                                              & (((IData)(vlSelf->__VdfgRegularize_hd87f99a1_2_0) 
                                                  << 1U) 
                                                 | (IData)(vlSelf->__VdfgRegularize_hd87f99a1_2_1)))))) 
                        << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__write_pointer_q))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__slv_rsp_q_ready 
        = ((((2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_q)) 
             & (IData)(vlSelf->__VdfgRegularize_hd87f99a1_2_0)) 
            << 1U) | ((2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_q)) 
                      & (IData)(vlSelf->__VdfgRegularize_hd87f99a1_2_1)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[0U] 
        = (0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[0U]);
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_hdd4435c9__0 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__slv_rsp_q_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[0U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[0U]) 
           | (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_hdd4435c9__0));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[1U] 
            << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[0U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[2U] 
            << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[1U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[2U] 
        = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[2U] 
                 >> 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[0U] 
        = ((3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[0U]) 
           | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[0U] 
              << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[1U] 
        = ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[0U] 
            >> 0x1eU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[1U] 
                         << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[2U] 
        = ((0xfffffff8U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[2U]) 
           | ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[1U] 
               >> 0x1eU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[2U] 
                            << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[2U] 
        = (0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[2U]);
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_hdd4435c9__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__slv_rsp_q_ready) 
                 >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[2U] 
        = ((0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_hdd4435c9__0) 
              << 3U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[1U] 
            << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[0U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[2U] 
            << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[1U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[2U] 
        = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[2U] 
                 >> 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[2U] 
        = ((0x1fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[2U]) 
           | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[0U] 
              << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[3U] 
        = ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[0U] 
            >> 0x1bU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[4U] 
        = (0x3fU & ((testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[1U] 
                     >> 0x1bU) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h8357ae9a__0[2U] 
                                  << 5U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h663dfa71__0 
        = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp[0U] 
                 >> 1U));
    if ((0x85U >= ((IData)(1U) + (0xffU & ((IData)(0x43U) 
                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__idx_rsp)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[(
                                                                                ((IData)(1U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0x43U) 
                                                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__idx_rsp)))) 
                                                                                >> 5U)] 
            = (((~ ((IData)(1U) << (0x1fU & ((IData)(1U) 
                                             + (0xffU 
                                                & ((IData)(0x43U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__idx_rsp))))))) 
                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[
                (((IData)(1U) + (0xffU & ((IData)(0x43U) 
                                          * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__idx_rsp)))) 
                 >> 5U)]) | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vlvbound_h663dfa71__0) 
                             << (0x1fU & ((IData)(1U) 
                                          + (0xffU 
                                             & ((IData)(0x43U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__idx_rsp)))))));
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__3(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__3\n"); );
    // Init
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____VdfgExtracted_h94d28b1d__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____VdfgExtracted_h94d28b1d__0 = 0;
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_en = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop = 0U;
    if ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop 
            = (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x48U] 
                     >> 0x1cU));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop = 0U;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x400U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x46U])) {
            if ((0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_d = 0U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 1U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear = 1U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop = 1U;
            }
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_en = 1U;
        }
    } else if ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_d = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 1U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_push 
        = ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)) 
           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x46U] 
              >> 0xbU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____VdfgExtracted_h94d28b1d__0 
        = (1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x48U] 
                  >> 0x1dU) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x49U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push 
        = ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x5bU] 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d = 0U;
    } else if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_load) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
            = (0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_data));
    } else if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_en) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
            = (0x1ffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q) 
                         - (IData)(1U)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop)) 
          & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound_h776e690e__0 
            = ((0x100U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x48U] 
                          >> 0x13U)) | (0xffU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x47U] 
                                                 >> 3U)));
        if ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n 
                = (((~ (0x1ffULL << (0x3fU & ((IData)(9U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q))))) 
                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n) 
                   | (0xfffffffffULL & ((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound_h776e690e__0)) 
                                        << (0x3fU & 
                                            ((IData)(9U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q))))));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_data 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q) 
                 >> (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push)) 
           & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = (0xdfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]);
    if (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        if (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____VdfgExtracted_h94d28b1d__0) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push = 1U;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
            = (0x2000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n)) 
               | (0xfU & ((1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x5dU] 
                                 >> 0x17U)) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_data 
            = (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x5dU] 
                     >> 0x17U));
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_data) 
                        << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))));
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__4(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__4\n"); );
    // Init
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____VdfgExtracted_h94d28b1d__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____VdfgExtracted_h94d28b1d__0 = 0;
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_en = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop = 0U;
    if ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop 
            = (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x48U] 
                     >> 0x1cU));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop = 0U;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x400U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x46U])) {
            if ((0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_d = 0U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 1U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear = 1U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop = 1U;
            }
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_en = 1U;
        }
    } else if ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_d = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 1U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_push 
        = ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)) 
           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x46U] 
              >> 0xbU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____VdfgExtracted_h94d28b1d__0 
        = (1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x48U] 
                  >> 0x1dU) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x49U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push 
        = ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x5bU] 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d = 0U;
    } else if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_load) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
            = (0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_data));
    } else if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_en) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
            = (0x1ffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q) 
                         - (IData)(1U)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop)) 
          & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound_h776e690e__0 
            = ((0x100U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x48U] 
                          >> 0x13U)) | (0xffU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x47U] 
                                                 >> 3U)));
        if ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n 
                = (((~ (0x1ffULL << (0x3fU & ((IData)(9U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q))))) 
                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n) 
                   | (0xfffffffffULL & ((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound_h776e690e__0)) 
                                        << (0x3fU & 
                                            ((IData)(9U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q))))));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_data 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q) 
                 >> (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push)) 
           & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = (0xdfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]);
    if (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        if (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____VdfgExtracted_h94d28b1d__0) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push = 1U;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
            = (0x2000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n)) 
               | (0xfU & ((1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x5dU] 
                                 >> 0x17U)) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_data 
            = (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x5dU] 
                     >> 0x17U));
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_data) 
                        << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))));
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__5(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__5\n"); );
    // Init
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____VdfgExtracted_h94d28b1d__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____VdfgExtracted_h94d28b1d__0 = 0;
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_en = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop = 0U;
    if ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop 
            = (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x48U] 
                     >> 0x1cU));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop = 0U;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        if ((0x400U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x46U])) {
            if ((0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_d = 0U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 1U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear = 1U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop = 1U;
            }
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_en = 1U;
        }
    } else if ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_d = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_load = 1U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_push 
        = ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)) 
           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x46U] 
              >> 0xbU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____VdfgExtracted_h94d28b1d__0 
        = (1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x48U] 
                  >> 0x1dU) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x49U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push 
        = ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x5bU] 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d = 0U;
    } else if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_load) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
            = (0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_data));
    } else if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_en) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d 
            = (0x1ffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q) 
                         - (IData)(1U)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop)) 
          & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_push) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound_h776e690e__0 
            = ((0x100U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x48U] 
                          >> 0x13U)) | (0xffU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x47U] 
                                                 >> 3U)));
        if ((0x23U >= (0x3fU & ((IData)(9U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n 
                = (((~ (0x1ffULL << (0x3fU & ((IData)(9U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q))))) 
                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n) 
                   | (0xfffffffffULL & ((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound_h776e690e__0)) 
                                        << (0x3fU & 
                                            ((IData)(9U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q))))));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_data 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q) 
                 >> (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push)) 
           & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
        = (0xdfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]);
    if (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        if (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____VdfgExtracted_h94d28b1d__0) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push = 1U;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U] 
            = (0x2000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp[0x10U]);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n)) 
               | (0xfU & ((1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x5dU] 
                                 >> 0x17U)) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_data 
            = (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x5dU] 
                     >> 0x17U));
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_data) 
                        << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))));
    }
}

extern const VlWide<48>/*1535:0*/ Vtestharness__ConstPool__CONST_hb98972d7_0;
extern const VlWide<19>/*607:0*/ Vtestharness__ConstPool__CONST_h7b110ce3_0;

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__9(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__9\n"); );
    // Init
    VlWide<3>/*87:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0;
    VL_ZERO_W(88, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0);
    VlWide<19>/*578:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0;
    VL_ZERO_W(579, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0);
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hb013e1a5__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hb013e1a5__0 = 0;
    VlWide<3>/*81:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0;
    VL_ZERO_W(82, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0);
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h780e8acb__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h780e8acb__0 = 0;
    // Body
    IData/*31:0*/ __Vilp1;
    __Vilp1 = 0U;
    while ((__Vilp1 <= 0x2fU)) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[__Vilp1] 
            = Vtestharness__ConstPool__CONST_hb98972d7_0[__Vilp1];
        __Vilp1 = ((IData)(1U) + __Vilp1);
    }
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
            << 6U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x14U] 
                      >> 0x1aU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x16U] 
            << 6U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
                      >> 0x1aU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[2U] 
        = (0xffffffU & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x17U] 
                         << 6U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x16U] 
                                   >> 0x1aU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x14U] 
        = ((0x1ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x14U]) 
           | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[0U] 
              << 0x1aU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x15U] 
        = ((0x1ffffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[0U] 
                          >> 6U)) | ((0x2000000U & 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[0U] 
                                       >> 6U)) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[1U] 
                                                  << 0x1aU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x16U] 
        = ((0x1ffffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[1U] 
                          >> 6U)) | ((0x2000000U & 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[1U] 
                                       >> 6U)) | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[2U] 
                                                  << 0x1aU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x17U] 
        = ((0xfffc0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x17U]) 
           | (0x1ffffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[2U] 
                            >> 6U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[3U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[1U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[1U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[4U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[3U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[2U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[2U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[5U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[4U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[3U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[3U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[6U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[5U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[4U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[4U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[7U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[6U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[5U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[5U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[8U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[7U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[6U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[6U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[9U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[8U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[7U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[7U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xaU] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[9U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[8U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[8U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xbU] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xaU] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[9U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[9U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xcU] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xbU] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xaU] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0xaU] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xdU] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xcU] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xbU] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0xbU] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xeU] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xdU] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xcU] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0xcU] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xfU] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xeU] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xdU] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0xdU] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x10U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xfU] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xeU] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0xeU] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x11U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x10U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xfU] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0xfU] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x12U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x11U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x10U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0x10U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x13U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x12U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x11U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0x11U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x14U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x13U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x12U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0x12U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x14U] 
                           >> 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[2U] 
        = ((0x1fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[2U]) 
           | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0U] 
              << 0x16U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[3U] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0U] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0U] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[1U] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[4U] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[1U] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[1U] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[2U] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[5U] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[2U] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[2U] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[3U] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[6U] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[3U] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[3U] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[4U] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[7U] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[4U] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[4U] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[5U] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[8U] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[5U] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[5U] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[6U] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[9U] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[6U] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[6U] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[7U] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0xaU] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[7U] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[7U] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[8U] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0xbU] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[8U] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[8U] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[9U] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0xcU] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[9U] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[9U] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xaU] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0xdU] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xaU] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xaU] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xbU] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0xeU] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xbU] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xbU] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xcU] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0xfU] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xcU] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xcU] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xdU] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x10U] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xdU] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xdU] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xeU] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x11U] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xeU] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xeU] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xfU] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x12U] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xfU] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xfU] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x10U] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x13U] 
        = ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x10U] 
                         >> 0xaU)) | ((0x200000U & 
                                       (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x10U] 
                                        >> 0xaU)) | 
                                      (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x11U] 
                                       << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x14U] 
        = ((0xfe000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x14U]) 
           | ((0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x11U] 
                            >> 0xaU)) | ((0x200000U 
                                          & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x11U] 
                                             >> 0xaU)) 
                                         | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x12U] 
                                            << 0x16U))));
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select_valid) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hb0107522__1 
            = (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U] 
                     >> 0x15U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[2U] 
            = ((0xffdfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[2U]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hb0107522__1) 
                  << 0x15U));
    }
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hb013e1a5__0 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__mst_b_readies));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[2U] 
        = ((0xffefffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[2U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hb013e1a5__0) 
              << 0x14U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[1U] 
            << 0x1eU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U] 
            << 0x1eU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[1U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[2U] 
        = (0x3ffffU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U] 
                       >> 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0U]) 
           | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[0U] 
              << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[1U] 
        = ((1U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[0U] 
                  >> 0x1eU)) | ((2U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[0U] 
                                       >> 0x1eU)) | 
                                (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[1U] 
                                 << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[2U] 
        = ((0xfff00000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[2U]) 
           | ((1U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[1U] 
                     >> 0x1eU)) | ((2U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[1U] 
                                          >> 0x1eU)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[2U] 
                                      << 2U))));
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__ar_valid) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0U] 
            = (2U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0U]);
    }
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h780e8acb__0 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__mst_r_readies));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0U]) 
           | (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h780e8acb__0));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
            << 6U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x14U] 
                      >> 0x1aU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x16U] 
            << 6U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
                      >> 0x1aU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[2U] 
        = (0xffffffU & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x17U] 
                         << 6U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x16U] 
                                   >> 0x1aU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x2cU] 
        = ((0x7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x2cU]) 
           | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[0U] 
              << 0xcU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x2dU] 
        = ((0x7ffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[0U] 
                      >> 0x14U)) | ((0x800U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[0U] 
                                               >> 0x14U)) 
                                    | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[1U] 
                                       << 0xcU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x2eU] 
        = ((0x7ffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[1U] 
                      >> 0x14U)) | ((0x800U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[1U] 
                                               >> 0x14U)) 
                                    | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[2U] 
                                       << 0xcU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x2fU] 
        = (0xfU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_haaec96d7__0[2U] 
                   >> 0x14U));
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__aw_valid) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x2cU] 
            = (0x800U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x2cU]);
    }
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[3U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[1U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[1U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[4U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[3U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[2U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[2U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[5U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[4U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[3U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[3U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[6U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[5U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[4U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[4U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[7U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[6U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[5U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[5U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[8U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[7U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[6U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[6U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[9U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[8U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[7U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[7U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xaU] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[9U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[8U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[8U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xbU] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xaU] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[9U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[9U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xcU] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xbU] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xaU] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0xaU] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xdU] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xcU] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xbU] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0xbU] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xeU] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xdU] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xcU] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0xcU] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xfU] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xeU] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xdU] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0xdU] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x10U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0xfU] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xeU] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0xeU] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x11U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x10U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xfU] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0xfU] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x12U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x11U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x10U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0x10U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x13U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x12U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x11U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0x11U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x14U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x13U] 
                           >> 0x16U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x12U] 
        = (Vtestharness__ConstPool__CONST_h7b110ce3_0[0x12U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
               << 0xaU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0x14U] 
                           >> 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x1aU] 
        = ((0x7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x1aU]) 
           | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0U] 
              << 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x1bU] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0U] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0U] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[1U] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x1cU] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[1U] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[1U] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[2U] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x1dU] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[2U] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[2U] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[3U] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x1eU] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[3U] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[3U] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[4U] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x1fU] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[4U] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[4U] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[5U] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x20U] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[5U] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[5U] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[6U] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x21U] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[6U] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[6U] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[7U] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x22U] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[7U] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[7U] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[8U] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x23U] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[8U] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[8U] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[9U] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x24U] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[9U] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[9U] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xaU] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x25U] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xaU] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xaU] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xbU] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x26U] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xbU] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xbU] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xcU] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x27U] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xcU] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xcU] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xdU] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x28U] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xdU] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xdU] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xeU] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x29U] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xeU] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xeU] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xfU] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x2aU] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xfU] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0xfU] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x10U] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x2bU] 
        = ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x10U] 
                     >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x10U] 
                                             >> 0x18U)) 
                                   | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x11U] 
                                      << 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x2cU] 
        = ((0xfffff800U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x2cU]) 
           | ((0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x11U] 
                        >> 0x18U)) | ((0x80U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x11U] 
                                                >> 0x18U)) 
                                      | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hc140aeab__0[0x12U] 
                                         << 8U))));
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select_valid) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hb0107522__1 
            = (1U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U] 
                     >> 0x15U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x1aU] 
            = ((0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x1aU]) 
               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hb0107522__1) 
                  << 7U));
    }
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hb013e1a5__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__mst_b_readies) 
                 >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x1aU] 
        = ((0xffffffbfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x1aU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hb013e1a5__0) 
              << 6U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[0U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[1U] 
            << 0x1eU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[1U] 
        = ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U] 
            << 0x1eU) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[1U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[2U] 
        = (0x3ffffU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U] 
                       >> 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x17U] 
        = ((0x7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x17U]) 
           | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[0U] 
              << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x18U] 
        = ((0x7ffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[0U] 
                        >> 0xcU)) | ((0x80000U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[0U] 
                                                  >> 0xcU)) 
                                     | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[1U] 
                                        << 0x14U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x19U] 
        = ((0x7ffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[1U] 
                        >> 0xcU)) | ((0x80000U & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[1U] 
                                                  >> 0xcU)) 
                                     | (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[2U] 
                                        << 0x14U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x1aU] 
        = ((0xffffffc0U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x1aU]) 
           | (0x7ffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h553c5a27__0[2U] 
                          >> 0xcU)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h780e8acb__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__mst_r_readies) 
                 >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x17U] 
        = ((0xfffbffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o[0x17U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_h780e8acb__0) 
              << 0x12U));
}

extern const VlWide<24>/*767:0*/ Vtestharness__ConstPool__CONST_hc2834e81_0;

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__34(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__34\n"); );
    // Init
    QData/*38:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h0e5c4138__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h0e5c4138__0 = 0;
    QData/*38:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h0e5c4138__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h0e5c4138__0 = 0;
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr 
        = (0x7fU & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req 
                            >> 7U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_enable = 0U;
    if ((0x80U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__init_count_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr 
            = (0x7fU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__init_count_q));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_enable = 3U;
    } else if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__write_valid) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr 
            = (0x7fU & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_addr 
                                >> 5U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_enable 
            = (3U & ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_evict_lfsr__DOT__g_toggle__DOT__q)));
    } else if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__lookup_ready) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_enable 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req_valid)
                ? 3U : 0U);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[1U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[2U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[3U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[4U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[5U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[6U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[7U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[8U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[9U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0xaU] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0xbU] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0xcU] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0xdU] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0xeU] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0xfU] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x10U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x10U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x11U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x11U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x12U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x12U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x13U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x13U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x14U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x14U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x15U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x15U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x16U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x16U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x17U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x17U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[2U] 
        = (0x40000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[2U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0U] 
        = ((0xfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0U]) 
           | ((IData)((0x19ULL | (0x1fffffffffffe000ULL 
                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_req 
                                     << 0xbU)))) << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[1U] 
        = (((IData)((0x19ULL | (0x1fffffffffffe000ULL 
                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_req 
                                   << 0xbU)))) >> 0xcU) 
           | ((IData)(((0x19ULL | (0x1fffffffffffe000ULL 
                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_req 
                                      << 0xbU))) >> 0x20U)) 
              << 0x14U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[2U] 
        = ((0xfffe0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[2U]) 
           | ((IData)(((0x19ULL | (0x1fffffffffffe000ULL 
                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_req 
                                      << 0xbU))) >> 0x20U)) 
              >> 0xcU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0U] 
        = (0x10000U | (0xfff87fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0U] 
        = ((0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0U]) 
           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_req_valid) 
               & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_q))) 
              << 1U));
    if ((0x40U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.slv_resp_o[0x10U])) {
        if ((4U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.slv_resp_o[0U])) {
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_rsp_ready) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0U] 
                    = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0U]);
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0U] 
                = (1U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0U]);
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__local_prefetch_req_ready 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__local_prefetch_req_ready 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req_ready) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req_ready) 
                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req_valid))
                  ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h0e5c4138__0 
        = ((1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_enable) 
                  & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_write))))
            ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram
           [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr]
            : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram
           [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__r_addr_q]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__rdata_d 
        = testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h0e5c4138__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h0e5c4138__0 
        = ((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_enable) 
                     >> 1U) & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_write))))
            ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram
           [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr]
            : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram
           [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__r_addr_q]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__rdata_d 
        = testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h0e5c4138__0;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_error = 0U;
    if (((0x10030000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x17U])) 
                                                  << 0x23U) 
                                                 | (((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x16U])) 
                                                     << 3U) 
                                                    | ((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x15U])) 
                                                       >> 0x1dU))))) 
         & (0x10040000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x17U])) 
                                                   << 0x23U) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x16U])) 
                                                      << 3U) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x15U])) 
                                                        >> 0x1dU))))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw = 2U;
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw = 1U;
    }
    if (((0x10000000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x17U])) 
                                                  << 0x23U) 
                                                 | (((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x16U])) 
                                                     << 3U) 
                                                    | ((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x15U])) 
                                                       >> 0x1dU))))) 
         & (0x10020000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x17U])) 
                                                   << 0x23U) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x16U])) 
                                                      << 3U) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0x15U])) 
                                                        >> 0x1dU))))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_error = 0U;
    if (((0x10030000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[2U])) 
                                                  << 0x1fU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[1U])) 
                                                    >> 1U)))) 
         & (0x10040000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[2U])) 
                                                   << 0x1fU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[1U])) 
                                                     >> 1U)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar = 2U;
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar = 1U;
    }
    if (((0x10000000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[2U])) 
                                                  << 0x1fU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[1U])) 
                                                    >> 1U)))) 
         & (0x10020000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[2U])) 
                                                   << 0x1fU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[1U])) 
                                                     >> 1U)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_push 
        = (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o[0U] 
                  >> 1U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                            >> 0xeU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_ready 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__local_prefetch_req_ready;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__refill_ready = 0U;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__miss) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_ready = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__refill_ready 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__local_prefetch_req_ready;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_ready 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__local_prefetch_req_ready;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__refill_ready = 0U;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__miss) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_ready = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__refill_ready 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__local_prefetch_req_ready;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_push) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_pop)) 
          & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_push) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_pop)) 
          & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_push) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__mem_n 
            = (((~ ((IData)(3U) << (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__write_pointer_q), 1U)))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__mem_n)) 
               | (0xffU & (((2U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_req) 
                                   << 1U)) | (1U & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_req 
                                                            >> 1U)))) 
                           << (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__write_pointer_q), 1U)))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_push) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__write_pointer_q))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__mem_n)) 
               | (0xfU & ((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_req 
                                         >> 7U))) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__write_pointer_q))));
    }
}

extern const VlWide<24>/*767:0*/ Vtestharness__ConstPool__CONST_h5470a5de_0;

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__35(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__35\n"); );
    // Init
    VlWide<24>/*767:0*/ __Vtemp_2;
    VlWide<47>/*1503:0*/ __Vtemp_7;
    VlWide<24>/*767:0*/ __Vtemp_9;
    VlWide<47>/*1503:0*/ __Vtemp_14;
    VlWide<24>/*767:0*/ __Vtemp_16;
    VlWide<47>/*1503:0*/ __Vtemp_21;
    // Body
    __Vtemp_2[0U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0U]);
    __Vtemp_2[1U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[1U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[1U]);
    __Vtemp_2[2U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[2U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[2U]);
    __Vtemp_2[3U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[3U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[3U]);
    __Vtemp_2[4U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[4U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[4U]);
    __Vtemp_2[5U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[5U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[5U]);
    __Vtemp_2[6U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[6U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[6U]);
    __Vtemp_2[7U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[7U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[7U]);
    __Vtemp_2[8U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[8U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[8U]);
    __Vtemp_2[9U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[9U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[9U]);
    __Vtemp_2[0xaU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xaU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xaU]);
    __Vtemp_2[0xbU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xbU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xbU]);
    __Vtemp_2[0xcU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xcU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xcU]);
    __Vtemp_2[0xdU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xdU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xdU]);
    __Vtemp_2[0xeU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xeU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xeU]);
    __Vtemp_2[0xfU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xfU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xfU]);
    __Vtemp_2[0x10U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x10U] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x10U]);
    __Vtemp_2[0x11U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x11U] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x11U]);
    __Vtemp_2[0x12U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x12U] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x12U]);
    __Vtemp_2[0x13U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x13U] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x13U]);
    __Vtemp_2[0x14U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x14U] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x14U]);
    __Vtemp_2[0x15U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x15U] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x15U]);
    __Vtemp_2[0x16U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x16U] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x16U]);
    __Vtemp_2[0x17U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x17U] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x17U]);
    __Vtemp_7[0U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0U]);
    __Vtemp_7[1U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[1U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[1U]);
    __Vtemp_7[2U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[2U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[2U]);
    __Vtemp_7[3U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[3U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[3U]);
    __Vtemp_7[4U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[4U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[4U]);
    __Vtemp_7[5U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[5U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[5U]);
    __Vtemp_7[6U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[6U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[6U]);
    __Vtemp_7[7U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[7U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[7U]);
    __Vtemp_7[8U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[8U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[8U]);
    __Vtemp_7[9U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[9U] 
                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[9U]);
    __Vtemp_7[0xaU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xaU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xaU]);
    __Vtemp_7[0xbU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xbU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xbU]);
    __Vtemp_7[0xcU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xcU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xcU]);
    __Vtemp_7[0xdU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xdU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xdU]);
    __Vtemp_7[0xeU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xeU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xeU]);
    __Vtemp_7[0xfU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xfU] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xfU]);
    __Vtemp_7[0x10U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x10U] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x10U]);
    __Vtemp_7[0x11U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x11U] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x11U]);
    __Vtemp_7[0x12U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x12U] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x12U]);
    __Vtemp_7[0x13U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x13U] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x13U]);
    __Vtemp_7[0x14U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x14U] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x14U]);
    __Vtemp_7[0x15U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x15U] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x15U]);
    __Vtemp_7[0x16U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x16U] 
                        & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x16U]);
    __Vtemp_7[0x17U] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0U]) 
                         << 0xeU) | (Vtestharness__ConstPool__CONST_h5470a5de_0[0x17U] 
                                     & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x17U]));
    __Vtemp_7[0x18U] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[1U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[1U]) 
                                      << 0xeU));
    __Vtemp_7[0x19U] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[1U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[1U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[2U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[2U]) 
                                      << 0xeU));
    __Vtemp_7[0x1aU] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[2U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[2U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[3U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[3U]) 
                                      << 0xeU));
    __Vtemp_7[0x1bU] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[3U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[3U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[4U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[4U]) 
                                      << 0xeU));
    __Vtemp_7[0x1cU] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[4U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[4U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[5U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[5U]) 
                                      << 0xeU));
    __Vtemp_7[0x1dU] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[5U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[5U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[6U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[6U]) 
                                      << 0xeU));
    __Vtemp_7[0x1eU] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[6U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[6U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[7U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[7U]) 
                                      << 0xeU));
    __Vtemp_7[0x1fU] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[7U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[7U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[8U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[8U]) 
                                      << 0xeU));
    __Vtemp_7[0x20U] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[8U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[8U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[9U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[9U]) 
                                      << 0xeU));
    __Vtemp_7[0x21U] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[9U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[9U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xaU] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xaU]) 
                                      << 0xeU));
    __Vtemp_7[0x22U] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0xaU] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xaU]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xbU] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xbU]) 
                                      << 0xeU));
    __Vtemp_7[0x23U] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0xbU] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xbU]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xcU] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xcU]) 
                                      << 0xeU));
    __Vtemp_7[0x24U] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0xcU] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xcU]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xdU] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xdU]) 
                                      << 0xeU));
    __Vtemp_7[0x25U] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0xdU] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xdU]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xeU] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xeU]) 
                                      << 0xeU));
    __Vtemp_7[0x26U] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0xeU] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xeU]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xfU] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xfU]) 
                                      << 0xeU));
    __Vtemp_7[0x27U] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0xfU] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xfU]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x10U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x10U]) 
                                      << 0xeU));
    __Vtemp_7[0x28U] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0x10U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x10U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x11U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x11U]) 
                                      << 0xeU));
    __Vtemp_7[0x29U] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0x11U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x11U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x12U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x12U]) 
                                      << 0xeU));
    __Vtemp_7[0x2aU] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0x12U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x12U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x13U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x13U]) 
                                      << 0xeU));
    __Vtemp_7[0x2bU] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0x13U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x13U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x14U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x14U]) 
                                      << 0xeU));
    __Vtemp_7[0x2cU] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0x14U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x14U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x15U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x15U]) 
                                      << 0xeU));
    __Vtemp_7[0x2dU] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0x15U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x15U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x16U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x16U]) 
                                      << 0xeU));
    __Vtemp_7[0x2eU] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0x16U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x16U]) 
                         >> 0x12U) | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x17U] 
                                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x17U]) 
                                      << 0xeU));
    VL_CONCAT_WWW(2250,750,1500, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i, __Vtemp_2, __Vtemp_7);
    __Vtemp_9[0U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0U] 
                     & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x18U] 
                         << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x17U] 
                                      >> 0xeU)));
    __Vtemp_9[1U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[1U] 
                     & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x19U] 
                         << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x18U] 
                                      >> 0xeU)));
    __Vtemp_9[2U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[2U] 
                     & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1aU] 
                         << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x19U] 
                                      >> 0xeU)));
    __Vtemp_9[3U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[3U] 
                     & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1bU] 
                         << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1aU] 
                                      >> 0xeU)));
    __Vtemp_9[4U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[4U] 
                     & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1cU] 
                         << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1bU] 
                                      >> 0xeU)));
    __Vtemp_9[5U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[5U] 
                     & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1dU] 
                         << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1cU] 
                                      >> 0xeU)));
    __Vtemp_9[6U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[6U] 
                     & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1eU] 
                         << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1dU] 
                                      >> 0xeU)));
    __Vtemp_9[7U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[7U] 
                     & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1fU] 
                         << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1eU] 
                                      >> 0xeU)));
    __Vtemp_9[8U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[8U] 
                     & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x20U] 
                         << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1fU] 
                                      >> 0xeU)));
    __Vtemp_9[9U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[9U] 
                     & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x21U] 
                         << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x20U] 
                                      >> 0xeU)));
    __Vtemp_9[0xaU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xaU] 
                       & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x22U] 
                           << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x21U] 
                                        >> 0xeU)));
    __Vtemp_9[0xbU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xbU] 
                       & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x23U] 
                           << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x22U] 
                                        >> 0xeU)));
    __Vtemp_9[0xcU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xcU] 
                       & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x24U] 
                           << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x23U] 
                                        >> 0xeU)));
    __Vtemp_9[0xdU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xdU] 
                       & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x25U] 
                           << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x24U] 
                                        >> 0xeU)));
    __Vtemp_9[0xeU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xeU] 
                       & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x26U] 
                           << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x25U] 
                                        >> 0xeU)));
    __Vtemp_9[0xfU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xfU] 
                       & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x27U] 
                           << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x26U] 
                                        >> 0xeU)));
    __Vtemp_9[0x10U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x10U] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x28U] 
                            << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x27U] 
                                         >> 0xeU)));
    __Vtemp_9[0x11U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x11U] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x29U] 
                            << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x28U] 
                                         >> 0xeU)));
    __Vtemp_9[0x12U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x12U] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2aU] 
                            << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x29U] 
                                         >> 0xeU)));
    __Vtemp_9[0x13U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x13U] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2bU] 
                            << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2aU] 
                                         >> 0xeU)));
    __Vtemp_9[0x14U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x14U] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2cU] 
                            << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2bU] 
                                         >> 0xeU)));
    __Vtemp_9[0x15U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x15U] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2dU] 
                            << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2cU] 
                                         >> 0xeU)));
    __Vtemp_9[0x16U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x16U] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2eU] 
                            << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2dU] 
                                         >> 0xeU)));
    __Vtemp_9[0x17U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x17U] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2fU] 
                            << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2eU] 
                                         >> 0xeU)));
    __Vtemp_14[0U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x18U] 
                          << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x17U] 
                                       >> 0xeU)));
    __Vtemp_14[1U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[1U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x19U] 
                          << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x18U] 
                                       >> 0xeU)));
    __Vtemp_14[2U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[2U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1aU] 
                          << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x19U] 
                                       >> 0xeU)));
    __Vtemp_14[3U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[3U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1bU] 
                          << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1aU] 
                                       >> 0xeU)));
    __Vtemp_14[4U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[4U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1cU] 
                          << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1bU] 
                                       >> 0xeU)));
    __Vtemp_14[5U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[5U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1dU] 
                          << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1cU] 
                                       >> 0xeU)));
    __Vtemp_14[6U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[6U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1eU] 
                          << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1dU] 
                                       >> 0xeU)));
    __Vtemp_14[7U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[7U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1fU] 
                          << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1eU] 
                                       >> 0xeU)));
    __Vtemp_14[8U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[8U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x20U] 
                          << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1fU] 
                                       >> 0xeU)));
    __Vtemp_14[9U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[9U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x21U] 
                          << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x20U] 
                                       >> 0xeU)));
    __Vtemp_14[0xaU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xaU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x22U] 
                            << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x21U] 
                                         >> 0xeU)));
    __Vtemp_14[0xbU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xbU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x23U] 
                            << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x22U] 
                                         >> 0xeU)));
    __Vtemp_14[0xcU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xcU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x24U] 
                            << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x23U] 
                                         >> 0xeU)));
    __Vtemp_14[0xdU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xdU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x25U] 
                            << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x24U] 
                                         >> 0xeU)));
    __Vtemp_14[0xeU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xeU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x26U] 
                            << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x25U] 
                                         >> 0xeU)));
    __Vtemp_14[0xfU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xfU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x27U] 
                            << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x26U] 
                                         >> 0xeU)));
    __Vtemp_14[0x10U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x10U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x28U] 
                             << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x27U] 
                                          >> 0xeU)));
    __Vtemp_14[0x11U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x11U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x29U] 
                             << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x28U] 
                                          >> 0xeU)));
    __Vtemp_14[0x12U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x12U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2aU] 
                             << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x29U] 
                                          >> 0xeU)));
    __Vtemp_14[0x13U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x13U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2bU] 
                             << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2aU] 
                                          >> 0xeU)));
    __Vtemp_14[0x14U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x14U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2cU] 
                             << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2bU] 
                                          >> 0xeU)));
    __Vtemp_14[0x15U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x15U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2dU] 
                             << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2cU] 
                                          >> 0xeU)));
    __Vtemp_14[0x16U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x16U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2eU] 
                             << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2dU] 
                                          >> 0xeU)));
    __Vtemp_14[0x17U] = ((0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0U] 
                                          << 0xeU) 
                                         & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x17U])) 
                         | (Vtestharness__ConstPool__CONST_h5470a5de_0[0x17U] 
                            & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2fU] 
                                << 0x12U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2eU] 
                                             >> 0xeU))));
    __Vtemp_14[0x18U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x18U])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[1U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x18U])));
    __Vtemp_14[0x19U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[1U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x19U])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[2U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x19U])));
    __Vtemp_14[0x1aU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[2U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1aU])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[3U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1aU])));
    __Vtemp_14[0x1bU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[3U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1bU])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[4U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1bU])));
    __Vtemp_14[0x1cU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[4U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1cU])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[5U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1cU])));
    __Vtemp_14[0x1dU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[5U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1dU])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[6U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1dU])));
    __Vtemp_14[0x1eU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[6U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1eU])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[7U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1eU])));
    __Vtemp_14[0x1fU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[7U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1fU])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[8U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x1fU])));
    __Vtemp_14[0x20U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[8U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x20U])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[9U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x20U])));
    __Vtemp_14[0x21U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[9U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x21U])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xaU] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x21U])));
    __Vtemp_14[0x22U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xaU] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x22U])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xbU] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x22U])));
    __Vtemp_14[0x23U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xbU] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x23U])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xcU] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x23U])));
    __Vtemp_14[0x24U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xcU] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x24U])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xdU] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x24U])));
    __Vtemp_14[0x25U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xdU] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x25U])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xeU] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x25U])));
    __Vtemp_14[0x26U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xeU] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x26U])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xfU] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x26U])));
    __Vtemp_14[0x27U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xfU] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x27U])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x10U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x27U])));
    __Vtemp_14[0x28U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x10U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x28U])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x11U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x28U])));
    __Vtemp_14[0x29U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x11U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x29U])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x12U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x29U])));
    __Vtemp_14[0x2aU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x12U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2aU])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x13U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2aU])));
    __Vtemp_14[0x2bU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x13U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2bU])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x14U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2bU])));
    __Vtemp_14[0x2cU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x14U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2cU])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x15U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2cU])));
    __Vtemp_14[0x2dU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x15U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2dU])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x16U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2dU])));
    __Vtemp_14[0x2eU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x16U] 
                                      >> 0x12U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2eU])) 
                         | (0xffffc000U & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x17U] 
                                            << 0xeU) 
                                           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2eU])));
    VL_CONCAT_WWW(2250,750,1500, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i, __Vtemp_9, __Vtemp_14);
    __Vtemp_16[0U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2fU] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2eU] 
                                    >> 0x1cU)));
    __Vtemp_16[1U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[1U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x30U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2fU] 
                                    >> 0x1cU)));
    __Vtemp_16[2U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[2U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x31U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x30U] 
                                    >> 0x1cU)));
    __Vtemp_16[3U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[3U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x32U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x31U] 
                                    >> 0x1cU)));
    __Vtemp_16[4U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[4U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x33U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x32U] 
                                    >> 0x1cU)));
    __Vtemp_16[5U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[5U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x34U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x33U] 
                                    >> 0x1cU)));
    __Vtemp_16[6U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[6U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x35U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x34U] 
                                    >> 0x1cU)));
    __Vtemp_16[7U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[7U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x36U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x35U] 
                                    >> 0x1cU)));
    __Vtemp_16[8U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[8U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x37U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x36U] 
                                    >> 0x1cU)));
    __Vtemp_16[9U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[9U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x38U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x37U] 
                                    >> 0x1cU)));
    __Vtemp_16[0xaU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xaU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x39U] 
                            << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x38U] 
                                      >> 0x1cU)));
    __Vtemp_16[0xbU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xbU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3aU] 
                            << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x39U] 
                                      >> 0x1cU)));
    __Vtemp_16[0xcU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xcU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3bU] 
                            << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3aU] 
                                      >> 0x1cU)));
    __Vtemp_16[0xdU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xdU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3cU] 
                            << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3bU] 
                                      >> 0x1cU)));
    __Vtemp_16[0xeU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xeU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3dU] 
                            << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3cU] 
                                      >> 0x1cU)));
    __Vtemp_16[0xfU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xfU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3eU] 
                            << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3dU] 
                                      >> 0x1cU)));
    __Vtemp_16[0x10U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x10U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3fU] 
                             << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3eU] 
                                       >> 0x1cU)));
    __Vtemp_16[0x11U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x11U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x40U] 
                             << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3fU] 
                                       >> 0x1cU)));
    __Vtemp_16[0x12U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x12U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x41U] 
                             << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x40U] 
                                       >> 0x1cU)));
    __Vtemp_16[0x13U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x13U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x42U] 
                             << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x41U] 
                                       >> 0x1cU)));
    __Vtemp_16[0x14U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x14U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x43U] 
                             << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x42U] 
                                       >> 0x1cU)));
    __Vtemp_16[0x15U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x15U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x44U] 
                             << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x43U] 
                                       >> 0x1cU)));
    __Vtemp_16[0x16U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x16U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x45U] 
                             << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x44U] 
                                       >> 0x1cU)));
    __Vtemp_16[0x17U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x17U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x46U] 
                             << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x45U] 
                                       >> 0x1cU)));
    __Vtemp_21[0U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2fU] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2eU] 
                                    >> 0x1cU)));
    __Vtemp_21[1U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[1U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x30U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2fU] 
                                    >> 0x1cU)));
    __Vtemp_21[2U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[2U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x31U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x30U] 
                                    >> 0x1cU)));
    __Vtemp_21[3U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[3U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x32U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x31U] 
                                    >> 0x1cU)));
    __Vtemp_21[4U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[4U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x33U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x32U] 
                                    >> 0x1cU)));
    __Vtemp_21[5U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[5U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x34U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x33U] 
                                    >> 0x1cU)));
    __Vtemp_21[6U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[6U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x35U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x34U] 
                                    >> 0x1cU)));
    __Vtemp_21[7U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[7U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x36U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x35U] 
                                    >> 0x1cU)));
    __Vtemp_21[8U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[8U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x37U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x36U] 
                                    >> 0x1cU)));
    __Vtemp_21[9U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[9U] 
                      & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x38U] 
                          << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x37U] 
                                    >> 0x1cU)));
    __Vtemp_21[0xaU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xaU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x39U] 
                            << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x38U] 
                                      >> 0x1cU)));
    __Vtemp_21[0xbU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xbU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3aU] 
                            << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x39U] 
                                      >> 0x1cU)));
    __Vtemp_21[0xcU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xcU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3bU] 
                            << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3aU] 
                                      >> 0x1cU)));
    __Vtemp_21[0xdU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xdU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3cU] 
                            << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3bU] 
                                      >> 0x1cU)));
    __Vtemp_21[0xeU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xeU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3dU] 
                            << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3cU] 
                                      >> 0x1cU)));
    __Vtemp_21[0xfU] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0xfU] 
                        & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3eU] 
                            << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3dU] 
                                      >> 0x1cU)));
    __Vtemp_21[0x10U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x10U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3fU] 
                             << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3eU] 
                                       >> 0x1cU)));
    __Vtemp_21[0x11U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x11U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x40U] 
                             << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3fU] 
                                       >> 0x1cU)));
    __Vtemp_21[0x12U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x12U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x41U] 
                             << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x40U] 
                                       >> 0x1cU)));
    __Vtemp_21[0x13U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x13U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x42U] 
                             << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x41U] 
                                       >> 0x1cU)));
    __Vtemp_21[0x14U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x14U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x43U] 
                             << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x42U] 
                                       >> 0x1cU)));
    __Vtemp_21[0x15U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x15U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x44U] 
                             << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x43U] 
                                       >> 0x1cU)));
    __Vtemp_21[0x16U] = (Vtestharness__ConstPool__CONST_h5470a5de_0[0x16U] 
                         & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x45U] 
                             << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x44U] 
                                       >> 0x1cU)));
    __Vtemp_21[0x17U] = (((Vtestharness__ConstPool__CONST_h5470a5de_0[0U] 
                           << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2fU] 
                                        << 0x12U) | 
                                       (0x3c000U & 
                                        (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2eU] 
                                         >> 0xeU)))) 
                         | (Vtestharness__ConstPool__CONST_h5470a5de_0[0x17U] 
                            & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x46U] 
                                << 4U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x45U] 
                                          >> 0x1cU))));
    __Vtemp_21[0x18U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2fU] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[1U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x30U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x2fU] 
                                               >> 0xeU)))));
    __Vtemp_21[0x19U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[1U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x30U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[2U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x31U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x30U] 
                                               >> 0xeU)))));
    __Vtemp_21[0x1aU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[2U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x31U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[3U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x32U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x31U] 
                                               >> 0xeU)))));
    __Vtemp_21[0x1bU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[3U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x32U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[4U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x33U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x32U] 
                                               >> 0xeU)))));
    __Vtemp_21[0x1cU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[4U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x33U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[5U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x34U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x33U] 
                                               >> 0xeU)))));
    __Vtemp_21[0x1dU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[5U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x34U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[6U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x35U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x34U] 
                                               >> 0xeU)))));
    __Vtemp_21[0x1eU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[6U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x35U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[7U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x36U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x35U] 
                                               >> 0xeU)))));
    __Vtemp_21[0x1fU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[7U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x36U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[8U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x37U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x36U] 
                                               >> 0xeU)))));
    __Vtemp_21[0x20U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[8U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x37U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[9U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x38U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x37U] 
                                               >> 0xeU)))));
    __Vtemp_21[0x21U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[9U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x38U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xaU] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x39U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x38U] 
                                               >> 0xeU)))));
    __Vtemp_21[0x22U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xaU] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x39U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xbU] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3aU] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x39U] 
                                               >> 0xeU)))));
    __Vtemp_21[0x23U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xbU] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3aU] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xcU] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3bU] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3aU] 
                                               >> 0xeU)))));
    __Vtemp_21[0x24U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xcU] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3bU] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xdU] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3cU] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3bU] 
                                               >> 0xeU)))));
    __Vtemp_21[0x25U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xdU] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3cU] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xeU] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3dU] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3cU] 
                                               >> 0xeU)))));
    __Vtemp_21[0x26U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xeU] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3dU] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xfU] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3eU] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3dU] 
                                               >> 0xeU)))));
    __Vtemp_21[0x27U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0xfU] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3eU] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x10U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3fU] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3eU] 
                                               >> 0xeU)))));
    __Vtemp_21[0x28U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x10U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3fU] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x11U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x40U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x3fU] 
                                               >> 0xeU)))));
    __Vtemp_21[0x29U] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x11U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x40U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x12U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x41U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x40U] 
                                               >> 0xeU)))));
    __Vtemp_21[0x2aU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x12U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x41U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x13U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x42U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x41U] 
                                               >> 0xeU)))));
    __Vtemp_21[0x2bU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x13U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x42U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x14U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x43U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x42U] 
                                               >> 0xeU)))));
    __Vtemp_21[0x2cU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x14U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x43U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x15U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x44U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x43U] 
                                               >> 0xeU)))));
    __Vtemp_21[0x2dU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x15U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x44U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x16U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x45U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x44U] 
                                               >> 0xeU)))));
    __Vtemp_21[0x2eU] = ((0x3fffU & ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x16U] 
                                      >> 0x12U) & (
                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x45U] 
                                                   >> 0xeU))) 
                         | ((Vtestharness__ConstPool__CONST_h5470a5de_0[0x17U] 
                             << 0xeU) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x46U] 
                                          << 0x12U) 
                                         | (0x3c000U 
                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x45U] 
                                               >> 0xeU)))));
    VL_CONCAT_WWW(2250,750,1500, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i, __Vtemp_16, __Vtemp_21);
}

extern const VlWide<8>/*255:0*/ Vtestharness__ConstPool__CONST_h5a979007_0;

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__36(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__36\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[0U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[0U] 
           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[1U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[1U] 
           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[1U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[2U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[2U] 
           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[2U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[3U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[3U] 
           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[3U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[4U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[4U] 
           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[4U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[5U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[5U] 
           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[5U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[6U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[6U] 
           & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[6U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[7U] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[0U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0U]) 
            << 0x18U) | (Vtestharness__ConstPool__CONST_h5a979007_0[7U] 
                         & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[7U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[8U] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[0U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0U]) 
            >> 8U) | ((Vtestharness__ConstPool__CONST_h5a979007_0[1U] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[1U]) 
                      << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[9U] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[1U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[1U]) 
            >> 8U) | ((Vtestharness__ConstPool__CONST_h5a979007_0[2U] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[2U]) 
                      << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[0xaU] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[2U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[2U]) 
            >> 8U) | ((Vtestharness__ConstPool__CONST_h5a979007_0[3U] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[3U]) 
                      << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[0xbU] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[3U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[3U]) 
            >> 8U) | ((Vtestharness__ConstPool__CONST_h5a979007_0[4U] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[4U]) 
                      << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[0xcU] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[4U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[4U]) 
            >> 8U) | ((Vtestharness__ConstPool__CONST_h5a979007_0[5U] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[5U]) 
                      << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[0xdU] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[5U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[5U]) 
            >> 8U) | ((Vtestharness__ConstPool__CONST_h5a979007_0[6U] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[6U]) 
                      << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[0xeU] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[6U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[6U]) 
            >> 8U) | ((Vtestharness__ConstPool__CONST_h5a979007_0[7U] 
                       & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[7U]) 
                      << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[0xfU] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[0U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0U]) 
            << 0x10U) | ((Vtestharness__ConstPool__CONST_h5a979007_0[7U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[7U]) 
                         >> 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[0x10U] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[0U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0U]) 
            >> 0x10U) | ((Vtestharness__ConstPool__CONST_h5a979007_0[1U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[1U]) 
                         << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[0x11U] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[1U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[1U]) 
            >> 0x10U) | ((Vtestharness__ConstPool__CONST_h5a979007_0[2U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[2U]) 
                         << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[0x12U] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[2U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[2U]) 
            >> 0x10U) | ((Vtestharness__ConstPool__CONST_h5a979007_0[3U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[3U]) 
                         << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[0x13U] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[3U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[3U]) 
            >> 0x10U) | ((Vtestharness__ConstPool__CONST_h5a979007_0[4U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[4U]) 
                         << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[0x14U] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[4U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[4U]) 
            >> 0x10U) | ((Vtestharness__ConstPool__CONST_h5a979007_0[5U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[5U]) 
                         << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[0x15U] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[5U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[5U]) 
            >> 0x10U) | ((Vtestharness__ConstPool__CONST_h5a979007_0[6U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[6U]) 
                         << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[0x16U] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[6U] 
             & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[6U]) 
            >> 0x10U) | ((Vtestharness__ConstPool__CONST_h5a979007_0[7U] 
                          & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[7U]) 
                         << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i[0x17U] 
        = ((Vtestharness__ConstPool__CONST_h5a979007_0[7U] 
            & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[7U]) 
           >> 0x10U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[0U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[0U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[8U] 
               << 8U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[7U] 
                         >> 0x18U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[1U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[1U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[9U] 
               << 8U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[8U] 
                         >> 0x18U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[2U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[2U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xaU] 
               << 8U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[9U] 
                         >> 0x18U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[3U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[3U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xbU] 
               << 8U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xaU] 
                         >> 0x18U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[4U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[4U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xcU] 
               << 8U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xbU] 
                         >> 0x18U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[5U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[5U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xdU] 
               << 8U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xcU] 
                         >> 0x18U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[6U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[6U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xeU] 
               << 8U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xdU] 
                         >> 0x18U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[7U] 
        = ((0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[0U] 
                            << 0x18U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[7U])) 
           | (Vtestharness__ConstPool__CONST_h5a979007_0[7U] 
              & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xfU] 
                  << 8U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xeU] 
                            >> 0x18U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[8U] 
        = ((0xffffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[0U] 
                          >> 8U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[8U])) 
           | (0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[1U] 
                              << 0x18U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[8U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[9U] 
        = ((0xffffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[1U] 
                          >> 8U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[9U])) 
           | (0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[2U] 
                              << 0x18U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[9U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[0xaU] 
        = ((0xffffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[2U] 
                          >> 8U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xaU])) 
           | (0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[3U] 
                              << 0x18U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xaU])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[0xbU] 
        = ((0xffffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[3U] 
                          >> 8U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xbU])) 
           | (0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[4U] 
                              << 0x18U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xbU])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[0xcU] 
        = ((0xffffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[4U] 
                          >> 8U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xcU])) 
           | (0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[5U] 
                              << 0x18U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xcU])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[0xdU] 
        = ((0xffffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[5U] 
                          >> 8U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xdU])) 
           | (0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[6U] 
                              << 0x18U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xdU])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[0xeU] 
        = ((0xffffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[6U] 
                          >> 8U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xeU])) 
           | (0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[7U] 
                              << 0x18U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xeU])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[0xfU] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[0U] 
             << 0x10U) & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[8U] 
                           << 0x18U) | (0xff0000U & 
                                        (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[7U] 
                                         >> 8U)))) 
           | (0xffffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[7U] 
                            >> 8U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xfU])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[0x10U] 
        = ((0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[0U] 
                        >> 0x10U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[8U] 
                                     >> 8U))) | ((Vtestharness__ConstPool__CONST_h5a979007_0[1U] 
                                                  << 0x10U) 
                                                 & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[9U] 
                                                     << 0x18U) 
                                                    | (0xff0000U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[8U] 
                                                          >> 8U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[0x11U] 
        = ((0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[1U] 
                        >> 0x10U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[9U] 
                                     >> 8U))) | ((Vtestharness__ConstPool__CONST_h5a979007_0[2U] 
                                                  << 0x10U) 
                                                 & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xaU] 
                                                     << 0x18U) 
                                                    | (0xff0000U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[9U] 
                                                          >> 8U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[0x12U] 
        = ((0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[2U] 
                        >> 0x10U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xaU] 
                                     >> 8U))) | ((Vtestharness__ConstPool__CONST_h5a979007_0[3U] 
                                                  << 0x10U) 
                                                 & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xbU] 
                                                     << 0x18U) 
                                                    | (0xff0000U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xaU] 
                                                          >> 8U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[0x13U] 
        = ((0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[3U] 
                        >> 0x10U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xbU] 
                                     >> 8U))) | ((Vtestharness__ConstPool__CONST_h5a979007_0[4U] 
                                                  << 0x10U) 
                                                 & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xcU] 
                                                     << 0x18U) 
                                                    | (0xff0000U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xbU] 
                                                          >> 8U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[0x14U] 
        = ((0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[4U] 
                        >> 0x10U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xcU] 
                                     >> 8U))) | ((Vtestharness__ConstPool__CONST_h5a979007_0[5U] 
                                                  << 0x10U) 
                                                 & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xdU] 
                                                     << 0x18U) 
                                                    | (0xff0000U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xcU] 
                                                          >> 8U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[0x15U] 
        = ((0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[5U] 
                        >> 0x10U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xdU] 
                                     >> 8U))) | ((Vtestharness__ConstPool__CONST_h5a979007_0[6U] 
                                                  << 0x10U) 
                                                 & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xeU] 
                                                     << 0x18U) 
                                                    | (0xff0000U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xdU] 
                                                          >> 8U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[0x16U] 
        = ((0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[6U] 
                        >> 0x10U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xeU] 
                                     >> 8U))) | ((Vtestharness__ConstPool__CONST_h5a979007_0[7U] 
                                                  << 0x10U) 
                                                 & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xfU] 
                                                     << 0x18U) 
                                                    | (0xff0000U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xeU] 
                                                          >> 8U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i[0x17U] 
        = (0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[7U] 
                       >> 0x10U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xfU] 
                                    >> 8U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[0U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[0U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x10U] 
               << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xfU] 
                            >> 0x10U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[1U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[1U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x11U] 
               << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x10U] 
                            >> 0x10U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[2U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[2U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x12U] 
               << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x11U] 
                            >> 0x10U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[3U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[3U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x13U] 
               << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x12U] 
                            >> 0x10U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[4U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[4U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x14U] 
               << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x13U] 
                            >> 0x10U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[5U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[5U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x15U] 
               << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x14U] 
                            >> 0x10U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[6U] 
        = (Vtestharness__ConstPool__CONST_h5a979007_0[6U] 
           & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x16U] 
               << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x15U] 
                            >> 0x10U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[7U] 
        = ((0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[0U] 
                            << 0x18U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xfU] 
                                         << 8U))) | 
           (Vtestharness__ConstPool__CONST_h5a979007_0[7U] 
            & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x17U] 
                << 0x10U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x16U] 
                             >> 0x10U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[8U] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[0U] 
             >> 8U) & ((0xffff00U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x10U] 
                                     << 8U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xfU] 
                                                >> 0x18U))) 
           | (0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[1U] 
                              << 0x18U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x10U] 
                                           << 8U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[9U] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[1U] 
             >> 8U) & ((0xffff00U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x11U] 
                                     << 8U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x10U] 
                                                >> 0x18U))) 
           | (0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[2U] 
                              << 0x18U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x11U] 
                                           << 8U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[0xaU] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[2U] 
             >> 8U) & ((0xffff00U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x12U] 
                                     << 8U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x11U] 
                                                >> 0x18U))) 
           | (0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[3U] 
                              << 0x18U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x12U] 
                                           << 8U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[0xbU] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[3U] 
             >> 8U) & ((0xffff00U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x13U] 
                                     << 8U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x12U] 
                                                >> 0x18U))) 
           | (0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[4U] 
                              << 0x18U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x13U] 
                                           << 8U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[0xcU] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[4U] 
             >> 8U) & ((0xffff00U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x14U] 
                                     << 8U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x13U] 
                                                >> 0x18U))) 
           | (0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[5U] 
                              << 0x18U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x14U] 
                                           << 8U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[0xdU] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[5U] 
             >> 8U) & ((0xffff00U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x15U] 
                                     << 8U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x14U] 
                                                >> 0x18U))) 
           | (0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[6U] 
                              << 0x18U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x15U] 
                                           << 8U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[0xeU] 
        = (((Vtestharness__ConstPool__CONST_h5a979007_0[6U] 
             >> 8U) & ((0xffff00U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x16U] 
                                     << 8U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x15U] 
                                                >> 0x18U))) 
           | (0xff000000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[7U] 
                              << 0x18U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x16U] 
                                           << 8U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[0xfU] 
        = ((0xffff0000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[0U] 
                            << 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0xfU])) 
           | ((Vtestharness__ConstPool__CONST_h5a979007_0[7U] 
               >> 8U) & ((0xffff00U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x17U] 
                                       << 8U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x16U] 
                                                  >> 0x18U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[0x10U] 
        = ((0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[0U] 
                        >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x10U])) 
           | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[1U] 
                              << 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x10U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[0x11U] 
        = ((0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[1U] 
                        >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x11U])) 
           | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[2U] 
                              << 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x11U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[0x12U] 
        = ((0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[2U] 
                        >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x12U])) 
           | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[3U] 
                              << 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x12U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[0x13U] 
        = ((0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[3U] 
                        >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x13U])) 
           | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[4U] 
                              << 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x13U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[0x14U] 
        = ((0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[4U] 
                        >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x14U])) 
           | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[5U] 
                              << 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x14U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[0x15U] 
        = ((0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[5U] 
                        >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x15U])) 
           | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[6U] 
                              << 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x15U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[0x16U] 
        = ((0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[6U] 
                        >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x16U])) 
           | (0xffff0000U & ((Vtestharness__ConstPool__CONST_h5a979007_0[7U] 
                              << 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x16U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i[0x17U] 
        = (0xffffU & ((Vtestharness__ConstPool__CONST_h5a979007_0[7U] 
                       >> 0x10U) & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vcellout__i_demux_simple__mst_reqs_o[0x17U]));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__37(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__37\n"); );
    // Init
    CData/*7:0*/ __Vtableidx8;
    __Vtableidx8 = 0;
    CData/*7:0*/ __Vtableidx9;
    __Vtableidx9 = 0;
    // Body
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_excl = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_res = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_valid = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_inp[0U] = 0xffffffffU;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_inp[1U] = 0x7fffU;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_inp[2U] = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_inp[0U] 
        = (0xfffffffeU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_inp[0U]);
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_req = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_state_q)))) {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_valid) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_excl 
                = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_lock) 
                   & (0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_len)));
            if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_excl) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_inp[1U] 
                    = ((0xffffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_inp[1U]) 
                       | ((IData)((0x3fffffffffffULL 
                                   & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_addr 
                                      >> 2U))) << 0x10U));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_inp[2U] 
                    = (0x3fffffffU & (((IData)((0x3fffffffffffULL 
                                                & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_addr 
                                                   >> 2U))) 
                                       >> 0x10U) | 
                                      ((IData)(((0x3fffffffffffULL 
                                                 & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_addr 
                                                    >> 2U)) 
                                                >> 0x20U)) 
                                       << 0x10U)));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_req = 1U;
                if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_gnt) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_res 
                        = (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists)));
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_valid = 1U;
                }
            } else {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_res = 0U;
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_valid = 1U;
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o 
        = (2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_valid) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o 
                = (1U | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o));
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o 
        = (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q)
            ? (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q)
            : (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_req) 
                << 1U) | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_wifq_exists_req)));
    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_inp[0U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_inp[1U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_inp[2U];
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_wifq_exists_inp[0U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_wifq_exists_inp[1U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_wifq_exists_inp[2U];
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_gnt = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__match_in_id_valid = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__match_in_id = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_valid) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o 
                = (2U | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o));
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_set_req 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_res) 
           & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o) 
              >> 1U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists_req 
        = (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfffffffeU & (((1U <= (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                            << 1U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d))) 
           | (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = (0xfffffffeU & (((1U > (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                           << 1U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)) 
                 | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d) 
                     >> 1U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffffffffffeULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | (IData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                              && ((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U])) 
                                  || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                             >> 2U)) 
                                      == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                >> 0xfU))))))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffffffffffdULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 1U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 3U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x10U))))))) 
              << 1U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffffffffffbULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 2U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 4U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x11U))))))) 
              << 2U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffffffffff7ULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 3U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 5U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x12U))))))) 
              << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fffffffffefULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 4U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 6U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x13U))))))) 
              << 4U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fffffffffdfULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 5U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 7U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x14U))))))) 
              << 5U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fffffffffbfULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 6U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 8U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x15U))))))) 
              << 6U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fffffffff7fULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 7U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 9U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x16U))))))) 
              << 7U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffffffffeffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 8U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0xaU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x17U))))))) 
              << 8U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffffffffdffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 9U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0xbU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x18U))))))) 
              << 9U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffffffffbffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0xaU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0xcU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x19U))))))) 
              << 0xaU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffffffff7ffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0xbU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0xdU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x1aU))))))) 
              << 0xbU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fffffffefffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0xcU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0xeU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x1bU))))))) 
              << 0xcU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fffffffdfffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0xdU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0xfU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x1cU))))))) 
              << 0xdU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fffffffbfffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0xeU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0x10U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x1dU))))))) 
              << 0xeU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fffffff7fffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0xfU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0x11U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x1eU))))))) 
              << 0xfU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffffffeffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x10U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0x12U)) 
                                       == (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                           >> 0x1fU)))))) 
              << 0x10U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffffffdffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x11U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0x13U)) 
                                       == (1U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U])))))) 
              << 0x11U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffffffbffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x12U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0x14U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 1U))))))) 
              << 0x12U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffffff7ffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x13U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0x15U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 2U))))))) 
              << 0x13U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fffffefffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x14U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0x16U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 3U))))))) 
              << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fffffdfffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x15U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0x17U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 4U))))))) 
              << 0x15U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fffffbfffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x16U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0x18U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 5U))))))) 
              << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fffff7fffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x17U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0x19U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 6U))))))) 
              << 0x17U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffffeffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x18U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0x1aU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 7U))))))) 
              << 0x18U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffffdffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x19U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0x1bU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 8U))))))) 
              << 0x19U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffffbffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x1aU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0x1cU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 9U))))))) 
              << 0x1aU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffff7ffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x1bU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0x1dU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0xaU))))))) 
              << 0x1bU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fffefffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x1cU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                              >> 0x1eU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0xbU))))))) 
              << 0x1cU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fffdfffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x1dU))) 
                                   || ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U] 
                                        >> 0x1fU) == 
                                       (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                              >> 0xcU))))))) 
              << 0x1dU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fffbfffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x1eU))) 
                                   || ((1U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U]) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0xdU))))))) 
              << 0x1eU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fff7fffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x1fU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 1U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0xeU))))))) 
              << 0x1fU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffeffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U])) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 2U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0xfU))))))) 
              << 0x20U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffdffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 1U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 3U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x10U))))))) 
              << 0x21U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ffbffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 2U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 4U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x11U))))))) 
              << 0x22U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7ff7ffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 3U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 5U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x12U))))))) 
              << 0x23U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fefffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 4U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 6U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x13U))))))) 
              << 0x24U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fdfffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 5U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 7U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x14U))))))) 
              << 0x25U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7fbfffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 6U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 8U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x15U))))))) 
              << 0x26U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7f7fffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 7U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 9U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x16U))))))) 
              << 0x27U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7effffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 8U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0xaU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x17U))))))) 
              << 0x28U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7dffffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 9U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0xbU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x18U))))))) 
              << 0x29U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x7bffffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 0xaU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0xcU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x19U))))))) 
              << 0x2aU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x77ffffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 0xbU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0xdU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x1aU))))))) 
              << 0x2bU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x6fffffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 0xcU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0xeU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x1bU))))))) 
              << 0x2cU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x5fffffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 0xdU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0xfU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x1cU))))))) 
              << 0x2dU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits 
        = ((0x3fffffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U])) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 0xeU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0x10U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x1dU))))))) 
              << 0x2eU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffffffffffeULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | (IData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                        >> 0x11U))) 
                              && ((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U])) 
                                  || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                             >> 0x13U)) 
                                      == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                >> 0xfU))))))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffffffffffdULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 1U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0x14U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x10U))))))) 
              << 1U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffffffffffbULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 2U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0x15U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x11U))))))) 
              << 2U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffffffffff7ULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 3U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0x16U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x12U))))))) 
              << 3U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fffffffffefULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 4U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0x17U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x13U))))))) 
              << 4U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fffffffffdfULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 5U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0x18U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x14U))))))) 
              << 5U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fffffffffbfULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 6U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0x19U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x15U))))))) 
              << 6U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fffffffff7fULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 7U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0x1aU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x16U))))))) 
              << 7U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffffffffeffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 8U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0x1bU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x17U))))))) 
              << 8U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffffffffdffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 9U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0x1cU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x18U))))))) 
              << 9U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffffffffbffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0xaU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0x1dU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x19U))))))) 
              << 0xaU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffffffff7ffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0xbU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                              >> 0x1eU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x1aU))))))) 
              << 0xbU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fffffffefffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0xcU))) 
                                   || ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                        >> 0x1fU) == 
                                       (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                              >> 0x1bU))))))) 
              << 0xcU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fffffffdfffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0xdU))) 
                                   || ((1U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U]) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x1cU))))))) 
              << 0xdU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fffffffbfffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0xeU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 1U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x1dU))))))) 
              << 0xeU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fffffff7fffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0xfU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 2U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                                 >> 0x1eU))))))) 
              << 0xfU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffffffeffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x10U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 3U)) 
                                       == (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                           >> 0x1fU)))))) 
              << 0x10U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffffffdffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x11U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 4U)) 
                                       == (1U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U])))))) 
              << 0x11U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffffffbffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x12U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 5U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 1U))))))) 
              << 0x12U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffffff7ffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x13U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 6U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 2U))))))) 
              << 0x13U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fffffefffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x14U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 7U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 3U))))))) 
              << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fffffdfffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x15U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 8U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 4U))))))) 
              << 0x15U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fffffbfffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x16U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 9U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 5U))))))) 
              << 0x16U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fffff7fffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x17U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0xaU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 6U))))))) 
              << 0x17U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffffeffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x18U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0xbU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 7U))))))) 
              << 0x18U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffffdffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x19U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0xcU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 8U))))))) 
              << 0x19U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffffbffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x1aU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0xdU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 9U))))))) 
              << 0x1aU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffff7ffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x1bU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0xeU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0xaU))))))) 
              << 0x1bU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fffefffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x1cU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0xfU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0xbU))))))) 
              << 0x1cU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fffdfffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x1dU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0x10U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0xcU))))))) 
              << 0x1dU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fffbfffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x1eU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0x11U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0xdU))))))) 
              << 0x1eU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fff7fffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                                             >> 0x1fU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0x12U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0xeU))))))) 
              << 0x1fU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffeffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U])) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0x13U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0xfU))))))) 
              << 0x20U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffdffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 1U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0x14U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x10U))))))) 
              << 0x21U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ffbffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 2U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0x15U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x11U))))))) 
              << 0x22U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7ff7ffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 3U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0x16U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x12U))))))) 
              << 0x23U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fefffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 4U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0x17U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x13U))))))) 
              << 0x24U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fdfffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 5U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0x18U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x14U))))))) 
              << 0x25U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7fbfffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 6U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0x19U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x15U))))))) 
              << 0x26U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7f7fffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 7U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0x1aU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x16U))))))) 
              << 0x27U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7effffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 8U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0x1bU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x17U))))))) 
              << 0x28U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7dffffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 9U))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0x1cU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x18U))))))) 
              << 0x29U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x7bffffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 0xaU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0x1dU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x19U))))))) 
              << 0x2aU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x77ffffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 0xbU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                              >> 0x1eU)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x1aU))))))) 
              << 0x2bU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x6fffffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 0xcU))) 
                                   || ((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U] 
                                        >> 0x1fU) == 
                                       (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                              >> 0x1bU))))))) 
              << 0x2cU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x5fffffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 0xdU))) 
                                   || ((1U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[3U]) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x1cU))))))) 
              << 0x2dU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits 
        = ((0x3fffffffffffULL & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
           | ((QData)((IData)(((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U] 
                                         >> 0x11U))) 
                               && ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                             >> 0xeU))) 
                                   || ((1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[3U] 
                                              >> 1U)) 
                                       == (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0x1dU))))))) 
              << 0x2eU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_valid = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_r_ready_o = 0U;
    if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o) 
                  & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_free)))))) {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_req) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_gnt = 1U;
        }
    }
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_free)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__match_in_id_valid = 1U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__match_in_id 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id;
    } else if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_req) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__match_in_id_valid = 1U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__match_in_id 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_id;
    }
    vlSelf->__VdfgRegularize_hd87f99a1_350_0 = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__match_in_id_valid) 
                                                & ((~ 
                                                    ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                                     >> 6U)) 
                                                   & ((7U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                                          >> 9U)) 
                                                      == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__match_in_id))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_wifq_exists_gnt 
        = ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o)) 
           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists_gnt));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists = 0U;
    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists_req) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists 
            = ((0x7fffffffffffULL == vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits) 
               | (0x7fffffffffffULL == vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits));
    }
    if (((vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
          >> 8U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_ready))) {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_gnt) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_valid = 1U;
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_valid) 
           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_ready));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__idx_matches_in_id 
        = (((IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0) 
            << 1U) | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__match_in_id_valid) 
                      & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q)) 
                         & ((7U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                   >> 3U)) == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__match_in_id)))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists_gnt) 
                  & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists_req))
                  ? ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_excl = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_addr = 0ULL;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_req = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_data_valid = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_data = 0U;
    if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o) 
                  & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_free)))))) {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_req) {
            if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__idx_matches_in_id))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_data_valid = 1U;
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_data 
                    = ((5U >= ((IData)(2U) + (7U & 
                                              ((IData)(3U) 
                                               * ((0xbU 
                                                   >= 
                                                   ((IData)(2U) 
                                                    + 
                                                    (0xfU 
                                                     & ((IData)(6U) 
                                                        * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) 
                                                  && (1U 
                                                      & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                                         >> 
                                                         ((IData)(2U) 
                                                          + 
                                                          (0xfU 
                                                           & ((IData)(6U) 
                                                              * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))))))))) 
                       && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_q) 
                                 >> ((IData)(2U) + 
                                     (7U & ((IData)(3U) 
                                            * ((0xbU 
                                                >= 
                                                ((IData)(2U) 
                                                 + 
                                                 (0xfU 
                                                  & ((IData)(6U) 
                                                     * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) 
                                               && (1U 
                                                   & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                                      >> 
                                                      ((IData)(2U) 
                                                       + 
                                                       (0xfU 
                                                        & ((IData)(6U) 
                                                           * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0)))))))))))));
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_q;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q;
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_free)))) {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__idx_matches_in_id))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h12e0f2c0__0 
                = (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes));
            if ((5U >= ((IData)(1U) + (7U & ((IData)(3U) 
                                             * ((0xbU 
                                                 >= 
                                                 ((IData)(1U) 
                                                  + 
                                                  (0xfU 
                                                   & ((IData)(6U) 
                                                      * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) 
                                                && (1U 
                                                    & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                                       >> 
                                                       ((IData)(1U) 
                                                        + 
                                                        (0xfU 
                                                         & ((IData)(6U) 
                                                            * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0)))))))))))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_d 
                    = (((~ ((IData)(1U) << ((IData)(1U) 
                                            + (7U & 
                                               ((IData)(3U) 
                                                * (
                                                   (0xbU 
                                                    >= 
                                                    ((IData)(1U) 
                                                     + 
                                                     (0xfU 
                                                      & ((IData)(6U) 
                                                         * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) 
                                                   && (1U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                                          >> 
                                                          ((IData)(1U) 
                                                           + 
                                                           (0xfU 
                                                            & ((IData)(6U) 
                                                               * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0)))))))))))) 
                        & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_d)) 
                       | (0x3fU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h12e0f2c0__0) 
                                   << ((IData)(1U) 
                                       + (7U & ((IData)(3U) 
                                                * (
                                                   (0xbU 
                                                    >= 
                                                    ((IData)(1U) 
                                                     + 
                                                     (0xfU 
                                                      & ((IData)(6U) 
                                                         * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) 
                                                   && (1U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                                          >> 
                                                          ((IData)(1U) 
                                                           + 
                                                           (0xfU 
                                                            & ((IData)(6U) 
                                                               * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0)))))))))))));
            }
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h3156ccc5__0 
                = (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes));
            if ((0xbU >= ((IData)(1U) + (0xfU & ((IData)(6U) 
                                                 * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0)))))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_d 
                    = (((~ ((IData)(1U) << ((IData)(1U) 
                                            + (0xfU 
                                               & ((IData)(6U) 
                                                  * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0)))))) 
                        & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_d)) 
                       | (0xfffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h3156ccc5__0) 
                                    << ((IData)(1U) 
                                        + (0xfU & ((IData)(6U) 
                                                   * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0)))))));
            }
        } else {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_hbc57e19e__0 
                = (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id) 
                    << 3U) | ((4U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes) 
                                     << 2U)) | (2U 
                                                & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes) 
                                                   << 1U))));
            if ((0xbU >= (0xfU & ((IData)(6U) * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes)))))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_d 
                    = (((~ ((IData)(0x3fU) << (0xfU 
                                               & ((IData)(6U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes)))))) 
                        & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_d)) 
                       | (0xfffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_hbc57e19e__0) 
                                    << (0xfU & ((IData)(6U) 
                                                * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes)))))));
            }
        }
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h787737b4__0 
            = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_excl) 
               << 2U);
        if ((5U >= (7U & ((IData)(3U) * (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes)))))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_d 
                = (((~ ((IData)(7U) << (7U & ((IData)(3U) 
                                              * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes)))))) 
                    & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_d)) 
                   | (0x3fU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h787737b4__0) 
                               << (7U & ((IData)(3U) 
                                         * (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes)))))));
        }
    } else if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_req) {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__idx_matches_in_id))) {
            if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_pop) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h004f40f8__0 = 0U;
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h59fbac41__0 = 1U;
                if ((5U >= (7U & ((IData)(3U) * ((0xbU 
                                                  >= 
                                                  ((IData)(2U) 
                                                   + 
                                                   (0xfU 
                                                    & ((IData)(6U) 
                                                       * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) 
                                                 && (1U 
                                                     & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                                        >> 
                                                        ((IData)(2U) 
                                                         + 
                                                         (0xfU 
                                                          & ((IData)(6U) 
                                                             * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))))))))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_d 
                        = (((~ ((IData)(7U) << (7U 
                                                & ((IData)(3U) 
                                                   * 
                                                   ((0xbU 
                                                     >= 
                                                     ((IData)(2U) 
                                                      + 
                                                      (0xfU 
                                                       & ((IData)(6U) 
                                                          * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) 
                                                    && (1U 
                                                        & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                                           >> 
                                                           ((IData)(2U) 
                                                            + 
                                                            (0xfU 
                                                             & ((IData)(6U) 
                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))))))))) 
                            & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_d)) 
                           | (0x3fU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h004f40f8__0) 
                                       << (7U & ((IData)(3U) 
                                                 * 
                                                 ((0xbU 
                                                   >= 
                                                   ((IData)(2U) 
                                                    + 
                                                    (0xfU 
                                                     & ((IData)(6U) 
                                                        * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) 
                                                  && (1U 
                                                      & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                                         >> 
                                                         ((IData)(2U) 
                                                          + 
                                                          (0xfU 
                                                           & ((IData)(6U) 
                                                              * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))))))))));
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_d 
                        = (((~ ((IData)(1U) << (7U 
                                                & ((IData)(3U) 
                                                   * 
                                                   ((0xbU 
                                                     >= 
                                                     ((IData)(2U) 
                                                      + 
                                                      (0xfU 
                                                       & ((IData)(6U) 
                                                          * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) 
                                                    && (1U 
                                                        & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                                           >> 
                                                           ((IData)(2U) 
                                                            + 
                                                            (0xfU 
                                                             & ((IData)(6U) 
                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))))))))) 
                            & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_d)) 
                           | (0x3fU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h59fbac41__0) 
                                       << (7U & ((IData)(3U) 
                                                 * 
                                                 ((0xbU 
                                                   >= 
                                                   ((IData)(2U) 
                                                    + 
                                                    (0xfU 
                                                     & ((IData)(6U) 
                                                        * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) 
                                                  && (1U 
                                                      & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                                         >> 
                                                         ((IData)(2U) 
                                                          + 
                                                          (0xfU 
                                                           & ((IData)(6U) 
                                                              * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))))))))));
                }
                if ((((0xbU >= ((IData)(2U) + (0xfU 
                                               & ((IData)(6U) 
                                                  * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) 
                      && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                >> ((IData)(2U) + (0xfU 
                                                   & ((IData)(6U) 
                                                      * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))))) 
                     == ((0xbU >= ((IData)(1U) + (0xfU 
                                                  & ((IData)(6U) 
                                                     * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) 
                         && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                   >> ((IData)(1U) 
                                       + (0xfU & ((IData)(6U) 
                                                  * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))))))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h7f52022a__0 = 1U;
                    if ((0xbU >= (0xfU & ((IData)(6U) 
                                          * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) {
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_d 
                            = (((~ ((IData)(0x3fU) 
                                    << (0xfU & ((IData)(6U) 
                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) 
                                & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_d)) 
                               | (0xfffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h7f52022a__0) 
                                            << (0xfU 
                                                & ((IData)(6U) 
                                                   * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))));
                    }
                } else {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h314c53a3__0 
                        = ((5U >= ((IData)(1U) + (7U 
                                                  & ((IData)(3U) 
                                                     * 
                                                     ((0xbU 
                                                       >= 
                                                       ((IData)(2U) 
                                                        + 
                                                        (0xfU 
                                                         & ((IData)(6U) 
                                                            * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) 
                                                      && (1U 
                                                          & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                                             >> 
                                                             ((IData)(2U) 
                                                              + 
                                                              (0xfU 
                                                               & ((IData)(6U) 
                                                                  * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))))))))) 
                           && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_q) 
                                     >> ((IData)(1U) 
                                         + (7U & ((IData)(3U) 
                                                  * 
                                                  ((0xbU 
                                                    >= 
                                                    ((IData)(2U) 
                                                     + 
                                                     (0xfU 
                                                      & ((IData)(6U) 
                                                         * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0))))) 
                                                   && (1U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q) 
                                                          >> 
                                                          ((IData)(2U) 
                                                           + 
                                                           (0xfU 
                                                            & ((IData)(6U) 
                                                               * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0)))))))))))));
                    if ((0xbU >= ((IData)(2U) + (0xfU 
                                                 & ((IData)(6U) 
                                                    * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0)))))) {
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_d 
                            = (((~ ((IData)(1U) << 
                                    ((IData)(2U) + 
                                     (0xfU & ((IData)(6U) 
                                              * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0)))))) 
                                & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_d)) 
                               | (0xfffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h314c53a3__0) 
                                            << ((IData)(2U) 
                                                + (0xfU 
                                                   & ((IData)(6U) 
                                                      * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_350_0)))))));
                    }
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__set = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_set_gnt = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_state_q)))) {
        if (((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_valid) 
               & (2U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q))) 
              & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_free))) 
             & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_free)))) {
            if ((1U & (~ (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_valid) 
                           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_lock)) 
                          & ((0x3fffffffffffULL & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_addr 
                                                   >> 2U)) 
                             == (0x3fffffffffffULL 
                                 & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_addr 
                                    >> 2U))))))) {
                if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_wifq_exists_gnt) 
                     & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists)))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_excl 
                        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_lock;
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_addr 
                        = (0x3fffffffffffULL & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_addr 
                                                >> 2U));
                    if ((1U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q))) {
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_req = 1U;
                    }
                }
            }
        }
    }
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_req)))) {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_set_req) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__set = 1U;
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_set_gnt = 1U;
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__clr = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_res = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_gnt = 0U;
    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_req) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__unnamedblk1__DOT__match 
            = (((0x16fU >= (0x1ffU & ((IData)(0x2eU) 
                                      * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_id))))
                 ? (0x3fffffffffffULL & (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[
                                                          (((IData)(0x2dU) 
                                                            + 
                                                            (0x1ffU 
                                                             & ((IData)(0x2eU) 
                                                                * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_id)))) 
                                                           >> 5U)])) 
                                          << ((0U == 
                                               (0x1fU 
                                                & ((IData)(0x2eU) 
                                                   * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_id))))
                                               ? 0x20U
                                               : ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x2eU) 
                                                      * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_id)))))) 
                                         | (((0U == 
                                              (0x1fU 
                                               & ((IData)(0x2eU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_id))))
                                              ? 0ULL
                                              : ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[
                                                                 (((IData)(0x1fU) 
                                                                   + 
                                                                   (0x1ffU 
                                                                    & ((IData)(0x2eU) 
                                                                       * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_id)))) 
                                                                  >> 5U)])) 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x2eU) 
                                                      * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_id)))))) 
                                            | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[
                                                               (0xfU 
                                                                & (((IData)(0x2eU) 
                                                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_id)) 
                                                                   >> 5U))])) 
                                               >> (0x1fU 
                                                   & ((IData)(0x2eU) 
                                                      * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_id)))))))
                 : 0ULL) == vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_addr);
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_res 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__unnamedblk1__DOT__match;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__clr 
            = (1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_excl) 
                        & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__unnamedblk1__DOT__match)))));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_gnt = 1U;
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0U] 
        = (0xffffffe7U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0U]);
    if (((vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
          >> 8U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_ready))) {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_gnt) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_r_ready_o = 1U;
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0U] 
                = ((0xffffffe7U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r[0U]) 
                   | (0x18U & (((0x10U & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0U])
                                 ? ((vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0U] 
                                     << 0x1dU) | (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0U] 
                                                  >> 3U))
                                 : (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_data)) 
                               << 3U)));
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_ar_push_fork__ready_i 
        = ((2U & (((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_res)) 
                   | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_set_gnt)) 
                  << 1U)) | (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_free)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0U] 
        = (IData)((0x3fffffffffffULL & (((QData)((IData)(
                                                         vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[1U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0U])))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[1U] 
        = ((0xffffc000U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[1U]) 
           | (IData)(((0x3fffffffffffULL & (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[1U])) 
                                             << 0x20U) 
                                            | (QData)((IData)(
                                                              vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0U])))) 
                      >> 0x20U)));
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__set) 
         & (0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0U] 
            = (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr);
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[1U] 
            = ((0xffffc000U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[1U]) 
               | (IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr 
                          >> 0x20U)));
    } else if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__clr) 
                & ((0x3fffffffffffULL & (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0U])))) 
                   == vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_addr))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[1U] 
            = (0xffffc000U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[1U]);
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[1U] 
        = ((0x3fffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[1U]) 
           | ((IData)((0x3fffffffffffULL & (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[2U])) 
                                             << 0x12U) 
                                            | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[1U])) 
                                               >> 0xeU)))) 
              << 0xeU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[2U] 
        = ((0xf0000000U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[2U]) 
           | (((IData)((0x3fffffffffffULL & (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[2U])) 
                                              << 0x12U) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[1U])) 
                                                >> 0xeU)))) 
               >> 0x12U) | ((IData)(((0x3fffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[2U])) 
                                          << 0x12U) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[1U])) 
                                            >> 0xeU))) 
                                     >> 0x20U)) << 0xeU)));
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__set) 
         & (1U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[1U] 
            = ((0x3fffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[1U]) 
               | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr) 
                  << 0xeU));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[2U] 
            = ((0xf0000000U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[2U]) 
               | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr) 
                   >> 0x12U) | ((IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr 
                                         >> 0x20U)) 
                                << 0xeU)));
    } else if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__clr) 
                & ((0x3fffffffffffULL & (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[2U])) 
                                          << 0x12U) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[1U])) 
                                            >> 0xeU))) 
                   == vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_addr))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[1U] 
            = (0x3fffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[1U]);
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[2U] 
            = (0xf0000000U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[2U]);
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[2U] 
        = ((0xfffffffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[2U]) 
           | ((IData)((0x3fffffffffffULL & (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[4U])) 
                                             << 0x24U) 
                                            | (((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[3U])) 
                                                << 4U) 
                                               | ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[2U])) 
                                                  >> 0x1cU))))) 
              << 0x1cU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[3U] 
        = (((IData)((0x3fffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[4U])) 
                                           << 0x24U) 
                                          | (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[3U])) 
                                              << 4U) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[2U])) 
                                                >> 0x1cU))))) 
            >> 4U) | ((IData)(((0x3fffffffffffULL & 
                                (((QData)((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[4U])) 
                                  << 0x24U) | (((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[3U])) 
                                                << 4U) 
                                               | ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[2U])) 
                                                  >> 0x1cU)))) 
                               >> 0x20U)) << 0x1cU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[4U] 
        = ((0xfffffc00U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[4U]) 
           | ((IData)(((0x3fffffffffffULL & (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[4U])) 
                                              << 0x24U) 
                                             | (((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[3U])) 
                                                 << 4U) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[2U])) 
                                                   >> 0x1cU)))) 
                       >> 0x20U)) >> 4U));
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__set) 
         & (2U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[2U] 
            = ((0xfffffffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[2U]) 
               | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr) 
                  << 0x1cU));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[3U] 
            = (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr) 
                >> 4U) | ((IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr 
                                   >> 0x20U)) << 0x1cU));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[4U] 
            = ((0xfffffc00U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[4U]) 
               | ((IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr 
                           >> 0x20U)) >> 4U));
    } else if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__clr) 
                & ((0x3fffffffffffULL & (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[4U])) 
                                          << 0x24U) 
                                         | (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[3U])) 
                                             << 4U) 
                                            | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[2U])) 
                                               >> 0x1cU)))) 
                   == vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_addr))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[2U] 
            = (0xfffffffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[2U]);
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[3U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[4U] 
            = (0xfffffc00U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[4U]);
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[4U] 
        = ((0x3ffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[4U]) 
           | ((IData)((0x3fffffffffffULL & (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[5U])) 
                                             << 0x16U) 
                                            | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[4U])) 
                                               >> 0xaU)))) 
              << 0xaU));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[5U] 
        = ((0xff000000U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[5U]) 
           | (((IData)((0x3fffffffffffULL & (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[5U])) 
                                              << 0x16U) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[4U])) 
                                                >> 0xaU)))) 
               >> 0x16U) | ((IData)(((0x3fffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[5U])) 
                                          << 0x16U) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[4U])) 
                                            >> 0xaU))) 
                                     >> 0x20U)) << 0xaU)));
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__set) 
         & (3U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[4U] 
            = ((0x3ffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[4U]) 
               | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr) 
                  << 0xaU));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[5U] 
            = ((0xff000000U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[5U]) 
               | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr) 
                   >> 0x16U) | ((IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr 
                                         >> 0x20U)) 
                                << 0xaU)));
    } else if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__clr) 
                & ((0x3fffffffffffULL & (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[5U])) 
                                          << 0x16U) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[4U])) 
                                            >> 0xaU))) 
                   == vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_addr))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[4U] 
            = (0x3ffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[4U]);
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[5U] 
            = (0xff000000U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[5U]);
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[5U] 
        = ((0xffffffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[5U]) 
           | ((IData)((0x3fffffffffffULL & (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[7U])) 
                                             << 0x28U) 
                                            | (((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[6U])) 
                                                << 8U) 
                                               | ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[5U])) 
                                                  >> 0x18U))))) 
              << 0x18U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[6U] 
        = (((IData)((0x3fffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[7U])) 
                                           << 0x28U) 
                                          | (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[6U])) 
                                              << 8U) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[5U])) 
                                                >> 0x18U))))) 
            >> 8U) | ((IData)(((0x3fffffffffffULL & 
                                (((QData)((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[7U])) 
                                  << 0x28U) | (((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[6U])) 
                                                << 8U) 
                                               | ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[5U])) 
                                                  >> 0x18U)))) 
                               >> 0x20U)) << 0x18U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[7U] 
        = ((0xffffffc0U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[7U]) 
           | ((IData)(((0x3fffffffffffULL & (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[7U])) 
                                              << 0x28U) 
                                             | (((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[6U])) 
                                                 << 8U) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[5U])) 
                                                   >> 0x18U)))) 
                       >> 0x20U)) >> 8U));
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__set) 
         & (4U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[5U] 
            = ((0xffffffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[5U]) 
               | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr) 
                  << 0x18U));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[6U] 
            = (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr) 
                >> 8U) | ((IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr 
                                   >> 0x20U)) << 0x18U));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[7U] 
            = ((0xffffffc0U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[7U]) 
               | ((IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr 
                           >> 0x20U)) >> 8U));
    } else if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__clr) 
                & ((0x3fffffffffffULL & (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[7U])) 
                                          << 0x28U) 
                                         | (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[6U])) 
                                             << 8U) 
                                            | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[5U])) 
                                               >> 0x18U)))) 
                   == vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_addr))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[5U] 
            = (0xffffffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[5U]);
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[6U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[7U] 
            = (0xffffffc0U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[7U]);
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[7U] 
        = ((0x3fU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[7U]) 
           | ((IData)((0x3fffffffffffULL & (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[8U])) 
                                             << 0x1aU) 
                                            | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[7U])) 
                                               >> 6U)))) 
              << 6U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[8U] 
        = ((0xfff00000U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[8U]) 
           | (((IData)((0x3fffffffffffULL & (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[8U])) 
                                              << 0x1aU) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[7U])) 
                                                >> 6U)))) 
               >> 0x1aU) | ((IData)(((0x3fffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[8U])) 
                                          << 0x1aU) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[7U])) 
                                            >> 6U))) 
                                     >> 0x20U)) << 6U)));
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__set) 
         & (5U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[7U] 
            = ((0x3fU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[7U]) 
               | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr) 
                  << 6U));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[8U] 
            = ((0xfff00000U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[8U]) 
               | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr) 
                   >> 0x1aU) | ((IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr 
                                         >> 0x20U)) 
                                << 6U)));
    } else if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__clr) 
                & ((0x3fffffffffffULL & (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[8U])) 
                                          << 0x1aU) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[7U])) 
                                            >> 6U))) 
                   == vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_addr))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[7U] 
            = (0x3fU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[7U]);
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[8U] 
            = (0xfff00000U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[8U]);
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[8U] 
        = ((0xfffffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[8U]) 
           | ((IData)((0x3fffffffffffULL & (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xaU])) 
                                             << 0x2cU) 
                                            | (((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[9U])) 
                                                << 0xcU) 
                                               | ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[8U])) 
                                                  >> 0x14U))))) 
              << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[9U] 
        = (((IData)((0x3fffffffffffULL & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xaU])) 
                                           << 0x2cU) 
                                          | (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[9U])) 
                                              << 0xcU) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[8U])) 
                                                >> 0x14U))))) 
            >> 0xcU) | ((IData)(((0x3fffffffffffULL 
                                  & (((QData)((IData)(
                                                      vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xaU])) 
                                      << 0x2cU) | (
                                                   ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[9U])) 
                                                    << 0xcU) 
                                                   | ((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[8U])) 
                                                      >> 0x14U)))) 
                                 >> 0x20U)) << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xaU] 
        = ((0xfffffffcU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xaU]) 
           | ((IData)(((0x3fffffffffffULL & (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xaU])) 
                                              << 0x2cU) 
                                             | (((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[9U])) 
                                                 << 0xcU) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[8U])) 
                                                   >> 0x14U)))) 
                       >> 0x20U)) >> 0xcU));
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__set) 
         & (6U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[8U] 
            = ((0xfffffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[8U]) 
               | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr) 
                  << 0x14U));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[9U] 
            = (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr) 
                >> 0xcU) | ((IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr 
                                     >> 0x20U)) << 0x14U));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xaU] 
            = ((0xfffffffcU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xaU]) 
               | ((IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr 
                           >> 0x20U)) >> 0xcU));
    } else if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__clr) 
                & ((0x3fffffffffffULL & (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xaU])) 
                                          << 0x2cU) 
                                         | (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[9U])) 
                                             << 0xcU) 
                                            | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[8U])) 
                                               >> 0x14U)))) 
                   == vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_addr))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[8U] 
            = (0xfffffU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[8U]);
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[9U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xaU] 
            = (0xfffffffcU & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xaU]);
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xaU] 
        = ((3U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xaU]) 
           | ((IData)((0x3fffffffffffULL & (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xbU])) 
                                             << 0x1eU) 
                                            | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xaU])) 
                                               >> 2U)))) 
              << 2U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xbU] 
        = (0xffffU & (((IData)((0x3fffffffffffULL & 
                                (((QData)((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xbU])) 
                                  << 0x1eU) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xaU])) 
                                               >> 2U)))) 
                       >> 0x1eU) | ((IData)(((0x3fffffffffffULL 
                                              & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xbU])) 
                                                  << 0x1eU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xaU])) 
                                                    >> 2U))) 
                                             >> 0x20U)) 
                                    << 2U)));
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__set) 
         & (7U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xaU] 
            = ((3U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xaU]) 
               | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr) 
                  << 2U));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xbU] 
            = (0xffffU & (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr) 
                           >> 0x1eU) | ((IData)((vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr 
                                                 >> 0x20U)) 
                                        << 2U)));
    } else if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__clr) 
                & ((0x3fffffffffffULL & (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xbU])) 
                                          << 0x1eU) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xaU])) 
                                            >> 2U))) 
                   == vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_addr))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xaU] 
            = (3U & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xaU]);
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xbU] = 0U;
    }
    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_state_q) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_state_d = 1U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_inp = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_cmd = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_push = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_aw_ready = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw_valid = 0U;
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_state_q) {
            if ((1U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_state_d = 0U;
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_aw_ready = 1U;
            } else {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_aw_ready = 0U;
            }
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw_valid = 1U;
        } else {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_state_d = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_inp = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_cmd = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_push = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_aw_ready = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw_valid = 0U;
        if (((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_valid) 
               & (2U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q))) 
              & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_free))) 
             & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_free)))) {
            if ((1U & (~ (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_valid) 
                           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_lock)) 
                          & ((0x3fffffffffffULL & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_addr 
                                                   >> 2U)) 
                             == (0x3fffffffffffULL 
                                 & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_addr 
                                    >> 2U))))))) {
                if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_wifq_exists_gnt) 
                     & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists)))) {
                    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_gnt) {
                        if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_lock) 
                             & (0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_len)))) {
                            if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_res) {
                                if ((1U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q))) {
                                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_state_d = 1U;
                                }
                                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw_valid = 1U;
                            }
                            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_aw_ready 
                                = ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_res))) 
                                   || (1U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q)));
                        } else {
                            if ((1U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q))) {
                                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_state_d = 1U;
                            }
                            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_aw_ready 
                                = (1U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q));
                            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw_valid = 1U;
                        }
                    }
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_id = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_req = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_state_q)))) {
        if (((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_valid) 
               & (2U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q))) 
              & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_free))) 
             & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_free)))) {
            if ((1U & (~ (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_valid) 
                           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_lock)) 
                          & ((0x3fffffffffffULL & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_addr 
                                                   >> 2U)) 
                             == (0x3fffffffffffULL 
                                 & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_addr 
                                    >> 2U))))))) {
                if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_wifq_exists_gnt) 
                     & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists)))) {
                    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_gnt) {
                        if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_lock) 
                             & (0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_len)))) {
                            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_inp 
                                = (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_res) 
                                    << 5U) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_id) 
                                               << 2U) 
                                              | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_user)));
                            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_cmd 
                                = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_res)
                                    ? 1U : 2U);
                        } else {
                            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_inp = 0x20U;
                            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_cmd = 0U;
                        }
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_push = 1U;
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_id 
                            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_id;
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_req = 1U;
                    }
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__oup_ready 
        = (1U | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_valid) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_ar_push_fork__ready_i)))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__oup_ready 
                    = (2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__oup_ready));
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__oup_ready 
        = (2U | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_valid) {
            if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_ar_push_fork__ready_i) 
                          >> 1U)))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__oup_ready 
                    = (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__oup_ready));
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT____Vlvbound_h5ca32a5b__0 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_inp;
        if ((0xbU >= (0xfU & ((IData)(6U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__write_pointer_q))))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_n 
                = (((~ ((IData)(0x3fU) << (0xfU & ((IData)(6U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__write_pointer_q))))) 
                    & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_n)) 
                   | (0xfffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT____Vlvbound_h5ca32a5b__0) 
                                << (0xfU & ((IData)(6U) 
                                            * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__write_pointer_q))))));
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_trans_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_trans_q;
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_valid) 
         & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_aw_ready))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_trans_d 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_trans_d)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_b_valid) 
         & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_b_ready))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_trans_d 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_trans_d) 
                     - (IData)(1U)));
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_aw_ready_o 
        = ((1U & (~ ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[0x14U] 
                      >> 0x19U) & (0U != (3U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[0x15U]))))) 
           && ((1U & (~ ((2U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q)) 
                         | (2U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_trans_q))))) 
               && ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_q) 
                             & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_free)))) 
                   && ((1U & (~ (((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[0x14U] 
                                   >> 0x19U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__transaction_collision)) 
                                 & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__adapter_ready))))) 
                       && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_aw_ready)))));
    if ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q))) {
        if ((((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[0x14U] 
               >> 0x19U) & (0U != (3U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.mst_req_o[0x15U]))) 
             & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__adapter_ready))) {
            if ((1U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_d))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_d = 1U;
            }
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_aw_ready_o = 1U;
        }
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_q) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_d = 1U;
        }
    } else if (((1U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q)) 
                || (2U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q)))) {
        if (((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_q) 
               & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_q)) 
              & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_free)) 
             | (2U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q)))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_d 
                = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_aw_ready)
                    ? 0U : 2U);
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_aw_ready_o = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_d = 0U;
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__push_i 
        = ((1U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q)) 
           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw_valid));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_gnt = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__match_in_id_valid = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__match_in_id = 0U;
    __Vtableidx8 = (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_ar_push_fork__ready_i) 
                     << 6U) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o) 
                                << 4U) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__oup_ready) 
                                           << 2U) | 
                                          (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_valid) 
                                            << 1U) 
                                           | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__inp_state_q)))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__inp_state_d 
        = Vtestharness__ConstPool__TABLE_h524e65de_0
        [__Vtableidx8];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_ready 
        = Vtestharness__ConstPool__TABLE_h59fa7ce8_0
        [__Vtableidx8];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_n[0U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_n[1U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_n[2U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__fifo_empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__push_i)) 
           & (0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__match_in_id_valid = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_oup_gnt = 0U;
    if ((0x56U >= (0x7fU & ((IData)(0x57U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q))))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
            = (((0U == (0x1fU & ((IData)(0x57U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[
                         ((IData)(1U) + (3U & (((IData)(0x57U) 
                                                * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x57U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[
                  (3U & (((IData)(0x57U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q)) 
                         >> 5U))] >> (0x1fU & ((IData)(0x57U) 
                                               * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[1U] 
            = (((0U == (0x1fU & ((IData)(0x57U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[
                         ((IData)(2U) + (3U & (((IData)(0x57U) 
                                                * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x57U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[
                  ((IData)(1U) + (3U & (((IData)(0x57U) 
                                         * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q)) 
                                        >> 5U)))] >> 
                  (0x1fU & ((IData)(0x57U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[2U] 
            = (0x7fffffU & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[
                            ((IData)(2U) + (3U & (((IData)(0x57U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                            >> (0x1fU & ((IData)(0x57U) 
                                         * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q)))));
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[1U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[2U] = 0U;
    }
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_req) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_free)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__match_in_id_valid = 1U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__match_in_id 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_id;
    } else if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_req) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__match_in_id_valid = 1U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__match_in_id 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_id;
    }
    vlSelf->__VdfgRegularize_hd87f99a1_354_0 = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__match_in_id_valid) 
                                                & ((~ 
                                                    ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                                                     >> 6U)) 
                                                   & ((7U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                                                          >> 9U)) 
                                                      == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__match_in_id))));
    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_valid) 
                 & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_ready))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_valid) {
            if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_ar_push_fork__ready_i))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_ready)))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_valid) 
                 & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_ready))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_valid) {
            if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_ar_push_fork__ready_i))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_ready)))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_ar_valid_o = 0U;
    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_state_q) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_state_d = 1U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_ar_ready = 0U;
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_state_q) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_ar_valid_o 
                = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_valid;
            if (((vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                  >> 0x12U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_ar_valid_o))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_state_d = 0U;
            }
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_ar_ready 
                = (1U & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                         >> 0x12U));
        } else {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_state_d = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_ar_ready = 0U;
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_valid) {
            if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_ready) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_ar_valid_o = 1U;
                if ((1U & (~ (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                              >> 0x12U)))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_state_d = 1U;
                }
                if ((0x40000U & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U])) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_ar_ready = 1U;
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__pop_i 
        = ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__fifo_empty)) 
           & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
              >> 0x13U));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__match_in_id = 0U;
    if (((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__push_i))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_aw[0U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[1U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_aw[1U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[2U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_aw[2U];
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__idx_matches_in_id 
        = (((IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0) 
            << 1U) | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__match_in_id_valid) 
                      & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q)) 
                         & ((7U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                                   >> 3U)) == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__match_in_id)))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_q;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_ar_ready_o = 0U;
    if ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_q))) {
        if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__adapter_ready) 
             & ((2U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_d)) 
                | (3U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_d))))) {
            if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_free) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_ar_ready)))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_d = 2U;
                }
            } else {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_d = 1U;
            }
        }
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_q) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_d = 1U;
        }
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_ar_ready_o 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_ar_ready;
        if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__adapter_ready) 
             & ((2U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_d)) 
                | (3U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_d))))) {
            if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_free) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_ar_ready_o = 0U;
            }
        }
    } else if (((1U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_q)) 
                || (2U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_q)))) {
        if ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_free) 
              & ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_trans_q)) 
                 | (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_q)))) 
             | (2U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_q)))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_d 
                = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_ar_ready)
                    ? 0U : 2U);
        }
        if ((1U & (~ (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_free) 
                       & ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_trans_q)) 
                          | (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_q)))) 
                      | (2U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_q)))))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_ar_ready_o 
                = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_ar_ready;
        }
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_d = 0U;
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__push_i) 
         & (1U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT____Vlvbound_he016f3ff__0[0U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_aw[0U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT____Vlvbound_he016f3ff__0[1U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_aw[1U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT____Vlvbound_he016f3ff__0[2U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_aw[2U];
        if ((0x56U >= (0x7fU & ((IData)(0x57U) * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_q))))) {
            VL_ASSIGNSEL_WW(87,87,(0x7fU & ((IData)(0x57U) 
                                            * (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_q))), vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_n, vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT____Vlvbound_he016f3ff__0);
        }
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_n 
            = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q)));
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q;
    }
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__pop_i) 
         & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__fifo_empty)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__push_i) 
           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__pop_i)) 
          & (1U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__fifo_empty)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__pop_i) 
         & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__fifo_empty)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_n 
            = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__push_i))) {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__pop_i) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_n 
                = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_q;
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_n 
                = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q;
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_n 
                = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q;
        }
    }
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__push_i) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_free)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__match_in_id_valid = 1U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__match_in_id 
            = (7U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                     >> 2U));
    } else if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__match_in_id_valid = 1U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__match_in_id 
            = (7U & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                     >> 0xdU));
    }
    vlSelf->__VdfgRegularize_hd87f99a1_358_0 = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__match_in_id_valid) 
                                                & ((~ 
                                                    ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                     >> 6U)) 
                                                   & ((7U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                          >> 9U)) 
                                                      == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__match_in_id))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_cmd_flat = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_valid = 0U;
    if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_req) 
                  & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_free)))))) {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_req) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_gnt = 1U;
            if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__idx_matches_in_id))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_cmd_flat 
                    = ((7U >= ((IData)(2U) + (7U & 
                                              VL_SHIFTL_III(3,32,32, 
                                                            ((0xbU 
                                                              >= 
                                                              ((IData)(2U) 
                                                               + 
                                                               (0xfU 
                                                                & ((IData)(6U) 
                                                                   * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))) 
                                                             && (1U 
                                                                 & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                                                                    >> 
                                                                    ((IData)(2U) 
                                                                     + 
                                                                     (0xfU 
                                                                      & ((IData)(6U) 
                                                                         * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))))), 2U))))
                        ? (3U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                                 >> ((IData)(2U) + 
                                     (7U & VL_SHIFTL_III(3,32,32, 
                                                         ((0xbU 
                                                           >= 
                                                           ((IData)(2U) 
                                                            + 
                                                            (0xfU 
                                                             & ((IData)(6U) 
                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))) 
                                                          && (1U 
                                                              & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                                                                 >> 
                                                                 ((IData)(2U) 
                                                                  + 
                                                                  (0xfU 
                                                                   & ((IData)(6U) 
                                                                      * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))))), 2U)))))
                        : 0U);
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_valid = 1U;
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__idx_matches_in_id 
        = (((IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0) 
            << 1U) | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__match_in_id_valid) 
                      & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q)) 
                         & ((7U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                   >> 3U)) == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__match_in_id)))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_q;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b 
        = ((0x70U & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                     >> 9U)) | ((0xcU & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                                         >> 7U)) | 
                                (3U & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                                       >> 0xbU))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_pop = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_q)))) {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q))) {
            if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_gnt) 
                 & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_valid))) {
                if ((2U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_cmd_flat))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_pop 
                        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_ready;
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_valid = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_b_ready = 0U;
    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_q) {
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_q) {
            if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o))) {
                if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_gnt) 
                     & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_valid))) {
                    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_ready) {
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_d = 0U;
                    }
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b 
                        = ((0x7cU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b)) 
                           | (3U & ((0x1000U & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U])
                                     ? ((vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                                         << 0x15U) 
                                        | (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                                           >> 0xbU))
                                     : (1U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_cmd_flat)))));
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_valid = 1U;
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_b_ready 
                        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_ready;
                }
            }
        } else {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_d = 0U;
        }
    } else {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q))) {
            if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_gnt) 
                 & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_valid))) {
                if ((2U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_cmd_flat))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_d = 1U;
                }
            }
        }
        if ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q))) {
            if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o))) {
                if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_gnt) 
                     & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_valid))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b 
                        = ((0x7cU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b)) 
                           | (3U & ((0x1000U & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U])
                                     ? ((vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                                         << 0x15U) 
                                        | (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                                           >> 0xbU))
                                     : (1U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_cmd_flat)))));
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_valid = 1U;
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_b_ready 
                        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_ready;
                }
            }
        } else if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_gnt) 
                    & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_valid))) {
            if ((2U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_cmd_flat))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b 
                    = ((0x70U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_oup) 
                                 << 2U)) | (0xcU & 
                                            ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_oup) 
                                             << 2U)));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_valid = 1U;
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_oup_data_valid = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__oup_data_o = 0ULL;
    if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__push_i) 
                  & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_free)))))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_oup_gnt = 1U;
            if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__idx_matches_in_id))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_oup_data_valid = 1U;
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__oup_data_o 
                    = ((0x61U >= ((IData)(2U) + (0x7fU 
                                                 & ((IData)(0x31U) 
                                                    * 
                                                    ((0xbU 
                                                      >= 
                                                      ((IData)(2U) 
                                                       + 
                                                       (0xfU 
                                                        & ((IData)(6U) 
                                                           * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                     && (1U 
                                                         & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                            >> 
                                                            ((IData)(2U) 
                                                             + 
                                                             (0xfU 
                                                              & ((IData)(6U) 
                                                                 * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))))))))
                        ? (0x7fffffffffffULL & (((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[
                                                                 (((IData)(0x30U) 
                                                                   + 
                                                                   (0x7fU 
                                                                    & ((IData)(0x31U) 
                                                                       * 
                                                                       ((0xbU 
                                                                         >= 
                                                                         ((IData)(2U) 
                                                                          + 
                                                                          (0xfU 
                                                                           & ((IData)(6U) 
                                                                              * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                                        && (1U 
                                                                            & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                                               >> 
                                                                               ((IData)(2U) 
                                                                                + 
                                                                                (0xfU 
                                                                                & ((IData)(6U) 
                                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))))))) 
                                                                  >> 5U)])) 
                                                 << 
                                                 ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(2U) 
                                                       + 
                                                       (0x7fU 
                                                        & ((IData)(0x31U) 
                                                           * 
                                                           ((0xbU 
                                                             >= 
                                                             ((IData)(2U) 
                                                              + 
                                                              (0xfU 
                                                               & ((IData)(6U) 
                                                                  * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                            && (1U 
                                                                & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                                   >> 
                                                                   ((IData)(2U) 
                                                                    + 
                                                                    (0xfU 
                                                                     & ((IData)(6U) 
                                                                        * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))))))))))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(2U) 
                                                       + 
                                                       (0x7fU 
                                                        & ((IData)(0x31U) 
                                                           * 
                                                           ((0xbU 
                                                             >= 
                                                             ((IData)(2U) 
                                                              + 
                                                              (0xfU 
                                                               & ((IData)(6U) 
                                                                  * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                            && (1U 
                                                                & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                                   >> 
                                                                   ((IData)(2U) 
                                                                    + 
                                                                    (0xfU 
                                                                     & ((IData)(6U) 
                                                                        * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))))))))))) 
                                                | (((0U 
                                                     == 
                                                     (0x1fU 
                                                      & ((IData)(2U) 
                                                         + 
                                                         (0x7fU 
                                                          & ((IData)(0x31U) 
                                                             * 
                                                             ((0xbU 
                                                               >= 
                                                               ((IData)(2U) 
                                                                + 
                                                                (0xfU 
                                                                 & ((IData)(6U) 
                                                                    * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                              && (1U 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                                     >> 
                                                                     ((IData)(2U) 
                                                                      + 
                                                                      (0xfU 
                                                                       & ((IData)(6U) 
                                                                          * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))))))))))
                                                     ? 0ULL
                                                     : 
                                                    ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[
                                                                     (((IData)(0x21U) 
                                                                       + 
                                                                       (0x7fU 
                                                                        & ((IData)(0x31U) 
                                                                           * 
                                                                           ((0xbU 
                                                                             >= 
                                                                             ((IData)(2U) 
                                                                              + 
                                                                              (0xfU 
                                                                               & ((IData)(6U) 
                                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                                            && (1U 
                                                                                & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                                                >> 
                                                                                ((IData)(2U) 
                                                                                + 
                                                                                (0xfU 
                                                                                & ((IData)(6U) 
                                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))))))) 
                                                                      >> 5U)])) 
                                                     << 
                                                     ((IData)(0x20U) 
                                                      - 
                                                      (0x1fU 
                                                       & ((IData)(2U) 
                                                          + 
                                                          (0x7fU 
                                                           & ((IData)(0x31U) 
                                                              * 
                                                              ((0xbU 
                                                                >= 
                                                                ((IData)(2U) 
                                                                 + 
                                                                 (0xfU 
                                                                  & ((IData)(6U) 
                                                                     * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                               && (1U 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                                      >> 
                                                                      ((IData)(2U) 
                                                                       + 
                                                                       (0xfU 
                                                                        & ((IData)(6U) 
                                                                           * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))))))))))) 
                                                   | ((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[
                                                                      (((IData)(2U) 
                                                                        + 
                                                                        (0x7fU 
                                                                         & ((IData)(0x31U) 
                                                                            * 
                                                                            ((0xbU 
                                                                              >= 
                                                                              ((IData)(2U) 
                                                                               + 
                                                                               (0xfU 
                                                                                & ((IData)(6U) 
                                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                                             && (1U 
                                                                                & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                                                >> 
                                                                                ((IData)(2U) 
                                                                                + 
                                                                                (0xfU 
                                                                                & ((IData)(6U) 
                                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))))))) 
                                                                       >> 5U)])) 
                                                      >> 
                                                      (0x1fU 
                                                       & ((IData)(2U) 
                                                          + 
                                                          (0x7fU 
                                                           & ((IData)(0x31U) 
                                                              * 
                                                              ((0xbU 
                                                                >= 
                                                                ((IData)(2U) 
                                                                 + 
                                                                 (0xfU 
                                                                  & ((IData)(6U) 
                                                                     * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                               && (1U 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                                      >> 
                                                                      ((IData)(2U) 
                                                                       + 
                                                                       (0xfU 
                                                                        & ((IData)(6U) 
                                                                           * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))))))))))))
                        : 0ULL);
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_d[0U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[0U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_d[1U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[1U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_d[2U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[2U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_d[3U] 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[3U];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q;
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__push_i) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_free)))) {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__idx_matches_in_id))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h7b38e245__0 
                = (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes));
            if ((0x61U >= ((IData)(1U) + (0x7fU & ((IData)(0x31U) 
                                                   * 
                                                   ((0xbU 
                                                     >= 
                                                     ((IData)(1U) 
                                                      + 
                                                      (0xfU 
                                                       & ((IData)(6U) 
                                                          * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                    && (1U 
                                                        & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                           >> 
                                                           ((IData)(1U) 
                                                            + 
                                                            (0xfU 
                                                             & ((IData)(6U) 
                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))))))))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_d[(
                                                                                ((IData)(1U) 
                                                                                + 
                                                                                (0x7fU 
                                                                                & ((IData)(0x31U) 
                                                                                * 
                                                                                ((0xbU 
                                                                                >= 
                                                                                ((IData)(1U) 
                                                                                + 
                                                                                (0xfU 
                                                                                & ((IData)(6U) 
                                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                                                && (1U 
                                                                                & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                                                >> 
                                                                                ((IData)(1U) 
                                                                                + 
                                                                                (0xfU 
                                                                                & ((IData)(6U) 
                                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))))))) 
                                                                                >> 5U)] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(1U) 
                                             + (0x7fU 
                                                & ((IData)(0x31U) 
                                                   * 
                                                   ((0xbU 
                                                     >= 
                                                     ((IData)(1U) 
                                                      + 
                                                      (0xfU 
                                                       & ((IData)(6U) 
                                                          * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                    && (1U 
                                                        & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                           >> 
                                                           ((IData)(1U) 
                                                            + 
                                                            (0xfU 
                                                             & ((IData)(6U) 
                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))))))))))) 
                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_d[
                        (((IData)(1U) + (0x7fU & ((IData)(0x31U) 
                                                  * 
                                                  ((0xbU 
                                                    >= 
                                                    ((IData)(1U) 
                                                     + 
                                                     (0xfU 
                                                      & ((IData)(6U) 
                                                         * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                   && (1U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                          >> 
                                                          ((IData)(1U) 
                                                           + 
                                                           (0xfU 
                                                            & ((IData)(6U) 
                                                               * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))))))) 
                         >> 5U)]) | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h7b38e245__0) 
                                     << (0x1fU & ((IData)(1U) 
                                                  + 
                                                  (0x7fU 
                                                   & ((IData)(0x31U) 
                                                      * 
                                                      ((0xbU 
                                                        >= 
                                                        ((IData)(1U) 
                                                         + 
                                                         (0xfU 
                                                          & ((IData)(6U) 
                                                             * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                       && (1U 
                                                           & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                              >> 
                                                              ((IData)(1U) 
                                                               + 
                                                               (0xfU 
                                                                & ((IData)(6U) 
                                                                   * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))))))))));
            }
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h3156ccc5__0 
                = (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes));
            if ((0xbU >= ((IData)(1U) + (0xfU & ((IData)(6U) 
                                                 * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_d 
                    = (((~ ((IData)(1U) << ((IData)(1U) 
                                            + (0xfU 
                                               & ((IData)(6U) 
                                                  * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))) 
                        & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_d)) 
                       | (0xfffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h3156ccc5__0) 
                                    << ((IData)(1U) 
                                        + (0xfU & ((IData)(6U) 
                                                   * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))));
            }
        } else {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_hbc57e19e__0 
                = ((0x38U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[0U] 
                             << 1U)) | ((4U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes) 
                                               << 2U)) 
                                        | (2U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes) 
                                                 << 1U))));
            if ((0xbU >= (0xfU & ((IData)(6U) * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes)))))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_d 
                    = (((~ ((IData)(0x3fU) << (0xfU 
                                               & ((IData)(6U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes)))))) 
                        & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_d)) 
                       | (0xfffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_hbc57e19e__0) 
                                    << (0xfU & ((IData)(6U) 
                                                * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes)))))));
            }
        }
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h10205790__0 
            = ((0x1fffffffffff8ULL & (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[2U])) 
                                       << 0x1aU) | 
                                      (0x3fffffffffffff8ULL 
                                       & ((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw[1U])) 
                                          >> 6U)))) 
               | (QData)((IData)(((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_lock) 
                                  << 2U))));
        if ((0x61U >= (0x7fU & ((IData)(0x31U) * (1U 
                                                  & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes)))))) {
            VL_ASSIGNSEL_WQ(98,49,(0x7fU & ((IData)(0x31U) 
                                            * (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes)))), vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_d, vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h10205790__0);
        }
    } else if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o))) {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__idx_matches_in_id))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_he88550f3__0 = 0ULL;
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_hb6f0858b__0 = 1U;
            if ((0x61U >= (0x7fU & ((IData)(0x31U) 
                                    * ((0xbU >= ((IData)(2U) 
                                                 + 
                                                 (0xfU 
                                                  & ((IData)(6U) 
                                                     * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                       && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                 >> 
                                                 ((IData)(2U) 
                                                  + 
                                                  (0xfU 
                                                   & ((IData)(6U) 
                                                      * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))))))))) {
                VL_ASSIGNSEL_WQ(98,49,(0x7fU & ((IData)(0x31U) 
                                                * (
                                                   (0xbU 
                                                    >= 
                                                    ((IData)(2U) 
                                                     + 
                                                     (0xfU 
                                                      & ((IData)(6U) 
                                                         * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                   && (1U 
                                                       & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                          >> 
                                                          ((IData)(2U) 
                                                           + 
                                                           (0xfU 
                                                            & ((IData)(6U) 
                                                               * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))))))), vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_d, vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_he88550f3__0);
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_d[(3U 
                                                                                & (((IData)(0x31U) 
                                                                                * 
                                                                                ((0xbU 
                                                                                >= 
                                                                                ((IData)(2U) 
                                                                                + 
                                                                                (0xfU 
                                                                                & ((IData)(6U) 
                                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                                                && (1U 
                                                                                & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                                                >> 
                                                                                ((IData)(2U) 
                                                                                + 
                                                                                (0xfU 
                                                                                & ((IData)(6U) 
                                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))))) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x31U) 
                                             * ((0xbU 
                                                 >= 
                                                 ((IData)(2U) 
                                                  + 
                                                  (0xfU 
                                                   & ((IData)(6U) 
                                                      * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                && (1U 
                                                    & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                       >> 
                                                       ((IData)(2U) 
                                                        + 
                                                        (0xfU 
                                                         & ((IData)(6U) 
                                                            * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))))))))) 
                        & vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_d[
                        (3U & (((IData)(0x31U) * ((0xbU 
                                                   >= 
                                                   ((IData)(2U) 
                                                    + 
                                                    (0xfU 
                                                     & ((IData)(6U) 
                                                        * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                  && (1U 
                                                      & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                         >> 
                                                         ((IData)(2U) 
                                                          + 
                                                          (0xfU 
                                                           & ((IData)(6U) 
                                                              * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))))) 
                               >> 5U))]) | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_hb6f0858b__0) 
                                            << (0x1fU 
                                                & ((IData)(0x31U) 
                                                   * 
                                                   ((0xbU 
                                                     >= 
                                                     ((IData)(2U) 
                                                      + 
                                                      (0xfU 
                                                       & ((IData)(6U) 
                                                          * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                    && (1U 
                                                        & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                           >> 
                                                           ((IData)(2U) 
                                                            + 
                                                            (0xfU 
                                                             & ((IData)(6U) 
                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))))))));
            }
            if ((((0xbU >= ((IData)(2U) + (0xfU & ((IData)(6U) 
                                                   * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                  && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                            >> ((IData)(2U) + (0xfU 
                                               & ((IData)(6U) 
                                                  * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))))) 
                 == ((0xbU >= ((IData)(1U) + (0xfU 
                                              & ((IData)(6U) 
                                                 * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                     && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                               >> ((IData)(1U) + (0xfU 
                                                  & ((IData)(6U) 
                                                     * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))))))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h7f52022a__0 = 1U;
                if ((0xbU >= (0xfU & ((IData)(6U) * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_d 
                        = (((~ ((IData)(0x3fU) << (0xfU 
                                                   & ((IData)(6U) 
                                                      * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                            & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_d)) 
                           | (0xfffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h7f52022a__0) 
                                        << (0xfU & 
                                            ((IData)(6U) 
                                             * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))));
                }
            } else {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h314c53a3__0 
                    = ((0x61U >= ((IData)(1U) + (0x7fU 
                                                 & ((IData)(0x31U) 
                                                    * 
                                                    ((0xbU 
                                                      >= 
                                                      ((IData)(2U) 
                                                       + 
                                                       (0xfU 
                                                        & ((IData)(6U) 
                                                           * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                     && (1U 
                                                         & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                            >> 
                                                            ((IData)(2U) 
                                                             + 
                                                             (0xfU 
                                                              & ((IData)(6U) 
                                                                 * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))))))))) 
                       && (1U & (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q[
                                 (((IData)(1U) + (0x7fU 
                                                  & ((IData)(0x31U) 
                                                     * 
                                                     ((0xbU 
                                                       >= 
                                                       ((IData)(2U) 
                                                        + 
                                                        (0xfU 
                                                         & ((IData)(6U) 
                                                            * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                      && (1U 
                                                          & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                             >> 
                                                             ((IData)(2U) 
                                                              + 
                                                              (0xfU 
                                                               & ((IData)(6U) 
                                                                  * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))))))) 
                                  >> 5U)] >> (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0x7fU 
                                                  & ((IData)(0x31U) 
                                                     * 
                                                     ((0xbU 
                                                       >= 
                                                       ((IData)(2U) 
                                                        + 
                                                        (0xfU 
                                                         & ((IData)(6U) 
                                                            * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))) 
                                                      && (1U 
                                                          & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q) 
                                                             >> 
                                                             ((IData)(2U) 
                                                              + 
                                                              (0xfU 
                                                               & ((IData)(6U) 
                                                                  * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0))))))))))))));
                if ((0xbU >= ((IData)(2U) + (0xfU & 
                                             ((IData)(6U) 
                                              * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_d 
                        = (((~ ((IData)(1U) << ((IData)(2U) 
                                                + (0xfU 
                                                   & ((IData)(6U) 
                                                      * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))) 
                            & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_d)) 
                           | (0xfffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h314c53a3__0) 
                                        << ((IData)(2U) 
                                            + (0xfU 
                                               & ((IData)(6U) 
                                                  * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_358_0)))))));
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_q)));
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_pop 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_ready) 
           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_valid));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_mst_b_fork__ready_i 
        = (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_b_ready) 
            << 1U) | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_oup_gnt));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q;
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_d 
        = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q;
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_req) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_free)))) {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__idx_matches_in_id))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h048e9d6c__0 
                = (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes));
            if ((7U >= ((IData)(1U) + (7U & VL_SHIFTL_III(3,32,32, 
                                                          ((0xbU 
                                                            >= 
                                                            ((IData)(1U) 
                                                             + 
                                                             (0xfU 
                                                              & ((IData)(6U) 
                                                                 * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))) 
                                                           && (1U 
                                                               & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                                                                  >> 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   (0xfU 
                                                                    & ((IData)(6U) 
                                                                       * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))))), 2U))))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_d 
                    = (((~ ((IData)(1U) << ((IData)(1U) 
                                            + (7U & 
                                               VL_SHIFTL_III(3,32,32, 
                                                             ((0xbU 
                                                               >= 
                                                               ((IData)(1U) 
                                                                + 
                                                                (0xfU 
                                                                 & ((IData)(6U) 
                                                                    * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))) 
                                                              && (1U 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                                                                     >> 
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      (0xfU 
                                                                       & ((IData)(6U) 
                                                                          * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))))), 2U))))) 
                        & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_d)) 
                       | (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h048e9d6c__0) 
                                   << ((IData)(1U) 
                                       + (7U & VL_SHIFTL_III(3,32,32, 
                                                             ((0xbU 
                                                               >= 
                                                               ((IData)(1U) 
                                                                + 
                                                                (0xfU 
                                                                 & ((IData)(6U) 
                                                                    * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))) 
                                                              && (1U 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                                                                     >> 
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      (0xfU 
                                                                       & ((IData)(6U) 
                                                                          * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))))), 2U))))));
            }
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h3156ccc5__0 
                = (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes));
            if ((0xbU >= ((IData)(1U) + (0xfU & ((IData)(6U) 
                                                 * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0)))))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_d 
                    = (((~ ((IData)(1U) << ((IData)(1U) 
                                            + (0xfU 
                                               & ((IData)(6U) 
                                                  * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0)))))) 
                        & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_d)) 
                       | (0xfffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h3156ccc5__0) 
                                    << ((IData)(1U) 
                                        + (0xfU & ((IData)(6U) 
                                                   * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0)))))));
            }
        } else {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_hbc57e19e__0 
                = (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_id) 
                    << 3U) | ((4U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes) 
                                     << 2U)) | (2U 
                                                & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes) 
                                                   << 1U))));
            if ((0xbU >= (0xfU & ((IData)(6U) * (1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes)))))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_d 
                    = (((~ ((IData)(0x3fU) << (0xfU 
                                               & ((IData)(6U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes)))))) 
                        & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_d)) 
                       | (0xfffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_hbc57e19e__0) 
                                    << (0xfU & ((IData)(6U) 
                                                * (1U 
                                                   & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes)))))));
            }
        }
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_d 
            = (((~ ((IData)(0xfU) << (7U & VL_SHIFTL_III(3,32,32, 
                                                         (1U 
                                                          & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes)), 2U)))) 
                & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_d)) 
               | (0xffU & (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_cmd) 
                            << 2U) << (7U & VL_SHIFTL_III(3,32,32, 
                                                          (1U 
                                                           & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes)), 2U)))));
    } else if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_req) {
        if ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__idx_matches_in_id))) {
            if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_pop) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_d 
                    = ((~ ((IData)(0xfU) << (7U & VL_SHIFTL_III(3,32,32, 
                                                                ((0xbU 
                                                                  >= 
                                                                  ((IData)(2U) 
                                                                   + 
                                                                   (0xfU 
                                                                    & ((IData)(6U) 
                                                                       * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))) 
                                                                 && (1U 
                                                                     & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                                                                        >> 
                                                                        ((IData)(2U) 
                                                                         + 
                                                                         (0xfU 
                                                                          & ((IData)(6U) 
                                                                             * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))))), 2U)))) 
                       & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_d));
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_d 
                    = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_d) 
                       | (0xffU & ((IData)(1U) << (7U 
                                                   & VL_SHIFTL_III(3,32,32, 
                                                                   ((0xbU 
                                                                     >= 
                                                                     ((IData)(2U) 
                                                                      + 
                                                                      (0xfU 
                                                                       & ((IData)(6U) 
                                                                          * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))) 
                                                                    && (1U 
                                                                        & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                                                                           >> 
                                                                           ((IData)(2U) 
                                                                            + 
                                                                            (0xfU 
                                                                             & ((IData)(6U) 
                                                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))))), 2U)))));
                if ((((0xbU >= ((IData)(2U) + (0xfU 
                                               & ((IData)(6U) 
                                                  * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))) 
                      && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                                >> ((IData)(2U) + (0xfU 
                                                   & ((IData)(6U) 
                                                      * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))))) 
                     == ((0xbU >= ((IData)(1U) + (0xfU 
                                                  & ((IData)(6U) 
                                                     * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))) 
                         && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                                   >> ((IData)(1U) 
                                       + (0xfU & ((IData)(6U) 
                                                  * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))))))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h7f52022a__0 = 1U;
                    if ((0xbU >= (0xfU & ((IData)(6U) 
                                          * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))) {
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_d 
                            = (((~ ((IData)(0x3fU) 
                                    << (0xfU & ((IData)(6U) 
                                                * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))) 
                                & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_d)) 
                               | (0xfffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h7f52022a__0) 
                                            << (0xfU 
                                                & ((IData)(6U) 
                                                   * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))));
                    }
                } else {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h314c53a3__0 
                        = ((7U >= ((IData)(1U) + (7U 
                                                  & VL_SHIFTL_III(3,32,32, 
                                                                  ((0xbU 
                                                                    >= 
                                                                    ((IData)(2U) 
                                                                     + 
                                                                     (0xfU 
                                                                      & ((IData)(6U) 
                                                                         * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))) 
                                                                   && (1U 
                                                                       & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                                                                          >> 
                                                                          ((IData)(2U) 
                                                                           + 
                                                                           (0xfU 
                                                                            & ((IData)(6U) 
                                                                               * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))))), 2U)))) 
                           && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q) 
                                     >> ((IData)(1U) 
                                         + (7U & VL_SHIFTL_III(3,32,32, 
                                                               ((0xbU 
                                                                 >= 
                                                                 ((IData)(2U) 
                                                                  + 
                                                                  (0xfU 
                                                                   & ((IData)(6U) 
                                                                      * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))) 
                                                                && (1U 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q) 
                                                                       >> 
                                                                       ((IData)(2U) 
                                                                        + 
                                                                        (0xfU 
                                                                         & ((IData)(6U) 
                                                                            * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0))))))), 2U))))));
                    if ((0xbU >= ((IData)(2U) + (0xfU 
                                                 & ((IData)(6U) 
                                                    * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0)))))) {
                        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_d 
                            = (((~ ((IData)(1U) << 
                                    ((IData)(2U) + 
                                     (0xfU & ((IData)(6U) 
                                              * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0)))))) 
                                & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_d)) 
                               | (0xfffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h314c53a3__0) 
                                            << ((IData)(2U) 
                                                + (0xfU 
                                                   & ((IData)(6U) 
                                                      * (IData)(vlSelf->__VdfgRegularize_hd87f99a1_354_0)))))));
                    }
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__oup_ready 
        = (1U | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if ((0x10000U & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U])) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_mst_b_fork__ready_i)))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__oup_ready 
                    = (2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__oup_ready));
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__oup_ready 
        = (2U | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q)))) {
        if ((0x10000U & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U])) {
            if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_mst_b_fork__ready_i) 
                          >> 1U)))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__oup_ready 
                    = (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__oup_ready));
            }
        }
    }
    __Vtableidx9 = (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_mst_b_fork__ready_i) 
                     << 6U) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o) 
                                << 4U) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__oup_ready) 
                                           << 2U) | 
                                          ((2U & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                                                  >> 0xfU)) 
                                           | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__inp_state_q)))));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__inp_state_d 
        = Vtestharness__ConstPool__TABLE_h524e65de_0
        [__Vtableidx9];
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_b_ready_o 
        = Vtestharness__ConstPool__TABLE_h59fa7ce8_0
        [__Vtableidx9];
    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
            if (((vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                  >> 0x10U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_b_ready_o))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        if ((0x10000U & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U])) {
            if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_mst_b_fork__ready_i))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_b_ready_o)))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
            if (((vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U] 
                  >> 0x10U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_b_ready_o))) {
                vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        if ((0x10000U & vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp[0x10U])) {
            if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_mst_b_fork__ready_i))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_b_ready_o)))) {
                    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
}
