CCS PCH C Compiler, Version 5.011, 5967               22-בס-25 19:24

               Filename:   F:\Common\Programming\GitHub\DIPAE_EnsomatomenaSystimata_6th_Term\Askisi2\Askisi2.2\askisi2_2.lst

               ROM used:   232 bytes (1%)
                           Largest free fragment is 32536
               RAM used:   6 (0%) at main() level
                           10 (0%) worst case
               Stack used: 1 locations
               Stack size: 31

*
0000:  GOTO   0030
.................... // DIPAE - Enosmatomena Systimata - 6o Eksamino 
.................... // AM: 2022005 
.................... // Askisi 2.2 
.................... #include <main_.h> 
.................... #include <18F4550.h> 
.................... //////// Standard Header file for the PIC18F4550 device //////////////// 
.................... #device PIC18F4550 
....................  
.................... #list 
....................  
.................... #device adc=10 
....................  
.................... #FUSES NOWDT                     //No Watch Dog Timer 
.................... #FUSES WDT32768                    //Watch Dog Timer uses 1:128 Postscale 
.................... #FUSES HSPLL                     //High Speed Crystal/Resonator with PLL enabled 
.................... #FUSES NOPROTECT                 //Code not protected from reading 
.................... #FUSES BROWNOUT                //No brownout reset 
.................... //#FUSES BORV20                    //Brownout reset at 2.0V 
.................... #FUSES NOPUT                     //No Power Up Timer 
.................... #FUSES NOCPD                     //No EE protection 
.................... #FUSES STVREN                    //Stack full/underflow will cause reset 
.................... #FUSES NODEBUG                   //No Debug mode for ICD 
.................... #FUSES NOLVP                     //No low voltage prgming, B3(PIC16) or B5(PIC18) used for I/O 
.................... #FUSES NOWRT                     //Program memory not write protected 
.................... #FUSES NOWRTD                    //Data EEPROM not write protected 
.................... #FUSES NOIESO                      //Internal External Switch Over mode enabled 
.................... #FUSES NOFCMEN                     //Fail-safe clock monitor enabled 
.................... #FUSES NOPBADEN                 ///PORTB pins are configured as analog input channels on RESET 
.................... #FUSES NOWRTC                    //configuration not registers write protected 
.................... #FUSES NOWRTB                    //Boot block not write protected 
.................... #FUSES NOEBTR                    //Memory not protected from table reads 
.................... #FUSES NOEBTRB                   //Boot block not protected from table reads 
.................... #FUSES NOCPB                     //No Boot Block code protection 
.................... #FUSES MCLR                      //Master Clear pin enabled 
.................... #FUSES NOLPT1OSC                   //Timer1 configured for low-power operation 
.................... #FUSES NOXINST                   //Extended set extension and Indexed Addressing mode disabled (Legacy mode) 
.................... #FUSES PLL5                      //Divide By 12(48MHz oscillator input) 
.................... #FUSES CPUDIV1                   //System Clock by 2 
.................... #FUSES USBDIV                    //USB clock source comes from PLL divide by 2 
.................... #FUSES VREGEN                    //USB voltage regulator enabled 
.................... //#FUSES ICPRT                     //ICPRT enabled 
.................... #FUSES WRTB 
.................... #FUSES NOICPRT  
.................... #FUSES NOLPT1OSC 
.................... #FUSES CCP2B3  
.................... #FUSES NOCPB 
.................... #FUSES NOCPD 
.................... #FUSES NOWRTC 
.................... #FUSES NOWRTD 
.................... #FUSES NOEBTR 
.................... #FUSES NOEBTRB               
....................  
.................... /* systm clock is 48 MHz */ 
.................... #use delay(clock=48000000,RESTART_WDT) 
0004:  CLRF   FEA
0006:  MOVLW  09
0008:  MOVWF  FE9
000A:  MOVF   FEF,W
000C:  BZ    002E
000E:  MOVLW  0F
0010:  MOVWF  01
0012:  MOVLW  BF
0014:  MOVWF  00
0016:  CLRWDT
0018:  DECFSZ 00,F
001A:  BRA    0016
001C:  DECFSZ 01,F
001E:  BRA    0012
0020:  MOVLW  8F
0022:  MOVWF  00
0024:  DECFSZ 00,F
0026:  BRA    0024
0028:  CLRWDT
002A:  DECFSZ FEF,F
002C:  BRA    000E
002E:  RETURN 0
.................... /* --- BEGIN: changes required for bootloader ------------------------------ */ 
....................  
.................... /* ------------------------------------------------------------------------- */ 
.................... /* map reset vector and interrupt vector                                     */ 
.................... /* 0x000-0x7FF is used by the bootloader. The bootloader maps the original   */ 
.................... /* reset vecotr (0x000) to 0x800 and the reset vector (0x008) to 0x800.      */ 
.................... /* ------------------------------------------------------------------------- */ 
.................... //#build (reset=0x800, interrupt=0x808) 
....................  
.................... /* ------------------------------------------------------------------------- */ 
.................... /* reserve boot block area                                                   */ 
.................... /* This memory range is used by the bootloader, so the application must not  */ 
.................... /* use this area.                                                            */ 
.................... /* ------------------------------------------------------------------------- */ 
.................... //#org 0, 0x7FF {} 
....................  
.................... /* --- END: changes required for bootloader -------------------------------- */ 
....................  
....................  
....................  
....................  
....................  
....................  
.................... #use standard_io ( A ) 
.................... #use standard_io ( B ) 
.................... #use standard_io ( C ) 
.................... #byte PORTA =0xF80 
.................... #byte PORTB =0xF81 
.................... #byte PORTC =0xF82 
.................... #byte PORTD =0xF83 
.................... #byte PORTE =0xF84 
....................  
.................... void main() 
0030:  CLRF   FF8
0032:  BCF    FD0.7
0034:  CLRF   04
0036:  MOVF   FC1,W
0038:  ANDLW  C0
003A:  IORLW  0F
003C:  MOVWF  FC1
003E:  MOVLW  07
0040:  MOVWF  FB4
.................... { 
....................    set_tris_b(0x00); // Orismos tou PORTB san eksodo (0) 
0042:  MOVLW  00
0044:  MOVWF  F93
....................    set_tris_d(0xff); // Orismos tou PORTD san eisodo (1) 
0046:  MOVLW  FF
0048:  MOVWF  F95
....................    const int16 default_delay = 300; 
....................    int8 tmp_portd = 0b11110000; 
....................    int8 i, j; 
004A:  MOVLW  F0
004C:  MOVWF  05
....................    while (TRUE) { 
....................       if (input_change_d()) { 
004E:  MOVFF  F83,00
0052:  MOVF   04,W
0054:  XORWF  F83,W
0056:  MOVWF  01
0058:  MOVFF  F83,04
005C:  MOVF   01,W
005E:  BZ    00E4
....................          tmp_portd = 0b11110000; 
0060:  MOVLW  F0
0062:  MOVWF  05
....................          tmp_portd = tmp_portd & PORTD; 
0064:  MOVF   F83,W
0066:  ANDWF  05,F
....................          tmp_portd /= 16; 
0068:  SWAPF  05,F
006A:  MOVLW  0F
006C:  ANDWF  05,F
....................          if (tmp_portd > 0) { 
006E:  MOVF   05,F
0070:  BZ    0084
....................             PORTB = 1; 
0072:  MOVLW  01
0074:  MOVWF  F81
....................             delay_ms(default_delay); 
0076:  MOVLW  02
0078:  MOVWF  08
007A:  MOVLW  96
007C:  MOVWF  09
007E:  RCALL  0004
0080:  DECFSZ 08,F
0082:  BRA    007A
....................          } 
....................          for (i = 0; i < tmp_portd; i++) { 
0084:  CLRF   06
0086:  MOVF   05,W
0088:  SUBWF  06,W
008A:  BC    00D4
....................             for (j = 1; j < 8; j++) { 
008C:  MOVLW  01
008E:  MOVWF  07
0090:  MOVF   07,W
0092:  SUBLW  07
0094:  BNC   00AC
....................                delay_ms(default_delay); 
0096:  MOVLW  02
0098:  MOVWF  08
009A:  MOVLW  96
009C:  MOVWF  09
009E:  RCALL  0004
00A0:  DECFSZ 08,F
00A2:  BRA    009A
....................                PORTB = PORTB * 2; 
00A4:  BCF    FD8.0
00A6:  RLCF   F81,F
00A8:  INCF   07,F
00AA:  BRA    0090
....................             } 
....................             for (j = 8; j > 1; j--) { 
00AC:  MOVLW  08
00AE:  MOVWF  07
00B0:  MOVF   07,W
00B2:  SUBLW  01
00B4:  BC    00CC
....................                delay_ms(default_delay); 
00B6:  MOVLW  02
00B8:  MOVWF  08
00BA:  MOVLW  96
00BC:  MOVWF  09
00BE:  RCALL  0004
00C0:  DECFSZ 08,F
00C2:  BRA    00BA
....................                PORTB = PORTB / 2; 
00C4:  BCF    FD8.0
00C6:  RRCF   F81,F
00C8:  DECF   07,F
00CA:  BRA    00B0
....................             } 
....................             PORTB = 1; 
00CC:  MOVLW  01
00CE:  MOVWF  F81
00D0:  INCF   06,F
00D2:  BRA    0086
....................             //output_low(PIN_B0); 
....................          } 
....................          delay_ms(default_delay); 
00D4:  MOVLW  02
00D6:  MOVWF  08
00D8:  MOVLW  96
00DA:  MOVWF  09
00DC:  RCALL  0004
00DE:  DECFSZ 08,F
00E0:  BRA    00D8
....................          PORTB = 0; 
00E2:  CLRF   F81
....................       }    
00E4:  BRA    004E
....................    } 
.................... }    
....................  
00E6:  SLEEP 

Configuration Fuses:
   Word  1: 0E24   PLL5 CPUDIV1 USBDIV HSPLL NOFCMEN NOIESO
   Word  2: 1E3F   NOPUT BROWNOUT BORV21 VREGEN NOWDT WDT32768
   Word  3: 8000   CCP2B3 NOPBADEN NOLPT1OSC MCLR
   Word  4: 0081   STVREN NOLVP ICSP1 NOXINST NODEBUG
   Word  5: C00F   NOPROTECT NOCPB NOCPD
   Word  6: A00F   NOWRT NOWRTC WRTB NOWRTD
   Word  7: 400F   NOEBTR NOEBTRB
