

================================================================
== Vitis HLS Report for 'consumesha'
================================================================
* Date:           Sun Dec 11 15:18:13 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_recv_krnl
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.288 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_135_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_138_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       73|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      103|     -|
|Register             |        -|      -|      105|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      105|      176|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_V_3_fu_81_p2                    |         +|   0|  0|  39|          32|           1|
    |ap_block_state2                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln878_fu_87_p2               |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  73|          72|          41|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ComputeWordCnt_loc_blk_n       |   9|          2|    1|          2|
    |ap_NS_fsm                      |  26|          5|    1|          5|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  14|          3|    1|          3|
    |ap_phi_mux_end_1_phi_fu_74_p4  |   9|          2|    1|          2|
    |digestStrm_blk_n               |   9|          2|    1|          2|
    |endDigestStrm_blk_n            |   9|          2|    1|          2|
    |end_1_reg_71                   |   9|          2|    1|          2|
    |i_V_reg_60                     |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 103|         22|   40|         84|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ComputeWordCnt_loc_read_reg_92  |  32|   0|   32|          0|
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |end_1_reg_71                    |   1|   0|    1|          0|
    |i_V_3_reg_97                    |  32|   0|   32|          0|
    |i_V_reg_60                      |  32|   0|   32|          0|
    |tmp_22_reg_111                  |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 105|   0|  105|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|          consumesha|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|          consumesha|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|          consumesha|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|          consumesha|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|          consumesha|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|          consumesha|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|          consumesha|  return value|
|ComputeWordCnt_loc_dout     |   in|   32|     ap_fifo|  ComputeWordCnt_loc|       pointer|
|ComputeWordCnt_loc_empty_n  |   in|    1|     ap_fifo|  ComputeWordCnt_loc|       pointer|
|ComputeWordCnt_loc_read     |  out|    1|     ap_fifo|  ComputeWordCnt_loc|       pointer|
|endDigestStrm_dout          |   in|    1|     ap_fifo|       endDigestStrm|       pointer|
|endDigestStrm_empty_n       |   in|    1|     ap_fifo|       endDigestStrm|       pointer|
|endDigestStrm_read          |  out|    1|     ap_fifo|       endDigestStrm|       pointer|
|digestStrm_dout             |   in|  256|     ap_fifo|          digestStrm|       pointer|
|digestStrm_empty_n          |   in|    1|     ap_fifo|          digestStrm|       pointer|
|digestStrm_read             |  out|    1|     ap_fifo|          digestStrm|       pointer|
+----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %digestStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %digestStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %digestStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endDigestStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endDigestStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endDigestStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ComputeWordCnt_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.39ns)   --->   "%ComputeWordCnt_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ComputeWordCnt_loc"   --->   Operation 13 'read' 'ComputeWordCnt_loc_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %digestStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %digestStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %digestStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endDigestStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endDigestStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endDigestStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endDigestStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %digestStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln135 = br void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:135->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:429]   --->   Operation 22 'br' 'br_ln135' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_V = phi i32 0, void %entry, i32 %i_V_3, void"   --->   Operation 23 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.88ns)   --->   "%i_V_3 = add i32 %i_V, i32 1"   --->   Operation 24 'add' 'i_V_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln878 = icmp_eq  i32 %i_V, i32 %ComputeWordCnt_loc_read"   --->   Operation 25 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln878, void %.split.i.i.i, void %.exit" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:135->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:429]   --->   Operation 26 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:135->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:429]   --->   Operation 27 'specloopname' 'specloopname_ln135' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.42ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endDigestStrm" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'tmp' <Predicate = (!icmp_ln878)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_2 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln138 = br void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:138->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:429]   --->   Operation 29 'br' 'br_ln138' <Predicate = (!icmp_ln878)> <Delay = 0.38>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%end_1 = phi i1 %tmp, void %.split.i.i.i, i1 %tmp_22, void"   --->   Operation 31 'phi' 'end_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %end_1, void, void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:138->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:429]   --->   Operation 33 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.42ns)   --->   "%tmp_22 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endDigestStrm" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'read' 'tmp_22' <Predicate = (!end_1)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = (!end_1)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.42ns)   --->   "%p_0 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %digestStrm" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 'p_0' <Predicate = (!end_1)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln138 = br void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:138->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:429]   --->   Operation 37 'br' 'br_ln138' <Predicate = (!end_1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ComputeWordCnt_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endDigestStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ digestStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
ComputeWordCnt_loc_read (read         ) [ 001111]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
specinterface_ln0       (specinterface) [ 000000]
br_ln135                (br           ) [ 011111]
i_V                     (phi          ) [ 001000]
i_V_3                   (add          ) [ 011111]
icmp_ln878              (icmp         ) [ 001111]
br_ln135                (br           ) [ 000000]
specloopname_ln135      (specloopname ) [ 000000]
tmp                     (read         ) [ 001111]
br_ln138                (br           ) [ 001111]
ret_ln0                 (ret          ) [ 000000]
end_1                   (phi          ) [ 000110]
specpipeline_ln0        (specpipeline ) [ 000000]
br_ln138                (br           ) [ 000000]
tmp_22                  (read         ) [ 001111]
specloopname_ln0        (specloopname ) [ 000000]
p_0                     (read         ) [ 000000]
br_ln138                (br           ) [ 001111]
br_ln0                  (br           ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ComputeWordCnt_loc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ComputeWordCnt_loc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="endDigestStrm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endDigestStrm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="digestStrm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digestStrm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="ComputeWordCnt_loc_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ComputeWordCnt_loc_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 tmp_22/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_0_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="256" slack="0"/>
<pin id="56" dir="0" index="1" bw="256" slack="0"/>
<pin id="57" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="60" class="1005" name="i_V_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="1"/>
<pin id="62" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_V (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_V_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="1"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="end_1_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="end_1 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="end_1_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="end_1/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_V_3_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_3/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln878_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="ComputeWordCnt_loc_read_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ComputeWordCnt_loc_read "/>
</bind>
</comp>

<comp id="97" class="1005" name="i_V_3_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V_3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="icmp_ln878_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="106" class="1005" name="tmp_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="111" class="1005" name="tmp_22_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="24" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="32" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="40" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="80"><net_src comp="74" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="85"><net_src comp="64" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="64" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="42" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="100"><net_src comp="81" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="105"><net_src comp="87" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="48" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="114"><net_src comp="48" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="74" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: endDigestStrm | {}
	Port: digestStrm | {}
 - Input state : 
	Port: consumesha : ComputeWordCnt_loc | {1 }
	Port: consumesha : endDigestStrm | {2 3 }
	Port: consumesha : digestStrm | {4 }
  - Chain level:
	State 1
	State 2
		i_V_3 : 1
		icmp_ln878 : 1
		br_ln135 : 2
	State 3
		br_ln138 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    add   |             i_V_3_fu_81            |    0    |    39   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln878_fu_87          |    0    |    20   |
|----------|------------------------------------|---------|---------|
|          | ComputeWordCnt_loc_read_read_fu_42 |    0    |    0    |
|   read   |           grp_read_fu_48           |    0    |    0    |
|          |           p_0_read_fu_54           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    59   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|ComputeWordCnt_loc_read_reg_92|   32   |
|         end_1_reg_71         |    1   |
|         i_V_3_reg_97         |   32   |
|          i_V_reg_60          |   32   |
|      icmp_ln878_reg_102      |    1   |
|        tmp_22_reg_111        |    1   |
|          tmp_reg_106         |    1   |
+------------------------------+--------+
|             Total            |   100  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   59   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   100  |    -   |
+-----------+--------+--------+
|   Total   |   100  |   59   |
+-----------+--------+--------+
