{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583942873002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583942873002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 11 13:07:52 2020 " "Processing started: Wed Mar 11 13:07:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583942873002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583942873002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maquinadevedas -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off maquinadevedas -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583942873002 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583942873862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainrom-SYN " "Found design unit 1: mainrom-SYN" {  } { { "mainROM.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/mainROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877087 ""} { "Info" "ISGN_ENTITY_NAME" "1 mainROM " "Found entity 1: mainROM" {  } { { "mainROM.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/mainROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador8bit-ckto " "Found design unit 1: contador8bit-ckto" {  } { { "contador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/contador8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877103 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador8bit " "Found entity 1: contador8bit" {  } { { "contador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/contador8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador8bit-ckt " "Found design unit 1: somador8bit-ckt" {  } { { "somador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/somador8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877115 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador8bit " "Found entity 1: somador8bit" {  } { { "somador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/somador8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1bit-ckt " "Found design unit 1: somador1bit-ckt" {  } { { "somador1bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/somador1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877127 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/somador1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8bit-ckto " "Found design unit 1: reg8bit-ckto" {  } { { "reg8bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/reg8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877147 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8bit " "Found entity 1: reg8bit" {  } { { "reg8bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/reg8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bit-ckto " "Found design unit 1: reg4bit-ckto" {  } { { "reg4bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/reg4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877167 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bit " "Found entity 1: reg4bit" {  } { { "reg4bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/reg4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2bit-ckto " "Found design unit 1: reg2bit-ckto" {  } { { "reg2bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/reg2bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877187 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2bit " "Found entity 1: reg2bit" {  } { { "reg2bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/reg2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-ckt_mux2x1 " "Found design unit 1: mux2x1-ckt_mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/mux2x1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877199 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/mux2x1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16x8-ckt_mux16x8 " "Found design unit 1: mux16x8-ckt_mux16x8" {  } { { "mux16x8.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/mux16x8.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877211 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16x8 " "Found entity 1: mux16x8" {  } { { "mux16x8.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/mux16x8.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mde_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mde_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mde_b-ckt " "Found design unit 1: mde_b-ckt" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/mde_b.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877497 ""} { "Info" "ISGN_ENTITY_NAME" "1 mde_b " "Found entity 1: mde_b" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/mde_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-ckt " "Found design unit 1: main-ckt" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/main.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877509 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/main.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-ckt_ffd " "Found design unit 1: ffd-ckt_ffd" {  } { { "ffd.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/ffd.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877517 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-ckt_dat " "Found design unit 1: datapath-ckt_dat" {  } { { "datapath.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/datapath.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877529 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-ckkto " "Found design unit 1: controller-ckkto" {  } { { "controller.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877541 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador8bit-ckt_comparador8bits " "Found design unit 1: comparador8bit-ckt_comparador8bits" {  } { { "comparador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/comparador8bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877593 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador8bit " "Found entity 1: comparador8bit" {  } { { "comparador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/comparador8bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador4bit-ckt_comparador4bits " "Found design unit 1: comparador4bit-ckt_comparador4bits" {  } { { "comparador4bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/comparador4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877605 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador4bit " "Found entity 1: comparador4bit" {  } { { "comparador4bit.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/comparador4bit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinational_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file combinational_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 combinational_logic-ckto " "Found design unit 1: combinational_logic-ckto" {  } { { "combinational_logic.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/combinational_logic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877637 ""} { "Info" "ISGN_ENTITY_NAME" "1 combinational_logic " "Found entity 1: combinational_logic" {  } { { "combinational_logic.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/combinational_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_Div-ckt " "Found design unit 1: CLK_Div-ckt" {  } { { "CLK_Div.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/CLK_Div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877665 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_Div " "Found entity 1: CLK_Div" {  } { { "CLK_Div.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/CLK_Div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloco-CKT " "Found design unit 1: bloco-CKT" {  } { { "bloco.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/bloco.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877677 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloco " "Found entity 1: bloco" {  } { { "bloco.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/bloco.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_bcd-CKTO " "Found design unit 1: bin_bcd-CKTO" {  } { { "bin_bcd.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/bin_bcd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877689 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd " "Found entity 1: bin_bcd" {  } { { "bin_bcd.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/bin_bcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583942877689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583942877689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ffd " "Elaborating entity \"ffd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1583942877885 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qS qS~_emulated qS~1 " "Register \"qS\" is converted into an equivalent circuit using register \"qS~_emulated\" and latch \"qS~1\"" {  } { { "ffd.vhd" "" { Text "C:/Users/kaike/Desktop/UFRN/7º PERÍODO/SISTEMA DIGITAIS/LAB1/FPGA1/ffd.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1583942878532 "|ffd|qS"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1583942878532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1583942879341 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583942879341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1583942880183 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1583942880183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1583942880183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1583942880183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583942880551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 11 13:08:00 2020 " "Processing ended: Wed Mar 11 13:08:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583942880551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583942880551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583942880551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583942880551 ""}
