{
  "module_name": "design_module",
  "description": "\n设计一个16位加法器模块，要求：\n1. 支持进位输入和输出\n2. 组合逻辑实现\n3. 参考现有的加法器设计\n4. 生成相应的测试用例\n",
  "bit_width": 16,
  "input_ports": [
    "clk",
    "rst",
    "data_in[15:0]"
  ],
  "output_ports": [
    "data_out[15:0]"
  ],
  "complexity": 5,
  "design_type": "sequential"
}