LSE_CPS_ID_1 "d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex2/conversor_bcd.v:2[12:17]"
LSE_CPS_ID_2 "d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex2/conversor_bcd.v:30[15:20]"
LSE_CPS_ID_3 "d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex2/conversor_bcd.v:3[7:11]"
LSE_CPS_ID_4 "d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex2/conversor_bcd.v:3[13:16]"
LSE_CPS_ID_5 "d:/rtl_fpga/sd2/verilog/aula10-fsm_mealy/ex2/conversor_bcd.v:3[18:23]"
