use pgl_device_timing_ids;

timingspec define_arc of device ADC
{

SETUP timing of (posedge DCLK : DEN)
{
    tsu_adc_den_denreg :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" 0.324:0.324)
        (corner "fast" 0.213:0.213)
      )
    );
};
HOLD timing of (posedge DCLK : DEN)
{
    thd_adc_den_denreg :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" -0.214:-0.214)
        (corner "fast" -0.137:-0.137)
      )
    );
};
SETUP timing of (posedge DCLK : DWE)
{
    tsu_adc_dwe_dwereg :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" 0.483:0.483)
        (corner "fast" 0.322:0.322)
      )
    );
};
HOLD timing of (posedge DCLK : DWE)
{
    thd_adc_dwe_dwereg :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" -0.208:-0.208)
        (corner "fast" -0.133:-0.133)
      )
    );
};
SETUP timing of (posedge DCLK : DADDR[7:0])
{
    tsu_adc_daddr_daddrreg :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" 0.486:0.486)
        (corner "fast" 0.324:0.324)
      )
    );
};
HOLD timing of (posedge DCLK : DADDR[7:0])
{
    thd_adc_daddr_daddrreg :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" -0.187:-0.187)
        (corner "fast" -0.123:-0.123)
      )
    );
};
SETUP timing of (posedge DCLK : DI[15:0])
{
    tsu_adc_di_direg :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" 0.534:0.534)
        (corner "fast" 0.372:0.372)
      )
    );
};
HOLD timing of (posedge DCLK : DI[15:0])
{
    thd_adc_di_direg :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" -0.177:-0.177)
        (corner "fast" -0.113:-0.113)
      )
    );
};
timing of (posedge DCLK => DBUSY)
{
  tco_adc_dbusyreg_dbusy :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (0.668,0.727):(0.668,0.727))
      (corner "fast" (0.557,0.581):(0.557,0.581))
    )
  );
};

timing of (posedge DCLK => DMODIFIED)
{
  tco_adc_dmodifiedreg_dmodified :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (0.617,0.695):(0.617,0.695))
      (corner "fast" (0.540,0.617):(0.540,0.617))
    )
  );
};

timing of (posedge DCLK *> DO[15:0])
{
  tco_adc_doreg_do :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (2.071,2.639):(2.071,2.639))
      (corner "fast" (1.726,2.111):(1.726,2.111))
    )
  );
};

timing of (posedge DCLK => DRDY)
{
  tco_adc_drdyreg_drdy :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (0.811,0.936):(0.811,0.936))
      (corner "fast" (0.676,0.748):(0.676,0.748))
    )
  );
};

}
