Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 21 16:52:17 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : report_methodology -file Dezign1_wrapper_methodology_drc_routed.rpt -rpx Dezign1_wrapper_methodology_drc_routed.rpx
| Design       : Dezign1_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 40
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks         | 2          |
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell                            | 4          |
| TIMING-18 | Warning  | Missing input or output delay                          | 32         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out1_Dezign1_clk_wiz_1_0 and clk_out1_Dezign1_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_Dezign1_clk_wiz_1_0] -to [get_clocks clk_out1_Dezign1_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out1_Dezign1_clk_wiz_1_0_1 and clk_out1_Dezign1_clk_wiz_1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_Dezign1_clk_wiz_1_0_1] -to [get_clocks clk_out1_Dezign1_clk_wiz_1_0]
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin Dezign1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin Dezign1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin Dezign1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin Dezign1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnCpuReset relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on an[4] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on an[5] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on an[6] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on an[7] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) clk sys_clk_pin 
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk] (Source: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc (Line: 10))
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports -scoped_to_current_instance clk] (Source: c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_2/Ex6_2.srcs/sources_1/bd/Dezign1/ip/Dezign1_ClockDivider_0_0/constrs_1/imports/Exame/Nexys4_Master.xdc (Line: 10))
Related violations: <none>


