# Reading C:/Quartus-lite-19.1.0.670-windows/components/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do DE0_CV_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Quartus-lite-19.1.0.670-windows/components/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design {C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:56 on May 04,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design" C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_tx.sv 
# -- Compiling module rs232_tx
# 
# Top level modules:
# 	rs232_tx
# End time: 21:00:56 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design {C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:56 on May 04,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design" C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232_rx.sv 
# -- Compiling module rs232_rx
# 
# Top level modules:
# 	rs232_rx
# End time: 21:00:56 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design {C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:56 on May 04,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design" C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/rs232.sv 
# -- Compiling module rs232
# 
# Top level modules:
# 	rs232
# End time: 21:00:56 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design {C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/DE0_CV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:56 on May 04,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design" C:/Users/samwe/Desktop/111Junior/SOPC/HwProject/HW7/RS232/DE0_CV/design/DE0_CV.sv 
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# End time: 21:00:56 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:01 on May 04,2023
# vlog -reportprogress 300 -sv ../tb/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:01:01 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:01 on May 04,2023
# vlog -reportprogress 300 -sv ../../design/DE0_CV.sv 
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# End time: 21:01:01 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:01 on May 04,2023
# vlog -reportprogress 300 -sv ../../design/rs232.sv 
# -- Compiling module rs232
# 
# Top level modules:
# 	rs232
# End time: 21:01:02 on May 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:02 on May 04,2023
# vlog -reportprogress 300 -sv ../../design/rs232_rx.sv 
# -- Compiling module rs232_rx
# 
# Top level modules:
# 	rs232_rx
# End time: 21:01:02 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:02 on May 04,2023
# vlog -reportprogress 300 -sv ../../design/Low_Pass_Filter.sv 
# -- Compiling module Low_Pass_Filter
# 
# Top level modules:
# 	Low_Pass_Filter
# End time: 21:01:02 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:01:04 on May 04,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.rs232
# Loading work.rs232_rx
# Loading work.rs232_tx
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: MARCEL-PC  ProcessID: 3100
#           Attempting to use alternate WLF file "./wlftwh0d2a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwh0d2a
# ** Note: $stop    : ../tb/testbench.sv(73)
#    Time: 6121040 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at ../tb/testbench.sv line 73
add wave -position end  sim:/testbench/rs232_1/rx0/reg_file
# End time: 21:01:49 on May 04,2023, Elapsed time: 0:00:45
# Errors: 0, Warnings: 2
