{
    "example": "Critical Path(CL)",
    "overview": [
        "This example shows a normal coding style which could lead to critical path issue and design will give degraded timing.  Example also contains better coding style which can improve design timing."
    ],
    "key_concepts": [ "Critical Path handling", "Improve Timing"],
    "board": ["xilinx:adm-pcie-7v3:1ddr", "xilinx:adm-pcie-ku3:2ddr-xpr", "xilinx:xil-accel-rd-ku115:4ddr-xpr"],
    "os": [
        "Linux"
    ],
    "libs": [
        "xcl2", "bitmap"
    ],
    "containers": [
        {
            "name": "apply_watermark_GOOD", 
            "accelerators": [
                {
                    "name": "apply_watermark", 
                    "clflags" : "-DBAD_DESIGN=0",
                    "location": "src/apply_watermark.cl"
                }
            ]
        }
    ],
    "cmd_args" : "apply_watermark_GOOD PROJECT/data/input.bmp PROJECT/data/golden.bmp",
    "em_cmd": "./host apply_watermark_GOOD ./data/input.bmp ./data/golden.bmp",
    "hw_cmd": "../../../utility/nimbix/nimbix-run.py -- ./host apply_watermark_GOOD ./data/input.bmp ./data/golden.bmp",
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ],
    "revision" : [
        {
            "date" : "MAY2017",
            "version": "1.0",
            "description": "Initial Xilinx Release"
        }
    ]
}
