irun: 09.20-s016: (c) Copyright 1995-2010 Cadence Design Systems, Inc.
TOOL:	irun	09.20-s016: Started on Jun 01, 2010 at 06:58:06 PDT
irun
	-incdir ../../../../uvm_ea1.0_042710/src
	-incdir ../../../vmm-1.1.1a-uvm/sv
	-incdir ../../src
	../../../vmm-1.1.1a-uvm/sv/std_lib/vmm_str_dpi.c
	06_env_step_by_step.sv
	+incdir+../../examples/src
	+incdir+../src/hfpb
	+incdir+../src/hfpb_components
	-l 06_env_step_by_step.log
	+vmm_log_default=trace

   User defined plus("+") options:
	+vmm_log_default=trace

file: 06_env_step_by_step.sv
	package worklib.uvm_pkg:sv
		errors: 0, warnings: 0
	package worklib.vmm_std_lib:sv
		errors: 0, warnings: 0
	package worklib.avt_interop_pkg:sv
		errors: 0, warnings: 0
	program worklib.example_06_env_step_by_step:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		vmm_std_lib
		avt_interop_pkg
		$unit_0x56a995dc
		example_06_env_step_by_step
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.avt_interop_pkg:sv <0x53c6ea9a>
			streams: 1829, words: 5818587
		worklib.example_06_env_step_by_step:sv <0x7a565949>
			streams:   4, words: 15558
		worklib.vmm_std_lib:sv <0x307ad4fb>
			streams: 745, words: 3091943
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                      Instances  Unique
		Programs:                     1       1
		Verilog packages:             3       3
		Registers:                 4540    6194
		Named events:                 2      25
		Initial blocks:             127     130
		Parallel blocks:             43      52
		Compilation units:            1       1
		SV Class declarations:      137     229
		SV Class specializations:   147     147
	Writing initial simulation snapshot: worklib.example_06_env_step_by_step:sv
Loading snapshot worklib.example_06_env_step_by_step:sv .................... Done
ncsim> source /home/phuynh/sw/IUS/tools/inca/files/ncsimrc
ncsim> run
SVSEED default: 1
----------------------------------------------------------------
UVM-1.0.EA
(C) 2007-2010 Mentor Graphics Corporation
(C) 2007-2010 Cadence Design Systems, Inc.
(C) 2010 Synopsys, Inc.
----------------------------------------------------------------
Trace[INTERNAL] on env() at                    0:
    Generating test configuration...
Normal[NOTE] on env() at                    0:
    env gen_cfg
Normal[NOTE] on example_06_env_step_by_step(program) at                  100:
                     100 *** between GEN_CFG and BUILD
Normal[NOTE] on env() at                  100:
    env build begin
Trace[INTERNAL] on env() at                  100:
    Building verification environment...
Normal[NOTE] on env() at                  100:
    env build calling uvm_build()
Normal[NOTE] on UVM(reporter) at                  100:
    comp($unit_0x56a995dc.uvm_comp_ext.build): build
Normal[NOTE] on env() at                  100:
    env build end
Normal[NOTE] on example_06_env_step_by_step(program) at                  200:
                     200 *** between BUILD and RESET_DUT
Normal[NOTE] on UVM(reporter) at                  200:
    comp($unit_0x56a995dc.uvm_comp_ext.connect): connect
Normal[NOTE] on UVM(reporter) at                  200:
    comp($unit_0x56a995dc.uvm_comp_ext.end_of_elaboration): end_of_elaboration
Normal[NOTE] on UVM(reporter) at                  200:
    comp($unit_0x56a995dc.uvm_comp_ext.start_of_simulation): start_of_simulation
Trace[INTERNAL] on env() at                  200:
    Reseting DUT...
Normal[NOTE] on env() at                  200:
    env reset_dut begin
Normal[NOTE] on UVM(reporter) at                  200:
    comp($unit_0x56a995dc.uvm_comp_ext.run): run begin
Normal[NOTE] on env() at                  210:
    env reset_dut end
Normal[NOTE] on example_06_env_step_by_step(program) at                  310:
                     310 *** between RESET_DUT and CFG_DUT
Trace[INTERNAL] on env() at                  310:
    Configuring...
Normal[NOTE] on env() at                  310:
    env cfg_dut begin
Normal[NOTE] on env() at                  320:
    env cfg_dut end
Normal[NOTE] on example_06_env_step_by_step(program) at                  420:
                     420 *** between CFG_DUT and CLEANUP
Trace[INTERNAL] on env() at                  420:
    Starting verification environment...
Trace[INTERNAL] on env() at                  420:
    Saving RNG state information...
Normal[NOTE] on env() at                  420:
    env start begin
Normal[NOTE] on env() at                  430:
    env start end
Trace[INTERNAL] on env() at                  430:
    Waiting for end of test...
Normal[NOTE] on env() at                  430:
    env wait_for_end begin
Normal[NOTE] on env() at                  440:
    env wait_for_end end
Trace[INTERNAL] on env() at                  440:
    Stopping verification environment...
Normal[NOTE] on UVM(reporter) at                  440:
    comp($unit_0x56a995dc.uvm_comp_ext.stop): comp stop  Stopping phase run
Normal[NOTE] on UVM(reporter) at                  441:
    comp($unit_0x56a995dc.uvm_comp_ext.stop): comp stop  Stopped phase run
Normal[NOTE] on env() at                  441:
    env stop begin
Normal[NOTE] on env() at                  451:
    env stop end
Trace[INTERNAL] on env() at                  451:
    Cleaning up...
Normal[NOTE] on env() at                  451:
    env cleanup begin
Normal[NOTE] on env() at                  461:
    env cleanup end
Normal[NOTE] on example_06_env_step_by_step(program) at                  561:
                     561 *** between CLEANUP and run
Normal[NOTE] on UVM(reporter) at                  561:
    comp($unit_0x56a995dc.uvm_comp_ext.extract): extract
Normal[NOTE] on UVM(reporter) at                  561:
    comp($unit_0x56a995dc.uvm_comp_ext.check): check
Normal[NOTE] on UVM(reporter) at                  561:
    comp($unit_0x56a995dc.uvm_comp_ext.report): report
Normal[NOTE] on env() at                  561:
    env report begin
Normal[NOTE] on env() at                  566:
    env report end
Simulation PASSED on /./ (/./) at                  566 (0 warnings, 0 demoted errors & 0 demoted warnings)
Normal[NOTE] on example_06_env_step_by_step(program) at                  666:
                     666 *** after full run
Simulation complete via implicit call to $finish(1) at time 666 NS + 1
./06_env_step_by_step.sv:10 program example_06_env_step_by_step;
ncsim> exit
TOOL:	irun	09.20-s016: Exiting on Jun 01, 2010 at 06:58:11 PDT  (total: 00:00:05)
