This was a final project lab in my Digital Logic Design class, where the object of the lab was to combine all of the concepts learned throughout the semester to implement a real time digital stopwatch. 

This was created in Verlog using Quartus and a FPGA board. 
