# Circuit Identification

| Field            | Value                 |
| ---------------- | --------------------- |
| Part Number      | 04B-060               |
| Title            | Common Base Amplifier |
| Revision         | A1-01                 |
| Revision Date    | 2025-09-06            |
| Board Size       | 50 × 50 mm            |
| Pieces per Panel | 4                     |

---
# Revision History

| Rev | Date       | Change Summary  |
| --- | ---------- | --------------- |
| -   | 2025-09-06 | Initial release |
|     |            |                 |

---
# Introduction

Single-stage **common-base** amplifier using **Q1 (2N3904)**. The **base** is DC-fixed and AC-grounded; the **input** drives the **emitter** via **C6**; the **output** is taken from the **collector** via **C5**.

- **Voltage gain:** high (trimmed to moderate for labs)
    
- **Current gain:** ≈ 1
    
- **Phase:** non-inverting
    
- **Impedances:** very low input, high output
    

---

# Header P1 — Pin Interface

|Pin|Label|Net|Type|Description|
|---|---|---|---|---|
|1|GND|GND|Power|Ground reference|
|2|V+|V+|Power In|+9 V nominal|
|3|NC|—|—|Not connected|
|4|IN|INPUT|Signal In|Source → **C6** → emitter node|
|5|OUT|OUTPUT|Signal Out|Collector swing → **C5** → output (AC-coupled)|

---

# Test Points — Measurement Map

|TP|Net|Connected Nodes (high level)|What to Measure / Why|
|---|---|---|---|
|TP1|BASE|Q1-B, R2 (wiper), C3+, C4+|Base DC bias; AC-ground quality|
|TP2|V+|P1-2, R1-2, R4-2, R6-2, C1+, C2+|Supply level & ripple|
|TP3|GND|P1-1, R3-1, R5-1, R9-1, C1−, C2−|Ground reference|
|TP4|COLLECTOR|Q1-C, R4-1, R7 A/S, C5+|Collector DC; pre-C5 AC swing|
|TP5|EMITTER|Q1-E, R5-2, R8-E, C6+|Emitter DC and input AC (post-C6)|
|TP6|OUTPUT|P1-5, C5−|Output (post-C5), AC-only|
|TP7|INPUT|P1-4, C6−|Input (pre-C6), from source|

---

# Part List

|RefDes|Value|Notes|
|---|---|---|
|C1|**10 µF, 25 V**|V+ bulk decoupling|
|C2|**0.1 µF, 50 V**|V+ HF decoupling|
|C3|**0.1 µF, 50 V**|Base HF reference|
|C4|**4.7 µF, 25 V**|Base LF reference|
|C5|**2.2 µF, 25 V**|Output coupling|
|C6|**22 µF, 25 V**|Input coupling|
|P1|—|5-pin header|
|Q1|**2N3904**|NPN transistor|
|R1|**100 kΩ, 1%**|Bias, top|
|R2|**50 kΩ trim**|Base bias trim (wiper → base)|
|R3|**100 kΩ, 1%**|Bias, bottom|
|R4|**3.0 kΩ, 1%**|Collector load|
|R5|**680 Ω, 1%**|Emitter set (sets I_E)|
|R6|**1.5 kΩ, 1%**|Auxiliary/RC node|
|R7|**5 kΩ trim**|Collector trim (optional)|
|R8|**5 kΩ trim**|Emitter/feedback trim (opt.)|
|R9|**100 kΩ, 1%**|Output bleeder|
|TP1–TP7|—|Test points|

---

# Circuit Description

- **Supply conditioning:** **C1 (10 µF)** + **C2 (0.1 µF)** on **V+**.
    
- **Base bias & AC-ground:** **R1–R2–R3** set the base voltage; **C3/C4** hold the base at AC ground across the band.
    
- **Input path:** **IN → C6 (22 µF) → emitter** (TP5).
    
- **Output path:** **collector → C5 (2.2 µF) → OUT** (TP6), with **R9 = 100 kΩ** as DC bleeder.
    
- **Operating point (nominal):** base ≈ **1.55–1.65 V**; emitter ≈ **0.9–1.1 V**; **I_E ≈ 1.3–1.5 mA** (R5 = 680 Ω); collector ≈ **4.5–5.0 V** (R4 = 3.0 kΩ).
    

---

# Circuit Theory (quick refs)

- **Small-signal emitter resistance:** r′_e ≈ 25 mV / I_E → at **1.4 mA**, r′_e ≈ **18 Ω**.
    
- **Transconductance:** g_m ≈ I_C / 25 mV → at **1.4 mA**, g_m ≈ **0.056 S**.
    
- **Midband gain (approx.):** A_v ≈ g_m · R_C,eff. Practical OUT gain is shaped by coupling, load, and trims; target **6–8 V/V** for labs.
    

---

# Safe-To-Turn-On (STTO)

Power **off**; DMM resistance checks.

|#|Test|Method|Lower Limit|
|---|---|---|---|
|1|V+ not shorted to GND|P1-2 ↔ P1-1|1 kΩ|
|2|IN not shorted to GND|P1-4 ↔ GND|1 MΩ|
|3|OUT not shorted to GND|P1-5 ↔ GND|1 kΩ|
|4|NC floating|P1-3 ↔ any other|1 MΩ|

---

# Static Tests (Power On, No Stimulus)

**Conditions:** V+ = 9.0 V; trim **R2** for collector ≈ ½ V+; no external load.

|#|Test|How / Nodes|Lower|Target|Upper|
|---|---|---|---|---|---|
|1|Supply current|Measure at V+|1 mA|2–6 mA|15 mA|
|2|Collector DC|TP4 vs GND|3.8 V|**4.5–5.0 V**|6.0 V|
|3|Base DC|TP1 vs GND|1.2 V|**1.55–1.65 V**|2.2 V|
|4|Emitter DC|TP5 vs GND|0.6 V|**0.9–1.1 V**|1.4 V|
|5|Base–Emitter drop|TP1 − TP5|0.55 V|**0.60–0.70 V**|0.80 V|
|6|Output DC (post-C5)|TP6 vs GND|−50 mV|**≈ 0 mV**|+50 mV|
|7|V+ ripple (optional)|Scope TP2 (AC)|—|≤ 10 mV_rms|50 mV|

---

# Dynamic Tests (Stimulus Applied)

**Default stimulus:** 1 kHz sine, **20 mVpp** at IN (high-Z source or compensated).

|#|Test|Nodes / Method|Lower|Target|Upper|
|---|---|---|---|---|---|
|1|Generator sanity|Vpp at TP7 (pre-C6)|18 mV|20 mV|22 mV|
|2|Midband gain \|A_v\| = Vout/Vin|Vpp(TP6)/Vpp(TP7) @ 1 kHz|4.0|**6–8**|12|
|3|Phase (OUT vs IN)|∠(TP6 vs TP7) @ 1 kHz|−10°|**0° ± 5°**|+10°|
|4|Low-freq −3 dB, f_L|Sweep down; TP6 = 0.707 × midband|—|**≤ 20 Hz**|50 Hz|
|5|High-freq −3 dB, f_H|Sweep up; TP6 = 0.707 × midband|50 kHz|**≥ 200 kHz**|—|
|6|Max undistorted swing (100 kΩ)|Raise input to onset of clip @ TP6|0.5 V|**≥ 1.0 Vpp**|—|
|7|Output DC with signal|TP6 DC during drive|−50 mV|**≈ 0 mV**|+50 mV|

---

# Calibration

1. With no input, adjust **R2** so **TP4 ≈ 4.5–5.0 V** (≈ ½ V+).
    
2. Confirm **TP1 − TP5 = 0.60–0.70 V**; touch up if needed.
    
3. If fitted, use **R7/R8** to trim small-signal gain/headroom.
    
4. Re-verify **Static** then **Dynamic** tests.
    

---

# Appendix A — Netlist

| Net       | Part | Pad | Pin | Sheet |
| --------- | ---- | --- | --- | ----- |
| BASE      | C3   | +   | +   | 1     |
|           | C4   | 1   | +   | 1     |
|           | Q1   | B   | B   | 1     |
|           | R2   | 2   | S   | 1     |
|           | TP1  | 1   | 1   | 1     |
| COLLECTOR | C5   | 1   | +   | 1     |
|           | Q1   | C   | C   | 1     |
|           | R4   | 1   | 1   | 1     |
|           | R7   | 1   | A   | 1     |
|           | R7   | 2   | S   | 1     |
|           | TP4  | 1   | 1   | 1     |
| EMITTER   | C6   | 1   | +   | 1     |
|           | Q1   | E   | E   | 1     |
|           | R5   | 2   | 2   | 1     |
|           | R8   | 3   | E   | 1     |
|           | TP5  | 1   | 1   | 1     |
| GND       | C1   | -   | -   | 1     |
|           | C2   | 2   | -   | 1     |
|           | C3   | -   | -   | 1     |
|           | C4   | 2   | -   | 1     |
|           | P1   | 1   | 1   | 1     |
|           | R3   | 1   | 1   | 1     |
|           | R5   | 1   | 1   | 1     |
|           | R9   | 1   | 1   | 1     |
|           | TP3  | 1   | 1   | 1     |
| INPUT     | C6   | 2   | -   | 1     |
|           | P1   | 4   | 1   | 1     |
|           | TP7  | 1   | 1   | 1     |
| N$1       | R2   | 1   | A   | 1     |
|           | R3   | 2   | 2   | 1     |
| N$2       | R1   | 1   | 1   | 1     |
|           | R2   | 3   | E   | 1     |
| N$3       | R8   | 1   | A   | 1     |
|           | R8   | 2   | S   | 1     |
|           | R9   | 2   | 2   | 1     |
| N$4       | R6   | 1   | 1   | 1     |
|           | R7   | 3   | E   | 1     |
| OUTPUT    | C5   | 2   | -   | 1     |
|           | P1   | 5   | 1   | 1     |
|           | TP6  | 1   | 1   | 1     |
| V+        | C1   | +   | +   | 1     |
|           | C2   | 1   | +   | 1     |
|           | P1   | 2   | 1   | 1     |
|           | R1   | 2   | 2   | 1     |
|           | R4   | 2   | 2   | 1     |
|           | R6   | 2   | 2   | 1     |
|           | TP2  | 1   | 1   | 1     |

---

# Appendix B — Electrical Part Stress Analysis (EPSA)

**Assumptions:** V+ = 9.0 V; base ≈ 1.6 V; emitter ≈ 0.95 V; **I_E ≈ 0.95 V / 680 Ω ≈ 1.40 mA**; **I_C ≈ 1.40 mA**;  
collector ≈ 9 − (0.0014 × 3000) ≈ **4.8 V**;  
**V_CE ≈ 4.8 − 0.95 = 3.85 V**.

## Semiconductor

|Part|Parameter|Applied|Rating|Stress|Severity|Note|
|---|---|---|---|---|---|---|
|Q1 (2N3904)|V_CE|3.85 V|40 V|0.096|LOW|Mid-supply|
||I_C|1.40 mA|200 mA|0.007|LOW|Quiescent|
||P_D|~5.4 mW|625 mW|0.009|LOW|I_C · V_CE|

## Resistors

|Part|Value|Dissipation (nom)|Rating|Stress|Severity|Note|
|---|---|---|---|---|---|---|
|R1|100 kΩ|~0.02–0.1 mW|250 mW|≪1%|LOW|Bias leg|
|R2|50 kΩ|~0.05 mW|250 mW|≪1%|LOW|Trim|
|R3|100 kΩ|~0.02–0.1 mW|250 mW|≪1%|LOW|Bias leg|
|R4|3.0 kΩ|I²R ≈ (1.4 mA)² · 3 kΩ ≈ **5.9 mW**|250 mW|2.4%|LOW|Collector|
|R5|680 Ω|V²/R ≈ (0.95 V)² / 680 ≈ **1.33 mW**|250 mW|0.5%|LOW|Emitter|
|R6|1.5 kΩ|< 1 mW|250 mW|≪1%|LOW|Aux|
|R7|5 kΩ|< 10 mW|250 mW|< 4%|LOW|Trim|
|R8|5 kΩ|< 10 mW|250 mW|< 4%|LOW|Trim|
|R9|100 kΩ|~0 mW|250 mW|~0%|LOW|Bleeder|

## Capacitors

|Part|Value|Applied DC|Rating|Stress|Severity|Note|
|---|---|---|---|---|---|---|
|C1|10 µF|9 V|25 V|0.36|LOW|Rail bulk|
|C2|0.1 µF|9 V|50 V|0.18|LOW|Rail HF|
|C3|0.1 µF|~1.6 V|50 V|0.03|LOW|Base HF|
|C4|4.7 µF|~1.6 V|25 V|0.06|LOW|Base LF|
|C5|2.2 µF|~4.8 V|25 V|0.19|LOW|Output coupling|
|C6|22 µF|~1.0 V|25 V|0.04|LOW|Input coupling|

**EPSA Conclusion:** All parts are well derated. If V+ may exceed 12 V, consider 35 V electrolytics for C1/C4/C5/C6.

---

# Appendix C — Worst-Case Circuit Analysis (WCCA)

## Pass/Fail Criteria

- **DC (no signal; no re-trim across corners):**  
    TP4 (collector): **3.0–6.0 V**; TP1−TP5 (V_BE): **0.55–0.75 V**; TP5 (emitter): **0.6–1.3 V**; I_SUP: **1–15 mA**; TP6 DC: **±50 mV**.
    
- **AC (1 kHz small-signal):** |A_v|: **4–12 V/V** (target **6–8**); Phase: **0° ± 10°**; f_L: **≤ 20 Hz** (≤ 50 Hz worst case); f_H: **≥ 200 kHz** (≥ 50 kHz worst case); Max swing (100 kΩ): **≥ 1.0 Vpp**.
    

## Worst-Case Assumptions

V+ = **9 V ±10%**; −40 °C…+85 °C; resistors ±1–5% (R4/R5 ±1%); electrolytics −20/+80% (leakage worst); β = 60…300; V_BE(25 °C) ≈ 0.65 V; dV_BE/dT ≈ −2 mV/°C; **single trim at 25 °C** to set collector ≈ ½ V+.

## DC Corners (no re-trim)

- **Cold / weak / low-V (8.1 V, V_BE = 0.80 V, β = 60):**  
    Emitter voltage tends lower → I_E reduces; collector rises modestly; remains **3–6 V** → **Pass**.
    
- **Nominal (9.0 V, V_BE = 0.65 V, β = 150):**  
    Emitter ≈ 0.95–1.05 V; I_E ≈ 1.4–1.5 mA; collector ≈ 4.5–5.0 V → **Pass**.
    
- **Hot / strong / high-V (9.9 V, V_BE = 0.55 V, β = 300):**  
    Emitter rises slightly; I_C increases; collector ≈ 4.3–4.9 V → **Pass**.
    

> **Key sizing:** **R5 = 680 Ω** caps I_E ≈ 1.3–1.6 mA across corners; **R4 = 3.0 kΩ** centers collector near mid-supply.

## AC Worst-Case

- **Transconductance:** g_m ≈ **0.056 S** (nominal). With **R4 = 3.0 kΩ**, open-circuit A_v is large; practical OUT gain (through C5, into ≥ 100 kΩ) is trimmed to **6–8 V/V**.
    
- **Input HPF:** f_L,in ≈ 1 / [2π · C6 · (R_s + Z_in)]. With **C6 = 22 µF**, Z_in ≈ 18–25 Ω. For **R_s ≈ 600 Ω** → f_L,in ≈ **12–15 Hz** at −20% C → **Pass**.
    
- **Output HPF:** f_L,out ≈ 1 / [2π · C5 · (R9 ∥ R_load)]. With **C5 = 2.2 µF**, **R9 = 100 kΩ**, **R_load ≥ 100 kΩ** → f_L,out ≈ **0.7 Hz** → **Pass**.
    
- **HF limit:** device capacitances + base AC-ground (C3/C4). **≥ 200 kHz** expected; **≥ 50 kHz** conservative bound → **Pass**.
    

## Part-Level Tie-In

- **Q1:** V_CE ≤ ~4 V; I_C ≤ ~1.6 mA; P_D ≤ ~7 mW ≪ 625 mW → **Pass**.
    
- **R4:** P ≈ 7–8 mW ≪ 250 mW → **Pass**.
    
- **Electrolytics:** ≤ 40% of rated DC stress → **Pass**.
    

## Sensitivities (ranked)

1. **R5** (sets I_E → g_m, gain, headroom)
    
2. **R4** (swing & R_C,eff)
    
3. **R1–R3 / R2** stiffness (base loading vs β, T)
    
4. **C3/C4** (base AC-ground vs frequency)
    
5. **C6/C5** and source/load impedances (LF corners)
    

## Bench Corner Checks

- Sweep V+ **8.1 → 9.9 V** after trim; verify DC/AC criteria and ≥ **1.0 Vpp** unclipped at TP6 with 100 kΩ load.
    
- If low-temperature reduces gain, confirm I_E within **1.2–1.6 mA**; adjust **R5** if needed.
    

**WCCA Conclusion:** Meets criteria with ample margin.

---

# Appendix D — Failure Mode & Effects Analysis (FMEA)

_Assumptions: single fault; supply current-limited ≤ 50 mA; S/O/D: 1 (best) → 10 (worst)._

|Item|Failure Mode|Local Effect|End Effect|Detection (Test/TP)|S|O|D|**RPN**|Mitigation|
|---|---|---|---|---|---|---|---|---|---|
|C1 (10 µF)|Short|V+ → GND|No power (limit trips)|STTO-1, Static-1|9|3|2|54|Up-rate V; spacing; AOI|
|C2 (0.1 µF)|Open|Poor HF decouple|Noise / osc risk|Static-7, Dyn-5|4|4|5|80|Tight placement|
|C5 (2.2 µF)|Short|DC to OUT|DC at next stage|Static-6, Dyn-7|8|2|2|32|Polarity, AOI|
|C6 (22 µF)|Open|No AC to emitter|No gain|Dyn-2|3|3|3|27|Functional test|
|R1 (100 kΩ)|Open|Base low|Emitter low; gain ↓|Static-3/4/5|6|3|3|54|AOI|
|R3 (100 kΩ)|Open|Base high|Headroom lost|Static-3/4/5|6|3|3|54|AOI|
|R2 (trim)|Wiper open|Base unstable|Drift / setpoint loss|Static-5 (noise), Dyn-2|5|3|5|75|Wiper-to-end tie; seal|
|R4 (3.0 kΩ)|Short|Collector ≈ V+|No swing; current ↑|Static-1/2|7|2|3|42|Spacing|
|R5 (680 Ω)|Short|Emitter ≈ GND|I_E high; clipping|Static-1/4/5|8|2|3|48|Current limit|
|Q1|C-E short|C/E short|I_SUP ↑; no function|Static-1/2|8|2|2|32|ESD/EOS control|
|P1 header|V+↔GND reversed|Reverse stress|Caps/Q1 stressed|STTO-1, visual|9|2|3|54|Keying/diode|
|Test points|Probe slip/short|Local net short|Glitch / potential damage|STTO suite|5|4|5|100|Guard rings; loop TPs|
|Contamination|Leakage paths|Base drift|DC offsets / spec drift|Static-3/6|4|4|6|96|Clean per IPC|

**Acceptance rules:** no single fault draws > 50 mA, places > ±1 V DC on OUT, overheats parts, or evades STTO/Static/Dynamic detection.