#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Apr  7 22:47:01 2023
# Process ID: 17780
# Current directory: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent50020 D:\Dangelo\OneDrive\Documents\University\EENG28010\EENG28010-Group-Project\Command Processor Synth\cmdProcSynth.xpr
# Log file: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/vivado.log
# Journal file: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth\vivado.jou
# Running On: AnonymousDesktop, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 16873 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/Command Processor Synth' since last save.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.ip_user_files'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'clk_wiz_0_synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1275.402 ; gain = 337.949
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Apr  7 22:48:03 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/clk_wiz_0_synth_1/runme.log
[Fri Apr  7 22:48:03 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run clk_wiz_0_synth_1
launch_runs impl_1 -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
[Fri Apr  7 22:50:51 2023] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/clk_wiz_0_synth_1/runme.log
synth_1: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
[Fri Apr  7 22:50:51 2023] Launched impl_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp to D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -jobs 16
[Fri Apr  7 22:54:36 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
[Fri Apr  7 22:54:36 2023] Launched impl_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs impl_1 -jobs 16
[Fri Apr  7 23:35:03 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
[Fri Apr  7 23:35:03 2023] Launched impl_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs impl_1 -jobs 16
[Fri Apr  7 23:51:03 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
[Fri Apr  7 23:51:03 2023] Launched impl_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs impl_1 -jobs 16
[Fri Apr  7 23:59:44 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
[Fri Apr  7 23:59:44 2023] Launched impl_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs impl_1 -jobs 16
[Sat Apr  8 00:19:15 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
[Sat Apr  8 00:19:15 2023] Launched impl_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs impl_1 -jobs 16
[Sat Apr  8 00:22:53 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
[Sat Apr  8 00:22:53 2023] Launched impl_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 00:27:57 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 00:32:51 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 00:37:08 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 00:39:13 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 00:42:58 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sat Apr  8 00:43:51 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 00:48:51 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 00:52:40 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 00:56:19 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1358.109 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 01:22:28 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 01:27:20 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 01:30:06 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 02:18:54 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 02:21:26 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 02:34:06 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 02:53:49 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1630.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [d:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [d:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Source Code/peak_detector/Cmod-A7-Master.xdc]
Finished Parsing XDC File [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Source Code/peak_detector/Cmod-A7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2314.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2315.062 ; gain = 942.441
set_property mark_debug true [get_nets [list {cmdProc1/byte[0]} {cmdProc1/byte[1]} {cmdProc1/byte[2]} {cmdProc1/byte[3]} {cmdProc1/byte[4]} {cmdProc1/byte[5]} {cmdProc1/byte[6]} {cmdProc1/byte[7]}]]
set_property mark_debug false [get_nets [list {cmdProc1/byte[0]} {cmdProc1/byte[1]} {cmdProc1/byte[2]} {cmdProc1/byte[3]} {cmdProc1/byte[4]} {cmdProc1/byte[5]} {cmdProc1/byte[6]} {cmdProc1/byte[7]}]]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 02:58:56 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 03:03:37 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.srcs/utils_1/imports/synth_1/top.dcp with file D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sat Apr  8 03:15:16 2023] Launched synth_1...
Run output will be captured here: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor Synth/cmdProcSynth.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  8 18:14:41 2023...
