Reading /opt/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 

# 10.1d

proc start {m} {vsim work.$m}
set MODULE ALUTestVectorTestbench
# ALUTestVectorTestbench
start $MODULE
# vsim work.ALUTestVectorTestbench 
# Loading work.ALUTestVectorTestbench
# Loading work.ALUdec
# Loading work.ALU
add wave $MODULE/*
add wave $MODULE/DUT1/*
add wave $MODULE/DUT2/*
run 100us
# ** Warning: (vsim-PLI-3407) Too many data words read on line 5 of file "./../tests/testvectors.input". (Current address [4], address range [0:3])    : ../../sim/tb/ALUTestVectorTestbench.v(72)
#    Time: 0 ps  Iteration: 0  Instance: /ALUTestVectorTestbench
# NO TESTS WRITTEN - FILL THIS OUT
# 
# 
# 
# ALL TESTS PASSED!
