Library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;



entity chipselect is
	port(
		clk_1M : in std_logic;
		cs : out std_logic);
end chipselect;

architecture arch_chipselect of chipselect is


begin 

process(clk_1M, raz_n) is
variable cnt1 : integer range 0 to 255:=0;
variable cnt2 : integer range 0 to 255:=0;


begin

if raz_n ='0' then
	cnt1 <= 0 ;
elsif rising_edge(clk_1M) then
	cnt1 := cnt1 + 1;
	if cnt1 = 15 then
		cs <= '0';
		cnt2 := cnt2 + 1;
		if cnt2 = 15 then
			cs <= '1';
		end if;
	end if;
end if;
end process;

end architecture arch_chipselect;
