Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun Jun 26 16:32:23 2022
| Host         : alejo-ThinkPad-T430 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file nexys4ddr_control_sets.rpt
| Design       : nexys4ddr
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   126 |
|    Minimum number of control sets                        |   126 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   284 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   126 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    24 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     0 |
| >= 16              |    60 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             214 |          109 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             730 |          256 |
| Yes          | No                    | No                     |             565 |          199 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1207 |          375 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                      Enable Signal                     |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+--------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  BloquePWM/DivisorF/clkout | BloquePWM/MaquinaEstadosPWM1/ENABLE                    |                                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                                                        | ledRGB2_b_i_1_n_0                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             | basesoc_basesoc_serial_tx_rs232phytx0_next_value_ce1   | basesoc_int_rst                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             | basesoc_obj_uart1_tx_rs232phytx1_next_value_ce1        | basesoc_int_rst                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             | picorv32/instr_lui0                                    | picorv32/instr_jalr_i_1_n_0                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                                                        | ledRGB1_g_i_1_n_0                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                                                        | ledRGB2_g_i_1_n_0                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                                                        | ledRGB1_r_i_1_n_0                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                                                        | ledRGB1_b_i_1_n_0                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                                                        | ledRGB2_r_i_1_n_0                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             | basesoc_basesoc_uart_rx_fifo_wrport_we__0              | basesoc_int_rst                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | basesoc_rx_fifo_consume[2]_i_1_n_0                     | basesoc_int_rst                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | basesoc_uart1_phy_tx_tick                              | p_10_in                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             |                                                        | picorv32/pcpi_div/instr_rem_i_1_n_0        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/basesoc_basesoc_uart_tx_fifo_wrport_we__0     | basesoc_int_rst                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/basesoc_tx_fifo_wrport_we__0                  | basesoc_int_rst                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | basesoc_basesoc_tx_tick                                | basesoc_basesoc_tx_phase[31]_i_1_n_0       |                1 |              4 |         4.00 |
|  BloquePWM/DivisorF/clkout |                                                        |                                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/instr_timer_i_1_n_0               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | basesoc_basesoc_uart_rx_fifo_consume[2]_i_1_n_0        | basesoc_int_rst                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | basesoc_tx_fifo_consume[2]_i_1_n_0                     | basesoc_int_rst                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | basesoc_basesoc_uart_tx_fifo_consume[2]_i_1_n_0        | basesoc_int_rst                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/pcpi_timeout_counter[3]_i_2_n_0               | picorv32/pcpi_mul/SS[0]                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             |                                                        | picorv32/pcpi_mul/instr_mulhu_i_1_n_0      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | basesoc_uart1_phy_rx_tick                              | basesoc_uart1_phy_rx_phase[31]_i_1_n_0     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG             | basesoc_rx_fifo_wrport_we__0                           | basesoc_int_rst                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             | basesoc_basesoc_rx_tick                                | p_14_in                                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG             | picorv32/basesoc_tx_fifo_level0_reg[0][0]              | basesoc_int_rst                            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG             | picorv32/pcpi_mul/instr_jal_reg                        | picorv32/pcpi_mul/mem_do_prefetch_reg      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG             | basesoc_basesoc_uart_rx_fifo_level0[4]_i_1_n_0         | basesoc_int_rst                            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG             | picorv32/basesoc_basesoc_uart_tx_fifo_level0_reg[0][0] | basesoc_int_rst                            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG             | basesoc_rx_fifo_level0[4]_i_1_n_0                      | basesoc_int_rst                            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG             | picorv32/instr_lui0                                    | picorv32/decoded_rs1__0[4]                 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG             | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/instr_lhu_i_1_n_0                 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG             | picorv32/latched_rd[5]_i_1_n_0                         |                                            |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG             | basesoc_uart1_phy_tx_data1_in0                         |                                            |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG             | basesoc_basesoc_tx_data1_in0                           |                                            |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG             | basesoc_tx_fifo_syncfifo_re                            |                                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG             | basesoc_rx_fifo_rdport_re                              |                                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/mem_addr_reg[4]_1[0]                          | basesoc_int_rst                            |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG             | picorv32/mem_addr_reg[5]_1[0]                          | basesoc_int_rst                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/mem_addr_reg[5]_2[0]                          | basesoc_int_rst                            |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG             | picorv32/mem_addr_reg[3]_0[0]                          | basesoc_int_rst                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG             | picorv32/E[0]                                          | basesoc_int_rst                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/mem_addr_reg[5]_7[0]                          | basesoc_int_rst                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/mem_addr_reg[5]_4[0]                          | basesoc_int_rst                            |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG             | basesoc_basesoc_rx_data_rs232phyrx0_next_value_ce1     |                                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG             | basesoc_basesoc_uart_rx_fifo_rdport_re                 |                                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/mem_addr_reg[5]_0[0]                          | basesoc_int_rst                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG             | basesoc_uart1_phy_rx_data_rs232phyrx1_next_value_ce1   |                                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG             | basesoc_basesoc_uart_tx_fifo_syncfifo_re               |                                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG             |                                                        | picorv32/mem_addr_reg[11]_4                |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG             |                                                        | picorv32/mem_addr_reg[13]_2[0]             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG             |                                                        | picorv32/mem_addr_reg[11]_3[0]             |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG             |                                                        | picorv32/mem_addr_reg[12]_1[0]             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG             | basesoc_h_count                                        | clear                                      |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG             | basesoc_pxl_tick                                       | RSTC                                       |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG             |                                                        | picorv32/SR[0]                             |                2 |             10 |         5.00 |
|  BloquePWM/DivisorF/clkout |                                                        | BloquePWM/pwm1/contador[10]_i_1_n_0        |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG             | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/decoded_imm[30]_i_1_n_0           |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG             | basesoc_rx_fifo_wrport_we__0                           |                                            |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG             | basesoc_basesoc_uart_rx_fifo_wrport_we__0              |                                            |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG             | picorv32/mem_addr_reg[5]_3[0]                          | basesoc_int_rst                            |                8 |             12 |         1.50 |
|  clk_IBUF_BUFG             | picorv32/basesoc_tx_fifo_wrport_we__0                  |                                            |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG             | picorv32/basesoc_basesoc_uart_tx_fifo_wrport_we__0     |                                            |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG             |                                                        | BloquePWM/DivisorF/clkout_0                |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/mem_xfer                                      |                                            |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG             |                                                        | basesoc_dgt_tick_count[0]_i_1_n_0          |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG             |                                                        | picorv32/mem_addr_reg[11]_1[0]             |               10 |             19 |         1.90 |
|  clk_IBUF_BUFG             | picorv32/mem_addr_reg[11]_0[0]                         | basesoc_int_rst                            |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG             | picorv32/builder_error                                 | picorv32/mem_valid_reg_0                   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           | picorv32/mem_state2                        |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG             |                                                        | p_10_in                                    |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG             |                                                        | basesoc_uart1_phy_rx_phase[31]_i_1_n_0     |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG             |                                                        | basesoc_basesoc_tx_phase[31]_i_1_n_0       |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG             | picorv32/pcpi_div/divisor                              | picorv32/pcpi_div/divisor[30]_i_1_n_0      |                9 |             31 |         3.44 |
|  clk_IBUF_BUFG             |                                                        | p_14_in                                    |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG             | picorv32/builder_csrbank3_g_width0_re                  | picorv32/builder_state_reg_2               |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG             | picorv32/builder_csrbank3_r_width0_re                  | picorv32/builder_state_reg_0               |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG             | picorv32/mem_addr_reg[5]_5[0]                          | basesoc_int_rst                            |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG             |                                                        | basesoc_ledRGB_1_r_counter[0]_i_1_n_0      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG             |                                                        | picorv32/mem_addr_reg[11]_2[0]             |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG             | picorv32/pcpi_div/quotient                             | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0 |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG             | picorv32/builder_csrbank3_g_period0_re                 | picorv32/builder_state_reg_1               |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG             |                                                        | picorv32/mem_addr_reg[13]_0[0]             |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG             | picorv32/builder_csrbank4_r_period0_re                 | picorv32/builder_state_reg_5               |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG             |                                                        | picorv32/mem_addr_reg[13]_1[0]             |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG             | picorv32/builder_csrbank3_r_period0_re                 | picorv32/builder_state_reg                 |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG             |                                                        | picorv32/mem_addr_reg[12]_0[0]             |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG             | basesoc_basesoc_bus_errors                             | basesoc_int_rst                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/builder_csrbank4_b_period0_re                 | picorv32/builder_state_reg_9               |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG             | picorv32/mem_wdata[31]_i_1_n_0                         |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG             | basesoc_basesoc_timer_update_value_re                  | basesoc_int_rst                            |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG             | picorv32/irq_mask                                      | picorv32/mem_state2                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG             | picorv32/mem_addr_reg[5]_6[0]                          | basesoc_int_rst                            |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG             | picorv32/mem_addr_reg[4]_0[0]                          | basesoc_int_rst                            |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG             | picorv32/builder_csrbank3_b_width0_re                  | picorv32/builder_state_reg_4               |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG             | picorv32/builder_csrbank4_b_width0_re                  | picorv32/builder_state_reg_10              |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG             | picorv32/builder_csrbank4_g_period0_re                 | picorv32/builder_state_reg_7               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/pcpi_div/dividend                             |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG             |                                                        | basesoc_ledRGB_2_b_counter[0]_i_1_n_0      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/reg_op1[31]_i_1_n_0                           |                                            |               26 |             32 |         1.23 |
|  clk_IBUF_BUFG             |                                                        | basesoc_ledRGB_2_g_counter[0]_i_1_n_0      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/reg_op2[31]_i_1_n_0                           |                                            |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG             | picorv32/builder_csrbank3_b_period0_re                 | picorv32/builder_state_reg_3               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/timer                                         | picorv32/mem_state2                        |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG             | picorv32/builder_csrbank4_r_width0_re                  | picorv32/builder_state_reg_6               |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG             |                                                        | basesoc_ledRGB_1_g_counter[0]_i_1_n_0      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/pcpi_mul/pcpi_wr0                             |                                            |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG             |                                                        | basesoc_ledRGB_2_r_counter[0]_i_1_n_0      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG             |                                                        | basesoc_ledRGB_1_b_counter[0]_i_1_n_0      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/pcpi_div/quotient_msk                         | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0 |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG             | picorv32/pcpi_div/divisor                              |                                            |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG             | picorv32/builder_csrbank4_g_width0_re                  | picorv32/builder_state_reg_8               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG             | picorv32/instr_lui0                                    |                                            |               10 |             34 |         3.40 |
|  clk_IBUF_BUFG             | picorv32/mem_addr[31]_i_1_n_0                          |                                            |               22 |             34 |         1.55 |
|  clk_IBUF_BUFG             | picorv32/pcpi_mul/basesoc_int_rst_reg                  | picorv32/pcpi_mul/mul_counter[6]           |               18 |             47 |         2.61 |
|  clk_IBUF_BUFG             | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0           |                                            |               19 |             52 |         2.74 |
|  clk_IBUF_BUFG             | picorv32/reg_pc                                        | picorv32/mem_state2                        |               16 |             62 |         3.88 |
|  clk_IBUF_BUFG             | picorv32/irq_delay                                     | picorv32/mem_state2                        |               17 |             65 |         3.82 |
|  clk_IBUF_BUFG             | picorv32/builder_csrbank11_mem_adr0_re                 | basesoc_int_rst                            |               22 |             67 |         3.05 |
|  clk_IBUF_BUFG             |                                                        | picorv32/mem_state2                        |               26 |             81 |         3.12 |
|  clk_IBUF_BUFG             | picorv32/p_0_in__0                                     |                                            |               22 |             88 |         4.00 |
|  clk_IBUF_BUFG             |                                                        | basesoc_int_rst                            |               43 |             91 |         2.12 |
|  clk_IBUF_BUFG             | picorv32/pcpi_mul/basesoc_int_rst_reg                  |                                            |               45 |            166 |         3.69 |
|  clk_IBUF_BUFG             |                                                        |                                            |              108 |            210 |         1.94 |
+----------------------------+--------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


