

================================================================
== Vitis HLS Report for 'input_layer'
================================================================
* Date:           Mon Oct 28 16:02:32 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.242 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     1281|  8390529|  12.810 us|  83.905 ms|  1281|  8390529|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- NEURONS_LOOP_0  |     1280|  8390528|  10 ~ 65551|          -|          -|   128|        no|
        +------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%neuron_index = alloca i32 1"   --->   Operation 9 'alloca' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 10 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 11 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 12 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 13 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv3_i7_loc = alloca i64 1"   --->   Operation 14 'alloca' 'conv3_i7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator_loc = alloca i64 1"   --->   Operation 15 'alloca' 'membrane_leak_accumulator_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln57 = store i8 0, i8 %neuron_index" [src/RNI.cpp:57]   --->   Operation 16 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln57 = br void %WEIGHTS_LOOP_0" [src/RNI.cpp:57]   --->   Operation 17 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%neuron_index_1 = load i8 %neuron_index"   --->   Operation 18 'load' 'neuron_index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.91ns)   --->   "%icmp_ln57 = icmp_eq  i8 %neuron_index_1, i8 128" [src/RNI.cpp:57]   --->   Operation 19 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.91ns)   --->   "%add_ln57 = add i8 %neuron_index_1, i8 1" [src/RNI.cpp:57]   --->   Operation 20 'add' 'add_ln57' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %WEIGHTS_LOOP_0.split, void %for.end27" [src/RNI.cpp:57]   --->   Operation 21 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %neuron_index_1" [src/RNI.cpp:57]   --->   Operation 22 'zext' 'zext_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln57" [src/RNI.cpp:150->src/RNI.cpp:59]   --->   Operation 23 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:150->src/RNI.cpp:59]   --->   Operation 24 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %zext_ln57" [src/RNI.cpp:61]   --->   Operation 25 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:61]   --->   Operation 26 'load' 'weight_index' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i8 %neuron_index_1"   --->   Operation 27 'trunc' 'empty' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [src/RNI.cpp:68]   --->   Operation 28 'ret' 'ret_ln68' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.24>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:150->src/RNI.cpp:59]   --->   Operation 29 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_3 : Operation 30 [2/2] (3.98ns)   --->   "%call_ln150 = call void @input_layer_Pipeline_NEURON_LEAK_LOOP, i16 %NEURONS_MEMBRANE_load, i16 %membrane_leak_accumulator_loc" [src/RNI.cpp:150->src/RNI.cpp:59]   --->   Operation 30 'call' 'call_ln150' <Predicate = true> <Delay = 3.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:61]   --->   Operation 31 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 32 [1/2] (3.15ns)   --->   "%call_ln150 = call void @input_layer_Pipeline_NEURON_LEAK_LOOP, i16 %NEURONS_MEMBRANE_load, i16 %membrane_leak_accumulator_loc" [src/RNI.cpp:150->src/RNI.cpp:59]   --->   Operation 32 'call' 'call_ln150' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%neuron_index_cast_cast = zext i7 %empty"   --->   Operation 33 'zext' 'neuron_index_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.87ns)   --->   "%add_i_i41 = add i8 %neuron_index_cast_cast, i8 1"   --->   Operation 34 'add' 'add_i_i41' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%conv_i34 = zext i8 %add_i_i41"   --->   Operation 35 'zext' 'conv_i34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_1 = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %conv_i34"   --->   Operation 36 'getelementptr' 'WEIGHTS_INDEX_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_1"   --->   Operation 37 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>

State 5 <SV = 4> <Delay = 6.65>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln57 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [src/RNI.cpp:57]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/RNI.cpp:57]   --->   Operation 39 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator_loc_load = load i16 %membrane_leak_accumulator_loc"   --->   Operation 40 'load' 'membrane_leak_accumulator_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load, i32 8" [src/RNI.cpp:150->src/RNI.cpp:59]   --->   Operation 41 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%sign = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_1, i8 0" [src/RNI.cpp:150->src/RNI.cpp:59]   --->   Operation 42 'bitconcatenate' 'sign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%trunc_ln155 = trunc i16 %membrane_leak_accumulator_loc_load" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 43 'trunc' 'trunc_ln155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%or_ln155 = or i9 %trunc_ln155, i9 %sign" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 44 'or' 'or_ln155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %membrane_leak_accumulator_loc_load, i32 9, i32 15" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 45 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 %tmp, i9 %or_ln155" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 46 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (2.07ns) (out node of the LUT)   --->   "%icmp_ln155 = icmp_ne  i16 %or_ln, i16 0" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 47 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i1 %icmp_ln155" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 48 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln155 = store i16 %zext_ln155, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 49 'store' 'store_ln155' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_1"   --->   Operation 50 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>
ST_5 : Operation 51 [1/1] (1.81ns)   --->   "%icmp_ln61 = icmp_ult  i14 %weight_index, i14 %WEIGHTS_INDEX_load" [src/RNI.cpp:61]   --->   Operation 51 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (1.58ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc25, void %for.body13.lr.ph" [src/RNI.cpp:61]   --->   Operation 52 'br' 'br_ln61' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 53 [2/2] (1.58ns)   --->   "%call_ln61 = call void @input_layer_Pipeline_WEIGHTS_LOOP_0, i14 %weight_index, i1 %icmp_ln155, i14 %WEIGHTS_INDEX_load, i16 %p_read_8, i16 %p_read_7, i16 %p_read_6, i16 %p_read_5, i16 %conv3_i7_loc, i8 %WEIGHTS" [src/RNI.cpp:61]   --->   Operation 53 'call' 'call_ln61' <Predicate = (icmp_ln61)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln61 = call void @input_layer_Pipeline_WEIGHTS_LOOP_0, i14 %weight_index, i1 %icmp_ln155, i14 %WEIGHTS_INDEX_load, i16 %p_read_8, i16 %p_read_7, i16 %p_read_6, i16 %p_read_5, i16 %conv3_i7_loc, i8 %WEIGHTS" [src/RNI.cpp:61]   --->   Operation 54 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.41>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%conv3_i7_loc_load = load i16 %conv3_i7_loc"   --->   Operation 55 'load' 'conv3_i7_loc_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %conv3_i7_loc_load, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:63]   --->   Operation 56 'store' 'store_ln63' <Predicate = (icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_7 : Operation 57 [1/1] (1.58ns)   --->   "%br_ln66 = br void %for.inc25" [src/RNI.cpp:66]   --->   Operation 57 'br' 'br_ln66' <Predicate = (icmp_ln61)> <Delay = 1.58>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln161)   --->   "%empty_22 = phi i16 %conv3_i7_loc_load, void %for.body13.lr.ph, i16 %zext_ln155, void %WEIGHTS_LOOP_0.split" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 58 'phi' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln161)   --->   "%tmp_2 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %empty_22, i32 7, i32 15" [src/RNI.cpp:161->src/RNI.cpp:66]   --->   Operation 59 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.82ns) (out node of the LUT)   --->   "%icmp_ln161 = icmp_sgt  i9 %tmp_2, i9 0" [src/RNI.cpp:161->src/RNI.cpp:66]   --->   Operation 60 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %_Z34update_neuron_state_reset_membrane6ap_intILi16EES0_.exit, void %if.then.i" [src/RNI.cpp:161->src/RNI.cpp:66]   --->   Operation 61 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln164 = store i16 0, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:164->src/RNI.cpp:66]   --->   Operation 62 'store' 'store_ln164' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln165 = br void %_Z34update_neuron_state_reset_membrane6ap_intILi16EES0_.exit" [src/RNI.cpp:165->src/RNI.cpp:66]   --->   Operation 63 'br' 'br_ln165' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln57 = store i8 %add_ln57, i8 %neuron_index" [src/RNI.cpp:57]   --->   Operation 64 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln57 = br void %WEIGHTS_LOOP_0" [src/RNI.cpp:57]   --->   Operation 65 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('neuron_index') [8]  (0.000 ns)
	'store' operation ('store_ln57', src/RNI.cpp:57) of constant 0 on local variable 'neuron_index' [15]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('neuron_index') on local variable 'neuron_index' [18]  (0.000 ns)
	'getelementptr' operation ('NEURONS_MEMBRANE_addr', src/RNI.cpp:150->src/RNI.cpp:59) [26]  (0.000 ns)
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:150->src/RNI.cpp:59) on array 'NEURONS_MEMBRANE' [27]  (3.254 ns)

 <State 3>: 7.242ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:150->src/RNI.cpp:59) on array 'NEURONS_MEMBRANE' [27]  (3.254 ns)
	'call' operation ('call_ln150', src/RNI.cpp:150->src/RNI.cpp:59) to 'input_layer_Pipeline_NEURON_LEAK_LOOP' [28]  (3.988 ns)

 <State 4>: 5.124ns
The critical path consists of the following:
	'add' operation ('add_i_i41') [43]  (1.870 ns)
	'getelementptr' operation ('WEIGHTS_INDEX_addr_1') [45]  (0.000 ns)
	'load' operation ('WEIGHTS_INDEX_load') on array 'WEIGHTS_INDEX' [46]  (3.254 ns)

 <State 5>: 6.654ns
The critical path consists of the following:
	'load' operation ('WEIGHTS_INDEX_load') on array 'WEIGHTS_INDEX' [46]  (3.254 ns)
	'icmp' operation ('icmp_ln61', src/RNI.cpp:61) [47]  (1.812 ns)
	multiplexor before 'phi' operation ('empty_22', src/RNI.cpp:155->src/RNI.cpp:59) with incoming values : ('zext_ln155', src/RNI.cpp:155->src/RNI.cpp:59) ('conv3_i7_loc_load') [55]  (1.588 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 3.411ns
The critical path consists of the following:
	'load' operation ('conv3_i7_loc_load') on local variable 'conv3_i7_loc' [51]  (0.000 ns)
	multiplexor before 'phi' operation ('empty_22', src/RNI.cpp:155->src/RNI.cpp:59) with incoming values : ('zext_ln155', src/RNI.cpp:155->src/RNI.cpp:59) ('conv3_i7_loc_load') [55]  (1.588 ns)
	'phi' operation ('empty_22', src/RNI.cpp:155->src/RNI.cpp:59) with incoming values : ('zext_ln155', src/RNI.cpp:155->src/RNI.cpp:59) ('conv3_i7_loc_load') [55]  (0.000 ns)
	'icmp' operation ('icmp_ln161', src/RNI.cpp:161->src/RNI.cpp:66) [57]  (1.823 ns)

 <State 8>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln164', src/RNI.cpp:164->src/RNI.cpp:66) of constant 0 on array 'NEURONS_MEMBRANE' [60]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
