######################################
## Configuration for power counters ##
######################################
[McPatPwrCounters]
#logfile = "powerstats.log"
xmlconfig = "OOO_lp.xml"
updateInterval = 100000
thermalThrottle= $(thermTT) #468.15
nFastForward   = $(thermFF) 
throttleCycleRatio = 1  # Around 100us
maxSimulatedTime = $(maxSimedTime)
doPower        = $(enablePower)
dumpPower       = false 

#L2_B1(0)
#Icache
stats[0] = "icache_read_accesses +P(0)_IL1:readHit +P(0)_IL1:readMiss +testCounter"
stats[1] = "icache_read_misses +P(0)_IL1:readMiss +testCounter"

#Branch Predictor


#i-TLB
stats[2] = "itlb_total_accesses +P(0)_IL1:writeHit +P(0)_IL1:writeMiss +P(0)_IL1:readHit +P(0)_IL1:readMiss +testCounter"
stats[3] = "itlb_total_misses +P(0)_IL1:writeMiss +P(0)_IL1:readMiss +testCounter"

#Data TLB
stats[4] = "dtlb_total_accesses +P(0)_DL1:writeHit +P(0)_DL1:writeMiss +P(0)_DL1:readHit +P(0)_DL1:readMiss +testCounter"
stats[5] = "dtlb_total_misses   +P(0)_DL1:writeMiss +P(0)_DL1:readMiss +testCounter"

#Data Cache
stats[6] = "dcache_read_accesses +P(0)_DL1:readHit +P(0)_DL1:readHalfMiss +P(0)_DL1:readMiss +testCounter"
stats[7] = "dcache_write_accesses +P(0)_DL1:writeHit +P(0)_DL1:writeMiss +testCounter"
stats[8] = "dcache_total_misses +P(0)_DL1:readHalfMiss +P(0)_DL1:readMiss +P(0)_DL1:writeMiss +testCounter"
stats[9] = "dcache_read_misses +P(0)_DL1:readHalfMiss +P(0)_DL1:readMiss +testCounter"
stats[10] = "dcache_write_misses +P(0)_DL1:writeMiss +testCounter"

#BTB
stats[11] = "BTB_read_accesses  +P(0)_BPRED_BTB:nHit +P(0)_BPRED_BTB:nMiss +testCounter"
stats[12] = "BTB_write_accesses  +P(0)_BPRED_BTB:nMiss +testCounter"

#Core
#added:
stats[13] = "core_total_instructions +P(0)_nCommitted +testCounter"
stats[14] = "core_int_instructions +P(0)_ExeEngine_iAALU:n +P(0)_ExeEngine_iRALU:n +P(0)_ExeEngine_iCALU_MULT:n +P(0)_ExeEngine_iCALU_DIV:n +testCounter"
stats[15] = "core_fp_instructions +P(0)_ExeEngine_iCALU_FPMULT:n +P(0)_ExeEngine_iCALU_FPDIV:n +P(0)_ExeEngine_iCALU_FPALU:n +testCounter"
stats[16] = "core_branch_instructions +P(0)_ExeEngine_iBALU_BRANCH:n +P(0)_ExeEngine_iBALU_JUMP:n +P(0)_ExeEngine_iBALU_CALL:n +P(0)_ExeEngine_iBALU_RET:n +testCounter"
stats[17] = "core_branch_mispredictions +P(0)_BPRED_Hybrid:nMiss +testCounter"
stats[18] = "core_committed_instructions +P(0)_nCommitted +testCounter"
stats[19] = "core_committed_int_instructions  +P(0)_ExeEngine_iAALU:n +P(0)_ExeEngine_iRALU:n +P(0)_ExeEngine_iCALU_MULT:n +P(0)_ExeEngine_iCALU_DIV:n +testCounter"
stats[20] = "core_committed_fp_instructions +P(0)_ExeEngine_iCALU_FPMULT:n +P(0)_ExeEngine_iCALU_FPDIV:n +P(0)_ExeEngine_iCALU_FPALU:n +testCounter"
stats[21] = "core_load_instructions +P(0)_ExeEngine_iLALU_LD:n +testCounter"
stats[22] = "core_store_instructions +P(0)_ExeEngine_iSALU_ST:n +testCounter"

stats[23] = "core_total_cycles +P(0):clockTicks +testCounter"

stats[24] = "core_ROB_reads  +P(0)_nCommitted +testCounter"
stats[25] = "core_ROB_writes +P(0)_nCommitted +testCounter"
#added:
stats[26] = "core_int_regfile_reads +P(0)_IUNIT_rdRegPool +testCounter"
stats[27] = "core_int_regfile_writes +P(0)_IUNIT_wrRegPool +testCounter"
stats[28] = "core_float_regfile_reads +P(0)_FUNIT_rdRegPool  +testCounter"
stats[29] = "core_float_regfile_writes +P(0)_FUNIT_wrRegPool  +testCounter"
####

#probably not need
stats[30] = "core_function_calls  +testCounter"
stats[31] = "core_bypassbus_access   +testCounter"

#L2
stats[32] = "L2_read_accesses  +L2:busReadHit +L2:busReadMiss +L2:busReadHalfMiss +testCounter"
stats[33] = "L2_write_accesses +L2:writeBack +L2:lineFill +testCounter"
stats[34] = "L2_read_misses  +L2:busReadMiss +L2:busReadHalfMiss +testCounter"
stats[35] = "L2_write_misses  +L2:lineFill +testCounter"


#possibly not needed
stats[36] = "mc_memory_reads  +L2:busReadHit +L2:busReadMiss +L2:busReadHalfMiss +testCounter"
stats[37] = "mc_memory_writes  +L2:writeBack +L2:lineFill +testCounter"

##############################################################
# New tsample low-power blocks
[layoutDescr0]
blockMatch[0]  = "l2array"                                                 # L2
blockMatch[1]  = "P(0)_dcache"                                             # DL1
blockMatch[2]  = "P(0)_FRF"                                                # FRF
blockMatch[3]  = "P(0)_fp_inst_window  P(0)_fFRAT P(0)_ffreeL P(0)_fRRAT"  # FPSched
blockMatch[4]  = "P(0)_exeu"                                               # ALU
blockMatch[5]  = "P(0)_int_inst_window P(0)_iFRAT P(0)_ifreeL P(0)_iRRAT"  # Int Sched
blockMatch[6]  = "P(0)_LoadQ P(0)_LSQ"                                     # LSQ
blockMatch[7]  = "P(0)_fp_u"                                               # SSE
blockMatch[8]  = "P(0)_ROB"                                                # ROB
blockMatch[9]  = "P(0)_IRF"                                                # IRF
blockMatch[10] = "P(0)_BTB P(0)_IB P(0)_Chooser P(0)_itlb"                 # fetch0
blockMatch[11] = "P(0)_L1_localBPT P(0)_globalBPT P(0)_RAS"                # fetch1
blockMatch[12] = "P(0)_bypass"                                             # bus
blockMatch[13] = "mc"                                                      # MC
blockMatch[14] = "P(0)_fp_u"                                               # FP0
blockMatch[15] = "P(0)_dtlb"                                               # DTLB1
blockMatch[16] = "P(0)_icache"                                             # IL1



# Overall dimensions
#          Width: 0.004160000000000
#         Height: 0.006250000000000
#           Area: 0.000026000000000
#      Used Area: 0.000026000000000
[floorplan0]         
blockDescr[0]  = "b1  0.004160000000000 0.003360552763818 0.000000000000000 0.000000000000000" # L2 
blockDescr[1]  = "b2  0.001036075471698 0.001256281407036 0.002496000000000 0.004993718592964" # DL1
blockDescr[2]  = "b3  0.000627924528302 0.000628140703518 0.003532075471698 0.003910175879397" # FRF
blockDescr[3]  = "b4  0.000627924528302 0.000455402010051 0.003532075471698 0.004538316582914" # FPSched 
blockDescr[4]  = "b5  0.000439547169811 0.000800879396986 0.002056452830189 0.004993718592964" # ALU
blockDescr[5]  = "b6  0.001601207547169 0.000722361809045 0.000000000000000 0.003360552763818" # IntSched
blockDescr[6]  = "b7  0.000695035504828 0.001012382308018 0.002837039966870 0.003360552763818" # LSQ
blockDescr[7]  = "b8  0.000627924528302 0.000549623115578 0.003532075471698 0.003360552763818" # SSE
blockDescr[8]  = "b9  0.001601207547169 0.000910804020101 0.000000000000000 0.004082914572863" # ROB
blockDescr[9]  = "b10 0.001235832419700 0.001633165829146 0.001601207547169 0.003360552763818" # IRF 
blockDescr[10] = "b11 0.000894792452831 0.000455402010050 0.001601207547169 0.005794597989950" # Fetch0 
blockDescr[11] = "b12 0.000455245283019 0.000800879396986 0.001601207547169 0.004993718592964" # Fetch1
blockDescr[12] = "b13 0.000596528301887 0.000455402010050 0.000000000000000 0.005794597989950" # Bus 
blockDescr[13] = "b14 0.000596528301887 0.000800879396986 0.000000000000000 0.004993718592964" # MC 
blockDescr[14] = "b15 0.000627924528302 0.001256281407036 0.003532075471698 0.004993718592964" # FP0
blockDescr[15] = "b16 0.000695035504828 0.000620783521128 0.002837039966870 0.004372935071836" # DTLB1
blockDescr[16] = "b17 0.001004679245283 0.001256281407036 0.000596528301887 0.004993718592964" # IL1 


#Overall dimensions
#          Width: 0.003780000000000
#          #         Height: 0.005680000000000
#          #           Area: 0.000021470400000
#          #      Used Area: 0.000021470400000#
#[floorplan0]          
#blockDescr[0]  = "b1  0.003780000000000 0.003054070351758 0.000000000000000 0.000000000000000" # L2  
#blockDescr[1]  = "b2  0.000941433962264 0.001141708542714 0.002268000000000 0.004538291457286" # DL1 
#blockDescr[2]  = "b3  0.000570566037736 0.000570854271357 0.003209433962264 0.003553567839196" # FRF 
#blockDescr[3]  = "b4  0.000570566037736 0.000413869346734 0.003209433962264 0.004124422110552" # FPSched 
#blockDescr[4]  = "b5  0.000399396226415 0.000727839195981 0.001868603773585 0.004538291457286" # ALU 
#blockDescr[5]  = "b6  0.001454943396226 0.000656482412060 0.000000000000000 0.003054070351758" # IntSched
#blockDescr[6]  = "b7  0.000631546684675 0.000920053041527 0.002577887277589 0.003054070351758" # LSQ 
#blockDescr[7]  = "b8  0.000570566037736 0.000499497487437 0.003209433962264 0.003054070351758" # SSE 
#blockDescr[8]  = "b9  0.001454943396226 0.000827738693468 0.000000000000000 0.003710552763818" # ROB 
#blockDescr[9]  = "b10 0.001122943881362 0.001484221105528 0.001454943396226 0.003054070351758" # IRF 
#blockDescr[10] = "b12 0.000813056603774 0.000413869346733 0.001454943396226 0.005266130653267" # Fetch0  
#blockDescr[11] = "b11 0.000413660377359 0.000727839195981 0.001454943396226 0.004538291457286" # Fetch1  
#blockDescr[12] = "b13 0.000542037735849 0.000413869346733 0.000000000000000 0.005266130653267" # Bus 
#blockDescr[13] = "b14 0.000542037735849 0.000727839195981 0.000000000000000 0.004538291457286" # MC  
#blockDescr[14] = "b15 0.000570566037736 0.001141708542714 0.003209433962264 0.004538291457286" # FP0 
#blockDescr[15] = "b16 0.000631546684675 0.000564168064001 0.002577887277589 0.003974123393285" # DTLB1 
#blockDescr[16] = "b17 0.000912905660377 0.001141708542714 0.000542037735849 0.004538291457286" # IL1 




#densities are scaled based upon average chip transistor density
#NOTE: all values HAVE to be normalized to 1 (nothing less than 1)
blockchipDensity[0] = 1.00
blockchipDensity[1] = 1.00
blockchipDensity[2] = 1.00
blockchipDensity[3] = 1.00
blockchipDensity[4] = 1.00
blockchipDensity[5] = 1.00
blockchipDensity[6] = 1.00
blockchipDensity[7] = 1.00
blockchipDensity[8] = 1.00
blockchipDensity[9] = 1.00
blockchipDensity[10] = 1.00
blockchipDensity[11] = 1.00
blockchipDensity[12] = 1.00
blockchipDensity[13] = 1.00
blockchipDensity[14] = 1.00
blockchipDensity[15] = 1.00
blockchipDensity[16] = 1.00
blockchipDensity[17] = 1.00
blockchipDensity[18] = 1.00
blockchipDensity[19] = 1.00
blockchipDensity[20] = 1.00
blockchipDensity[21] = 1.00
blockchipDensity[22] = 1.00
blockchipDensity[23] = 1.00
#density are scaled based upon average chip interconnect density
blockinterconnectDensity[0] = 1
blockinterconnectDensity[1] = 1
blockinterconnectDensity[2] = 1
blockinterconnectDensity[3] = 1
blockinterconnectDensity[4] = 1
blockinterconnectDensity[5] = 1
blockinterconnectDensity[6] = 1
blockinterconnectDensity[7] = 1
blockinterconnectDensity[8] = 1
blockinterconnectDensity[9] = 1
blockinterconnectDensity[10] = 1
blockinterconnectDensity[11] = 1
blockinterconnectDensity[12] = 1
blockinterconnectDensity[13] = 1
blockinterconnectDensity[14] = 1
blockinterconnectDensity[15] = 1
blockinterconnectDensity[16] = 1
blockinterconnectDensity[17] = 1
blockinterconnectDensity[18] = 1
blockinterconnectDensity[19] = 1
blockinterconnectDensity[20] = 1
blockinterconnectDensity[21] = 1
blockinterconnectDensity[22] = 1
blockinterconnectDensity[23] = 1


# eka, AMD with old esesc power model(wattch?)
#blockMatch[0] = "P(0)_ITLB*"           # MC
#blockMatch[1] = "P(0)_ITLB*"           # Clock
#blockMatch[2] = "P(0)_IL1* P(0)_ITLB*" # IL1
#blockMatch[3] = "P(0)_IL1* P(0)_ITLB*" # Pick
#blockMatch[4] = "P(0)_ITLB*"           # Clock
#blockMatch[5] = "BPred(0)_BTB"         # fetch 1
#blockMatch[6] = "BPred(0)_*"           # fetch 0
#blockMatch[7] = "Proc(0)_FXClusterIssueX:window* Proc(0)_FXClusterIssueX:resultBusEnergy Proc(0)_FXClusterIssueX:forwardBusEnergy Proc(0):renameEnergy Proc(0):robEnergy Proc(0):rdIRegEnergy"  # Int Sched
#blockMatch[8] = "Proc(0):rdIRegEnergy"  # IRF
#blockMatch[9] = "Proc(0):robEnergy"     # ROB
#blockMatch[10] = "BPred(0)_*"           # fetch 2
#blockMatch[11] = "Proc(0)_BUNIT* Proc(0)_MUNIT* Cluster(0):iDivEnergy Cluster(0):iMultEnergy Cluster(0):iALUEnergy Proc(0):wrIRegEnergy"
#blockMatch[12] = "P(0)_ITLB* P(0)_DL1_MSHR P(0)_PBuff P(0)_DTLB*" # bus
#blockMatch[13] = "P(0C)_ITLB*" # Clock
#blockMatch[14] = "P(0)_DL1*" # DL1
#blockMatch[15] = "P(0)_ITLB*" # Clock
#blockMatch[16] = "P(0)_DTLB*" # DTLB 1
#blockMatch[17] = "P(0)_DTLB*" # DTLB 2
#blockMatch[18] = "FULoad(0) FUMemory(0) FUStore(0) FUMemory(0)" # LSQ
#blockMatch[19] = "Proc(0)_FPClusterIssueX:window* Proc(0)_FPClusterIssueX:resultBusEnergy Proc(0)_FPClusterIssueX:forwardBusEnergy Proc(0):renameEnergy"  # FPSched
#blockMatch[20] = "Proc(0):rdFPRegEnergy"  # FRF
#blockMatch[21] = "Proc(0)_CUNIT* Cluster(0):fpMultEnergy Cluster(0):fpALUEnergy Cluster(0):fpDivEnergy Proc(0):wrFPRegEnergy" # SSE
#blockMatch[22] = "Proc(0)_CUNIT* Cluster(0):fpMultEnergy Cluster(0):fpALUEnergy Cluster(0):fpDivEnergy Proc(0):wrFPRegEnergy" # FP0
#blockMatch[23] = "L2 niceCache"


# Line Format: <unit-name>\t<width>\t<height>\t<left-x>\t<bottom-y>
#Note: 	1) Any number of floorplans may be defined
#		2) Each floorplan is assigned a number in the sesctherm main configuration
#		3) These numbers are, in turn, used to assign floorplans to thermal model layers
#		4) QUILT application may be used to generation floorplans easily (see quilt.jar)
#blockDescr[0] = "b1 0.00162754716981132 0.00749528301886792 0.000 0.000385471698113208"
#blockDescr[1] = "b2 0.00235566037735849 0.000385471698113208 0.000 0.00" #clock
#blockDescr[2] = "b3 0.0027411320754717 0.00299811320754717 0.00162754716981132 0.00488264150943396"
#blockDescr[3] = "b4 0.0027411320754717 0.000428301886792453 0.00162754716981132 0.00445433962264151"
#blockDescr[4] = "b5 0.00518245283018868 0.000342641509433962 0.00162754716981132 0.00411169811320755" #clock
#blockDescr[5] = "b6 0.00072811320754717 0.00372622641509434 0.00162754716981132 0.000385471698113208"
#blockDescr[6] = "b7 0.00325509433962264 0.00411169811320755 0.00235566037735849 0.00"
#blockDescr[7] = "b8 0.00119924528301887 0.00214150943396226 0.00561075471698113 0.00197018867924528"
#blockDescr[8] = "b9 0.00119924528301887 0.00128490566037736 0.00561075471698113 0.000685283018867925"
#blockDescr[9] = "b10 0.00119924528301887 0.000685283018867925 0.00561075471698113 0.00"
#blockDescr[10] = "b11 0.00124207547169811 0.00145622641509434 0.00436867924528302 0.00445433962264151"
#blockDescr[11] = "b12 0.00119924528301887 0.00145622641509434 0.00561075471698113 0.00445433962264151"
#blockDescr[12] = "b13 0.00244132075471698 0.00197018867924528 0.00436867924528302 0.00591056603773585"
#blockDescr[13] = "b14 0.000256981132075472 0.00788075471698113 0.00681 0.00" #clock
#blockDescr[14] = "b15 0.00256981132075472 0.00342641509433962 0.00706698113207547 0.00445433962264151"
#blockDescr[15] = "b16 0.00428301886792453 0.000342641509433962 0.00706698113207547 0.00411169811320755" #clock
#blockDescr[16] = "b17 0.00102792452830189 0.00214150943396226 0.00706698113207547 0.00197018867924528"
#blockDescr[17] = "b18 0.00154188679245283 0.00214150943396226 0.00809490566037736 0.00197018867924528"
#blockDescr[18] = "b19 0.00256981132075472 0.00197018867924528 0.00706698113207547 0.00"
#blockDescr[19] = "b20 0.00171320754716981 0.000899433962264151 0.00963679245283019 0.0032122641509434"
#blockDescr[20] = "b21 0.00171320754716981 0.00171320754716981 0.00963679245283019 0.00149905660377359"
#blockDescr[21] = "b22 0.00171320754716981 0.00149905660377359 0.00963679245283019 0.00"
#blockDescr[22] = "b23 0.00171320754716981 0.00342641509433962 0.00963679245283019 0.00445433962264151"
#blockDescr[23] = "b24 0.01135 0.00916566037735849 0.000 0.00788075471698113"


#			********* SESCTHERM MAIN CONFIGURATION *************
[SescTherm]
floorplan[0] = 'floorplan0'
layoutDescr[0]  = 'layoutDescr0'

#these are bulk materials
materials_bulk[0] = 'BULK_SI'
materials_bulk[1] = 'COPPER'
materials_bulk[2] = 'VIRTUAL'
materials_bulk[3] = 'DOPED_POLYSILICON'	
materials_bulk[4] = 'SI_O2'			
materials_bulk[5] = 'SIMOX'
materials_bulk[6] = 'XEROGEL'

#layer[0] = 'air_layer0'
layer[0] = 'mainboard0' # Mainboard
layer[1] = 'pins0' # Pins
layer[2] = 'pwb0' # PCB
layer[3] = 'fcpbga0' # uPCB-C5
layer[4] = 'c4_underfill0' # C4
layer[5] = 'interconnect0' # metal
layer[6] = 'die_transistor0' # transistor
layer[7] = 'bulk_silicon0' # Substrate
layer[8] = 'spreader_layer1'
#layer[9]  = 'bulk_silicon1' # Extra silicon to account for metal spreader
#layer[11] = 'oil_layer' # OIL
#layer[9] = 'spreader_layer2'
#layer[9] = 'air_layer0' # air

model    = 'model_config'
graphics = 'graphics_config'
cooling  = 'air_cooling_config'
#cooling  = 'oil_cooling_config'
chip     = 'chip_config'
spreader_sink = 'spreader_sink_config'

[model_config]
useRK4   = true
CyclesPerSample = 100000
initialTemp = 35+273.15 # Init temperature
ambientTemp = 35+273.15
#default time increment (can be changed per call to the solver)
PowerSamplesPerThermSample = 1

[graphics_config]
enableGraphics = true
resolution_x= 1024									#image resolution (1440x900)	
resolution_y= 768											
perspective_view=false								#display the view in perspective
graphics_floorplan_layer = 6						#specify the layer with the floorplan
graphics_file_type[0] = "NORM_TEMP_CUR_M_[25-80]_6"				#output power map for each timestep for layer 5 using model_unit
#graphics_file_type[1] = "FLOORPLAN_5"				#output floorplan
#graphics_file_type[2] = "NORM_TEMP_CUR_M_1,2,3,4,5,6,7"	#output cur temperature for layer 1-7 using model_units
#graphics_file_type[3] = "AVE_TEMP_AVE_M_5,6"		#output ave temperature for layers 5-6, 
													#where those temps are the average temps over sample duration using model_units
#graphics_file_type[4] = "AVE_TEMP_CUR_F_ 5,6"		#output ave temperature for layers 5-6, where those temps are the cur temps using floorplan_units
#graphics_file_type[5] = "DIF_TEMP_CUR_M_ 5,6"		#output the difference in the cur temperature for layers 5-6 using model_units


#			(SESCTHERM)  *COOLING PROPERTIES*
[air_cooling_config]
# Fan may not be used (ignored otherwise)
# Fan Velocity (m/s) (typical range 2-8m/s) (assume laminar flow)                                       
# Velocity (LFM) = Volume (CFM) / area (ft^2)
# Velocity (m/s) = Volume (m^3/s) / area (m^2)
Fan_Used     = 0
Fan_Velocity = 20.00
Fan_Distance = 0.05
Air_Pressure = 1.0133e5 #N/m^2 (default is 1 atm)
#Liquid coolant Properties
#Properties obtained for Fluka Mineral Oil
#We assume that the oil flow is over the width of the chip (NOT the height)
Coolant_density = 850 #kg/m^3
Coolant_viscosity = 15e-6	#m^2/s
Coolant_thermal_conductivity = 0.098 #W/mK
Coolant_specific_heat = 1670 #J/kg*K
Coolant_prandtl_number = 260.42
Coolant_flow_rate = 15.8e-6 #m^3/sec
Coolant_angle = 10 #degrees
Coolant_nozzle_diameter= 0.3 #m
Coolant_coverage_percent  = 1.0 #percent of oil actually flowing over chip

[oil_cooling_config]
# Fan may not be used (ignored otherwise)
# Fan Velocity (m/s) (typical range 2-8m/s) (assume laminar flow)                                       
# Velocity (LFM) = Volume (CFM) / area (ft^2)
# Velocity (m/s) = Volume (m^3/s) / area (m^2)
Fan_Used     = 0
Fan_Velocity = 20.00
Fan_Distance = 0.1
Air_Pressure = 1.0133e5 #N/m^2 (default is 1 atm)
#Liquid coolant Properties
#Properties obtained for Fluka Mineral Oil
#We assume that the oil flow is over the width of the chip (NOT the height)
Coolant_density = 850 #kg/m^31
Coolant_viscosity = 15e-6	#m^2/s
Coolant_thermal_conductivity = 0.002 #W/mK
Coolant_specific_heat = 1670 #J/kg*K
Coolant_prandtl_number = 260.42
Coolant_flow_rate = 1e-8 #m^3/sec
Coolant_angle = 10 #degrees
Coolant_nozzle_diameter= 0.0001 #m
Coolant_coverage_percent  = 0.05 #percent of oil actually flowing over chip

#			(SESCTHERM)		*CHIP PARAMETERS*
# The parameters are currently configured for the following processor:
#		AMA3200BEX5AR (CLAWHAMMER 754 3200+ 130nm soi 105.9M transistors 193mm^2 89W, 1.4V 57.4A)
[chip_config]
transistor_count = 5e8
pin_count        = 454
pins_height      = 0.003 #m
pin_pitch        = 0.00025 #mm
chip_width       = 0.004160000000000#m 
chip_height      = 0.006250000000000 #m
chip_thickness   = 0.00083 #m
package_height   = 0.008 #m
package_width    = 0.010 #m
package_thickness= 0.001 #m
technology       =  65 #nm

#			(SESCTHERM)		*HEAT SINK/SPREADER PROPERTIES*
[spreader_sink_config]
heat_spreader_width = .0375		#AMD 754 Pin Package
heat_spreader_height = .0375 	
#heat_spreader_thickness = .003195
heat_spreader_thickness = 0.1
heat_spreader_microhardness =  0 # 924.1 #MPa = 1x10^6 Pa
heat_spreader_surfaceroughness = 0 # .45 #um = 1x10^-6  m
heat_sink_resistance = 0 #specify heat sink resistance
                                #this will be -1 if unused
                                #standard value 2e-5 is used normally
heat_sink_microhardness =  924.1 #MPa = 1x10^6 Pa
heat_sink_surfaceroughness = .45 #um = 1x10^-6  m
heat_sink_contactpressure = 0.10 #MPa = 1x10^6 Pa
heat_sink_fins = 5
heat_sink_fins_thickness = 0.100
heat_sink_width = 0.060
heat_sink_height = 0.060
heat_sink_thickness = 0.050
interface_material_conductivity = 200 #W/mK
interface_material_gasparameter = 0.0

#			(SESCTHERM)		*MATERIALS LIBRARY*
#		 This is a list of the materials currently used
[BULK_SI]
density  = 2330
specHeat =  710
conductivity = 148
emissivity = 0.04
governing_equation = 1	#the conductivity of silicon is governed by the surrounding temperature

[TUNGSTON]
density = 2700
specHeat = 938
conductivity = 230
emissivity = 0.02 
governing_equation = 0 

[COPPER]
density  = 8933
specHeat = 385
conductivity = 401
emissivity = .03
governing_equation = 0	

[VIRTUAL]
density     = 0
specHeat    = 0
conductivity = 0
emissivity = 0
governing_equation = 0 

[DOPED_POLYSILICON]
density = 2330
specHeat = 753
conductivity = 28 #Note: another paper quotes 125W/mK for undoped polysilicon
emissivity = 0.65 #this is for heavily-doped polysilicon, 0.05 for lighly doped
governing_equation = 0 

[SI_O2]
density = 2220
specHeat = 1000
conductivity = 1.4
emissivity = 0.05
governing_equation = 0

#FIXME: simox density and specific heat assumed to be the same as bulk
[SIMOX]
density = 2220
specHeat = 1000
conductivity = 0.82
emissivity = 0.05
governing_equation = 0

[DIELECTRIC_CHIP]
density = 2220
specHeat = 0		#unknown, computed
conductivity = 0	#unknown, computed
emissivity = 0.5	#glass-epoxy 
governing_equation = 0 

[XEROGEL]	#interlayer-dielectric
density = 150			#taken from Bisson et al.
specHeat = 750
conductivity = 0.25		#taken from R. Stangl et al.
emissivity = 0.3
governing_equation = 0

#			(SESCTHERM)		*LAYER CONFIGURATION*
# these layers are from the bottom of the  model (pins) to top (HEATSINK)
# Note: 1) granularity of zero means coarsest granularity possible
#       2) granularity of -1 means the minimum granularity of adjacent layers
#		3) lock_temp of -1 means do not set the temperature on the layer to a constant temp
#		4) floorplan of -1 means undefined. Otherwise, value corresponds to floorplan index within main configuration
#		4) floorplan must be defined for the transistor layer
#		4) floorplan may NOT be defined for cooling devices (heatspreader, heatsink, heatsink_fins, oil)
#		5) only layers with a defined floorplan may have internal power generation
#motherboard layer
[mainboard0]
name=mainboard0
type=mainboard
thickness = .002
width = .40
height = .40
granularity = -1
lock_temp = -1 #35+273.15
floorplan = -1

#pins layer
[pins0]
name=pins0
type=pins
thickness = 0   #FIXME, Pins layer thickness is hard-coded now
width	=	0	#pins layer will have the same width as the PWB Layer
height	=	0
granularity = -1
lock_temp = -1
floorplan = -1

#pwb layer
[pwb0]
name=pwb0
type=package_pwb
thickness = 0   #FIXME, PWB thickness is hard-coded now
width = 0		#width and height determined by package configuration parameters
height = 0
granularity = -1
lock_temp = -1
floorplan = -1

#FC-PBGA substrate
[fcpbga0]
name=fcpbga0
type=package_substrate_c5
thickness = 0   #FIXME, package-substrate thickness is hard-coded now
width = 0	#FIXME: measure 
height = 0
granularity = -1
lock_temp = -1
floorplan = -1

#C4, Underfill
[c4_underfill0]
name=c4underfill0
type=c4_underfill
thickness = 0   #FIXME, c4 underfill thickness is hard-coded now
width = 0		#this will be the same as the chip height and width (determined at runtime based upon the floorplan)
height = 0
granularity = -1
lock_temp = -1
floorplan = -1

#interconnect layers (metal)
[interconnect0]
name=interconnect0
type=interconnect
thickness = 0    #interconnect thickness determined at runtime
width = 0   	 #this will be the same as the chip height and width (determined at runtime based upon the floorplan)
height = 0
granularity = -1
lock_temp = -1
floorplan = 0	 #interconnect layer looks to floorplan 0 to get interconnect densities

#Die transistor level with polysilicon and SIMOX/Strained Silicon
[die_transistor0]
name=die_transistor0
type=die_transistor
thickness = 0
width = 0			#determined at runtime based upon the floorplan
height = 0
granularity = 0.0015
lock_temp = -1
floorplan = 0

#bulksilicon
[bulk_silicon0]
name=bulk_silicon0
type=bulk_silicon
thickness = 0.001
width = 0			#determined at runtime based upon the floorplan
height = 0
granularity = -1
lock_temp = -1
floorplan = -1

#air layer
[air_layer0]
name=air0
type=air
thickness= .01
width = 0
height = 0
granularity = -1
lock_temp = 35+273.15
floorplan = -1

#air layer
[air_layer1]
name=air1
type=air
thickness= .1
width = 0
height = 0
granularity = -1
lock_temp = -1 # 35.0+273.15
floorplan = -1

#heat spreader layer
[spreader_layer]
name=heatspreader0
type=heat_spreader
thickness = 0.005 
height = 0
width = 0
granularity = -1
lock_temp = -1
floorplan = -1

[spreader_layer1]
name=heatspreader1
type=heat_spreader
thickness = 0.001
height = 0 
width = 0
granularity = -1
#lock_temp = -1
lock_temp = 35+273.15
floorplan = -1

[spreader_layer2]
name=heatspreader2
type=heat_spreader
thickness = 0.005
height = 0
width = 0
granularity = -1
lock_temp = 35+273.15
floorplan = -1

[oil_layer]
name=oil0_air
type=oil
thickness = 0
width     = 0
height    = 0
granularity = -1
lock_temp  = -1
#lock_temp = 26.85+273.15
floorplan = -1

[heatsink1]
name=heatsinkfins0
type=heat_sink_fins
thickness = 0.100
width = 0.060
height = 0.060
granularity = -1
lock_temp = -1
floorplan = -1

