// Seed: 1626854958
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output tri1 id_2;
  output tri0 id_1;
  assign id_1 = -1;
  wire id_5;
  assign id_2 = -1;
endmodule
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    output wand id_3,
    input tri0 id_4,
    input uwire module_1,
    output tri0 id_6,
    input wor id_7,
    input tri id_8
);
  wire id_10;
  ;
  not primCall (id_3, id_4);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
