#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ef0e7c1e60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ef0e7c1ff0 .scope module, "and2_b" "and2_b" 3 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o000001ef0e7fe238 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef0e7e64f0_0 .net "a", 0 0, o000001ef0e7fe238;  0 drivers
o000001ef0e7fe268 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef0e7e5ff0_0 .net "b", 0 0, o000001ef0e7fe268;  0 drivers
v000001ef0e7e5c30_0 .var "y", 0 0;
E_000001ef0e7f3e20 .event anyedge, v000001ef0e7e64f0_0, v000001ef0e7e5ff0_0;
S_000001ef0e7c33a0 .scope module, "and2_d" "and2_d" 4 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o000001ef0e7fe358 .functor BUFZ 1, C4<z>; HiZ drive
o000001ef0e7fe388 .functor BUFZ 1, C4<z>; HiZ drive
L_000001ef0e7e85c0 .functor AND 1, o000001ef0e7fe358, o000001ef0e7fe388, C4<1>, C4<1>;
v000001ef0e7e5eb0_0 .net "a", 0 0, o000001ef0e7fe358;  0 drivers
v000001ef0e7e5e10_0 .net "b", 0 0, o000001ef0e7fe388;  0 drivers
v000001ef0e7e5d70_0 .net "y", 0 0, L_000001ef0e7e85c0;  1 drivers
S_000001ef0e7c3530 .scope module, "and2_g" "and2_g" 5 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o000001ef0e7fe478 .functor BUFZ 1, C4<z>; HiZ drive
o000001ef0e7fe4a8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001ef0e7e7bb0 .functor AND 1, o000001ef0e7fe478, o000001ef0e7fe4a8, C4<1>, C4<1>;
v000001ef0e7e7350_0 .net "a", 0 0, o000001ef0e7fe478;  0 drivers
v000001ef0e7e7490_0 .net "b", 0 0, o000001ef0e7fe4a8;  0 drivers
v000001ef0e7e69f0_0 .net "y", 0 0, L_000001ef0e7e7bb0;  1 drivers
S_000001ef0e7bbce0 .scope module, "mux2_b" "mux2_b" 6 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
o000001ef0e7fe598 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef0e7e77b0_0 .net "a", 0 0, o000001ef0e7fe598;  0 drivers
o000001ef0e7fe5c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef0e7e6590_0 .net "b", 0 0, o000001ef0e7fe5c8;  0 drivers
o000001ef0e7fe5f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef0e7e6810_0 .net "sel", 0 0, o000001ef0e7fe5f8;  0 drivers
v000001ef0e7e75d0_0 .var "y", 0 0;
E_000001ef0e7f3660 .event anyedge, v000001ef0e7e6810_0, v000001ef0e7e77b0_0, v000001ef0e7e6590_0;
S_000001ef0e7bbe70 .scope module, "mux2_d" "mux2_d" 7 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
o000001ef0e7fe718 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef0e7e7670_0 .net "a", 0 0, o000001ef0e7fe718;  0 drivers
o000001ef0e7fe748 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef0e7e7210_0 .net "b", 0 0, o000001ef0e7fe748;  0 drivers
o000001ef0e7fe778 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef0e7e5f50_0 .net "sel", 0 0, o000001ef0e7fe778;  0 drivers
v000001ef0e7e6090_0 .net "y", 0 0, L_000001ef0e853a80;  1 drivers
L_000001ef0e853a80 .functor MUXZ 1, o000001ef0e7fe718, o000001ef0e7fe748, o000001ef0e7fe778, C4<>;
S_000001ef0e7bebe0 .scope module, "mux2_g" "mux2_g" 8 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
o000001ef0e7fe928 .functor BUFZ 1, C4<z>; HiZ drive
L_000001ef0e7e7d70 .functor NOT 1, o000001ef0e7fe928, C4<0>, C4<0>, C4<0>;
o000001ef0e7fe898 .functor BUFZ 1, C4<z>; HiZ drive
L_000001ef0e7e8630 .functor AND 1, o000001ef0e7fe898, L_000001ef0e7e7d70, C4<1>, C4<1>;
o000001ef0e7fe8c8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001ef0e7e8710 .functor AND 1, o000001ef0e7fe8c8, o000001ef0e7fe928, C4<1>, C4<1>;
L_000001ef0e7e7e50 .functor OR 1, L_000001ef0e7e8630, L_000001ef0e7e8710, C4<0>, C4<0>;
v000001ef0e7e5cd0_0 .net "a", 0 0, o000001ef0e7fe898;  0 drivers
v000001ef0e7e6e50_0 .net "b", 0 0, o000001ef0e7fe8c8;  0 drivers
v000001ef0e7e5af0_0 .net "nsel", 0 0, L_000001ef0e7e7d70;  1 drivers
v000001ef0e7e6ef0_0 .net "sel", 0 0, o000001ef0e7fe928;  0 drivers
v000001ef0e7e7710_0 .net "y", 0 0, L_000001ef0e7e7e50;  1 drivers
v000001ef0e7e63b0_0 .net "ya", 0 0, L_000001ef0e7e8630;  1 drivers
v000001ef0e7e6450_0 .net "yb", 0 0, L_000001ef0e7e8710;  1 drivers
S_000001ef0e7bed70 .scope module, "not1_b" "not1_b" 9 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o000001ef0e7feaa8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef0e7e7850_0 .net "a", 0 0, o000001ef0e7feaa8;  0 drivers
v000001ef0e7e6130_0 .var "y", 0 0;
E_000001ef0e7f2fe0 .event anyedge, v000001ef0e7e7850_0;
S_000001ef0e7c1120 .scope module, "not1_d" "not1_d" 10 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o000001ef0e7feb68 .functor BUFZ 1, C4<z>; HiZ drive
L_000001ef0e7e8780 .functor NOT 1, o000001ef0e7feb68, C4<0>, C4<0>, C4<0>;
v000001ef0e7e6db0_0 .net "a", 0 0, o000001ef0e7feb68;  0 drivers
v000001ef0e7e61d0_0 .net "y", 0 0, L_000001ef0e7e8780;  1 drivers
S_000001ef0e7c12b0 .scope module, "not1_g" "not1_g" 11 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o000001ef0e7fec28 .functor BUFZ 1, C4<z>; HiZ drive
L_000001ef0e7e8470 .functor NOT 1, o000001ef0e7fec28, C4<0>, C4<0>, C4<0>;
v000001ef0e7e6270_0 .net "a", 0 0, o000001ef0e7fec28;  0 drivers
v000001ef0e7e6630_0 .net "y", 0 0, L_000001ef0e7e8470;  1 drivers
S_000001ef0e7b97d0 .scope module, "or2_b" "or2_b" 12 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o000001ef0e7fece8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef0e7e6770_0 .net "a", 0 0, o000001ef0e7fece8;  0 drivers
o000001ef0e7fed18 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef0e7e6310_0 .net "b", 0 0, o000001ef0e7fed18;  0 drivers
v000001ef0e7e66d0_0 .var "y", 0 0;
E_000001ef0e7f3120 .event anyedge, v000001ef0e7e6770_0, v000001ef0e7e6310_0;
S_000001ef0e7b9960 .scope module, "or2_d" "or2_d" 13 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o000001ef0e7fee08 .functor BUFZ 1, C4<z>; HiZ drive
o000001ef0e7fee38 .functor BUFZ 1, C4<z>; HiZ drive
L_000001ef0e7e87f0 .functor OR 1, o000001ef0e7fee08, o000001ef0e7fee38, C4<0>, C4<0>;
v000001ef0e7e70d0_0 .net "a", 0 0, o000001ef0e7fee08;  0 drivers
v000001ef0e7e68b0_0 .net "b", 0 0, o000001ef0e7fee38;  0 drivers
v000001ef0e7e6a90_0 .net "y", 0 0, L_000001ef0e7e87f0;  1 drivers
S_000001ef0e7be6b0 .scope module, "or2_g" "or2_g" 14 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o000001ef0e7fef28 .functor BUFZ 1, C4<z>; HiZ drive
o000001ef0e7fef58 .functor BUFZ 1, C4<z>; HiZ drive
L_000001ef0e7e8320 .functor OR 1, o000001ef0e7fef28, o000001ef0e7fef58, C4<0>, C4<0>;
v000001ef0e7e6c70_0 .net "a", 0 0, o000001ef0e7fef28;  0 drivers
v000001ef0e7e78f0_0 .net "b", 0 0, o000001ef0e7fef58;  0 drivers
v000001ef0e7e6f90_0 .net "y", 0 0, L_000001ef0e7e8320;  1 drivers
S_000001ef0e7be840 .scope module, "tri_buf_b" "tri_buf_b" 15 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "y";
o000001ef0e7ff048 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef0e7e6950_0 .net "a", 0 0, o000001ef0e7ff048;  0 drivers
o000001ef0e7ff078 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef0e7e6b30_0 .net "en", 0 0, o000001ef0e7ff078;  0 drivers
v000001ef0e7e5a50_0 .var "y", 0 0;
E_000001ef0e7f31a0 .event anyedge, v000001ef0e7e6b30_0, v000001ef0e7e6950_0;
S_000001ef0e7b2aa0 .scope module, "tri_buf_d" "tri_buf_d" 16 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "y";
o000001ef0e7ff168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ef0e7e7030_0 name=_ivl_0
o000001ef0e7ff198 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef0e7e6bd0_0 .net "a", 0 0, o000001ef0e7ff198;  0 drivers
o000001ef0e7ff1c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ef0e7e6d10_0 .net "en", 0 0, o000001ef0e7ff1c8;  0 drivers
v000001ef0e7e3d50_0 .net "y", 0 0, L_000001ef0e8520e0;  1 drivers
L_000001ef0e8520e0 .functor MUXZ 1, o000001ef0e7ff168, o000001ef0e7ff198, o000001ef0e7ff1c8, C4<>;
S_000001ef0e7fda40 .scope module, "tri_buf_g" "tri_buf_g" 17 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "y";
o000001ef0e7ff2b8 .functor BUFZ 1, C4<z>; HiZ drive
o000001ef0e7ff2e8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001ef0e7e8860 .functor BUFIF1 1, o000001ef0e7ff2b8, o000001ef0e7ff2e8, C4<0>, C4<0>;
v000001ef0e84b2e0_0 .net "a", 0 0, o000001ef0e7ff2b8;  0 drivers
v000001ef0e84c960_0 .net "en", 0 0, o000001ef0e7ff2e8;  0 drivers
v000001ef0e84bba0_0 .net8 "y", 0 0, L_000001ef0e7e8860;  1 drivers, strength-aware
S_000001ef0e7fdef0 .scope module, "xor_xnor_tb" "xor_xnor_tb" 18 4;
 .timescale -9 -12;
v000001ef0e8525e0_0 .var "a", 0 0;
v000001ef0e852900_0 .var "b", 0 0;
v000001ef0e853940_0 .var/i "errors", 31 0;
v000001ef0e852c20_0 .var/i "i", 31 0;
v000001ef0e853f80_0 .var/i "ones", 31 0;
v000001ef0e8538a0_0 .var "v", 3 0;
v000001ef0e852860_0 .net "y_xnor4", 0 0, L_000001ef0e8527c0;  1 drivers
v000001ef0e8534e0_0 .net "y_xnor_b", 0 0, v000001ef0e84b060_0;  1 drivers
v000001ef0e8536c0_0 .net "y_xnor_d", 0 0, L_000001ef0e7e0b80;  1 drivers
v000001ef0e852400_0 .net "y_xnor_g", 0 0, L_000001ef0e7e7ec0;  1 drivers
v000001ef0e853c60_0 .net "y_xnor_nand", 0 0, L_000001ef0e856cd0;  1 drivers
v000001ef0e8522c0_0 .net "y_xnor_nor", 0 0, L_000001ef0e8568e0;  1 drivers
v000001ef0e8524a0_0 .net "y_xor4", 0 0, L_000001ef0e8539e0;  1 drivers
v000001ef0e853800_0 .net "y_xor_b", 0 0, v000001ef0e84bd80_0;  1 drivers
v000001ef0e8531c0_0 .net "y_xor_d", 0 0, L_000001ef0e7e88d0;  1 drivers
v000001ef0e852f40_0 .net "y_xor_g", 0 0, L_000001ef0e7e7f30;  1 drivers
v000001ef0e853120_0 .net "y_xor_nand", 0 0, L_000001ef0e856480;  1 drivers
v000001ef0e852680_0 .net "y_xor_nor", 0 0, L_000001ef0e856f70;  1 drivers
S_000001ef0e7fd400 .scope module, "u_xnor4" "xnor_n_d" 18 34, 19 2 0, S_000001ef0e7fdef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
P_000001ef0e7f36a0 .param/l "N" 0 19 3, +C4<00000000000000000000000000000100>;
v000001ef0e84afc0_0 .net "a", 3 0, v000001ef0e8538a0_0;  1 drivers
v000001ef0e84bec0_0 .net "y", 0 0, L_000001ef0e8527c0;  alias, 1 drivers
L_000001ef0e8527c0 .reduce/xnor v000001ef0e8538a0_0;
S_000001ef0e7fe080 .scope module, "u_xnor_b" "xnor2_b" 18 26, 20 2 0, S_000001ef0e7fdef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v000001ef0e84ba60_0 .net "a", 0 0, v000001ef0e8525e0_0;  1 drivers
v000001ef0e84bf60_0 .net "b", 0 0, v000001ef0e852900_0;  1 drivers
v000001ef0e84b060_0 .var "y", 0 0;
E_000001ef0e7f31e0 .event anyedge, v000001ef0e84ba60_0, v000001ef0e84bf60_0;
S_000001ef0e7fd270 .scope module, "u_xnor_d" "xnor2_d" 18 25, 21 2 0, S_000001ef0e7fdef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001ef0e7e8940 .functor XOR 1, v000001ef0e8525e0_0, v000001ef0e852900_0, C4<0>, C4<0>;
L_000001ef0e7e0b80 .functor NOT 1, L_000001ef0e7e8940, C4<0>, C4<0>, C4<0>;
v000001ef0e84c8c0_0 .net *"_ivl_0", 0 0, L_000001ef0e7e8940;  1 drivers
v000001ef0e84c640_0 .net "a", 0 0, v000001ef0e8525e0_0;  alias, 1 drivers
v000001ef0e84c460_0 .net "b", 0 0, v000001ef0e852900_0;  alias, 1 drivers
v000001ef0e84c000_0 .net "y", 0 0, L_000001ef0e7e0b80;  alias, 1 drivers
S_000001ef0e7fd590 .scope module, "u_xnor_g" "xnor2_g" 18 24, 22 2 0, S_000001ef0e7fdef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001ef0e7e7ec0 .functor XNOR 1, v000001ef0e8525e0_0, v000001ef0e852900_0, C4<0>, C4<0>;
v000001ef0e84ad40_0 .net "a", 0 0, v000001ef0e8525e0_0;  alias, 1 drivers
v000001ef0e84b240_0 .net "b", 0 0, v000001ef0e852900_0;  alias, 1 drivers
v000001ef0e84bce0_0 .net "y", 0 0, L_000001ef0e7e7ec0;  alias, 1 drivers
S_000001ef0e7fd720 .scope module, "u_xnor_nand" "xnor2_from_nand_g" 18 29, 23 2 0, S_000001ef0e7fdef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001ef0e8564f0 .functor NAND 1, v000001ef0e8525e0_0, v000001ef0e852900_0, C4<1>, C4<1>;
L_000001ef0e856b80 .functor NAND 1, v000001ef0e8525e0_0, L_000001ef0e8564f0, C4<1>, C4<1>;
L_000001ef0e8561e0 .functor NAND 1, v000001ef0e852900_0, L_000001ef0e8564f0, C4<1>, C4<1>;
L_000001ef0e856bf0 .functor NAND 1, L_000001ef0e856b80, L_000001ef0e8561e0, C4<1>, C4<1>;
L_000001ef0e856cd0 .functor NAND 1, L_000001ef0e856bf0, L_000001ef0e856bf0, C4<1>, C4<1>;
v000001ef0e84bc40_0 .net "a", 0 0, v000001ef0e8525e0_0;  alias, 1 drivers
v000001ef0e84b920_0 .net "b", 0 0, v000001ef0e852900_0;  alias, 1 drivers
v000001ef0e84c500_0 .net "p", 0 0, L_000001ef0e8564f0;  1 drivers
v000001ef0e84ac00_0 .net "q", 0 0, L_000001ef0e856b80;  1 drivers
v000001ef0e84b380_0 .net "r", 0 0, L_000001ef0e8561e0;  1 drivers
v000001ef0e84c820_0 .net "xor_y", 0 0, L_000001ef0e856bf0;  1 drivers
v000001ef0e84c780_0 .net "y", 0 0, L_000001ef0e856cd0;  alias, 1 drivers
S_000001ef0e7fdd60 .scope module, "u_xnor_nor" "xnor2_from_nor_g" 18 31, 24 2 0, S_000001ef0e7fdef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001ef0e856d40 .functor NOR 1, v000001ef0e8525e0_0, v000001ef0e8525e0_0, C4<0>, C4<0>;
L_000001ef0e856640 .functor NOR 1, v000001ef0e852900_0, v000001ef0e852900_0, C4<0>, C4<0>;
L_000001ef0e856330 .functor NOR 1, v000001ef0e8525e0_0, v000001ef0e852900_0, C4<0>, C4<0>;
L_000001ef0e856b10 .functor NOR 1, L_000001ef0e856d40, L_000001ef0e856640, C4<0>, C4<0>;
L_000001ef0e856870 .functor NOR 1, L_000001ef0e856330, L_000001ef0e856b10, C4<0>, C4<0>;
L_000001ef0e8568e0 .functor NOR 1, L_000001ef0e856870, L_000001ef0e856870, C4<0>, C4<0>;
v000001ef0e84c0a0_0 .net "a", 0 0, v000001ef0e8525e0_0;  alias, 1 drivers
v000001ef0e84b420_0 .net "b", 0 0, v000001ef0e852900_0;  alias, 1 drivers
v000001ef0e84ae80_0 .net "na", 0 0, L_000001ef0e856d40;  1 drivers
v000001ef0e84ab60_0 .net "nb", 0 0, L_000001ef0e856640;  1 drivers
v000001ef0e84ca00_0 .net "t1", 0 0, L_000001ef0e856330;  1 drivers
v000001ef0e84aca0_0 .net "t2", 0 0, L_000001ef0e856b10;  1 drivers
v000001ef0e84bb00_0 .net "y", 0 0, L_000001ef0e8568e0;  alias, 1 drivers
v000001ef0e84c5a0_0 .net "y_n", 0 0, L_000001ef0e856870;  1 drivers
S_000001ef0e7fdbd0 .scope module, "u_xor4" "xor_n_d" 18 33, 25 2 0, S_000001ef0e7fdef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
P_000001ef0e7f3420 .param/l "N" 0 25 3, +C4<00000000000000000000000000000100>;
v000001ef0e84af20_0 .net "a", 3 0, v000001ef0e8538a0_0;  alias, 1 drivers
v000001ef0e84c6e0_0 .net "y", 0 0, L_000001ef0e8539e0;  alias, 1 drivers
L_000001ef0e8539e0 .reduce/xor v000001ef0e8538a0_0;
S_000001ef0e7fd8b0 .scope module, "u_xor_b" "xor2_b" 18 22, 26 2 0, S_000001ef0e7fdef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v000001ef0e84b1a0_0 .net "a", 0 0, v000001ef0e8525e0_0;  alias, 1 drivers
v000001ef0e84b9c0_0 .net "b", 0 0, v000001ef0e852900_0;  alias, 1 drivers
v000001ef0e84bd80_0 .var "y", 0 0;
S_000001ef0e850bc0 .scope module, "u_xor_d" "xor2_d" 18 21, 27 2 0, S_000001ef0e7fdef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001ef0e7e88d0 .functor XOR 1, v000001ef0e8525e0_0, v000001ef0e852900_0, C4<0>, C4<0>;
v000001ef0e84b100_0 .net "a", 0 0, v000001ef0e8525e0_0;  alias, 1 drivers
v000001ef0e84c140_0 .net "b", 0 0, v000001ef0e852900_0;  alias, 1 drivers
v000001ef0e84b4c0_0 .net "y", 0 0, L_000001ef0e7e88d0;  alias, 1 drivers
S_000001ef0e850710 .scope module, "u_xor_g" "xor2_g" 18 20, 28 2 0, S_000001ef0e7fdef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001ef0e7e7f30 .functor XOR 1, v000001ef0e8525e0_0, v000001ef0e852900_0, C4<0>, C4<0>;
v000001ef0e84ade0_0 .net "a", 0 0, v000001ef0e8525e0_0;  alias, 1 drivers
v000001ef0e84b880_0 .net "b", 0 0, v000001ef0e852900_0;  alias, 1 drivers
v000001ef0e84be20_0 .net "y", 0 0, L_000001ef0e7e7f30;  alias, 1 drivers
S_000001ef0e8503f0 .scope module, "u_xor_nand" "xor2_from_nand_g" 18 28, 29 3 0, S_000001ef0e7fdef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001ef0e856e20 .functor NAND 1, v000001ef0e8525e0_0, v000001ef0e852900_0, C4<1>, C4<1>;
L_000001ef0e856410 .functor NAND 1, v000001ef0e8525e0_0, L_000001ef0e856e20, C4<1>, C4<1>;
L_000001ef0e8566b0 .functor NAND 1, v000001ef0e852900_0, L_000001ef0e856e20, C4<1>, C4<1>;
L_000001ef0e856480 .functor NAND 1, L_000001ef0e856410, L_000001ef0e8566b0, C4<1>, C4<1>;
v000001ef0e84b560_0 .net "a", 0 0, v000001ef0e8525e0_0;  alias, 1 drivers
v000001ef0e84c1e0_0 .net "b", 0 0, v000001ef0e852900_0;  alias, 1 drivers
v000001ef0e84b600_0 .net "p", 0 0, L_000001ef0e856e20;  1 drivers
v000001ef0e84c280_0 .net "q", 0 0, L_000001ef0e856410;  1 drivers
v000001ef0e84b6a0_0 .net "r", 0 0, L_000001ef0e8566b0;  1 drivers
v000001ef0e84b740_0 .net "y", 0 0, L_000001ef0e856480;  alias, 1 drivers
S_000001ef0e851840 .scope module, "u_xor_nor" "xor2_from_nor_g" 18 30, 30 3 0, S_000001ef0e7fdef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000001ef0e856790 .functor NOR 1, v000001ef0e8525e0_0, v000001ef0e8525e0_0, C4<0>, C4<0>;
L_000001ef0e856560 .functor NOR 1, v000001ef0e852900_0, v000001ef0e852900_0, C4<0>, C4<0>;
L_000001ef0e856e90 .functor NOR 1, v000001ef0e8525e0_0, L_000001ef0e856560, C4<0>, C4<0>;
L_000001ef0e856c60 .functor NOR 1, L_000001ef0e856790, v000001ef0e852900_0, C4<0>, C4<0>;
L_000001ef0e856f00 .functor NOR 1, L_000001ef0e856e90, L_000001ef0e856c60, C4<0>, C4<0>;
L_000001ef0e856f70 .functor NOR 1, L_000001ef0e856f00, L_000001ef0e856f00, C4<0>, C4<0>;
v000001ef0e84c320_0 .net "a", 0 0, v000001ef0e8525e0_0;  alias, 1 drivers
v000001ef0e84c3c0_0 .net "b", 0 0, v000001ef0e852900_0;  alias, 1 drivers
v000001ef0e84b7e0_0 .net "na", 0 0, L_000001ef0e856790;  1 drivers
v000001ef0e852cc0_0 .net "nb", 0 0, L_000001ef0e856560;  1 drivers
v000001ef0e853620_0 .net "t1", 0 0, L_000001ef0e856e90;  1 drivers
v000001ef0e852720_0 .net "t2", 0 0, L_000001ef0e856c60;  1 drivers
v000001ef0e852b80_0 .net "y", 0 0, L_000001ef0e856f70;  alias, 1 drivers
v000001ef0e853b20_0 .net "y_n", 0 0, L_000001ef0e856f00;  1 drivers
    .scope S_000001ef0e7c1ff0;
T_0 ;
    %wait E_000001ef0e7f3e20;
    %load/vec4 v000001ef0e7e64f0_0;
    %load/vec4 v000001ef0e7e5ff0_0;
    %and;
    %store/vec4 v000001ef0e7e5c30_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ef0e7bbce0;
T_1 ;
    %wait E_000001ef0e7f3660;
    %load/vec4 v000001ef0e7e6810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v000001ef0e7e77b0_0;
    %store/vec4 v000001ef0e7e75d0_0, 0, 1;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v000001ef0e7e6590_0;
    %store/vec4 v000001ef0e7e75d0_0, 0, 1;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ef0e7bed70;
T_2 ;
    %wait E_000001ef0e7f2fe0;
    %load/vec4 v000001ef0e7e7850_0;
    %inv;
    %store/vec4 v000001ef0e7e6130_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ef0e7b97d0;
T_3 ;
    %wait E_000001ef0e7f3120;
    %load/vec4 v000001ef0e7e6770_0;
    %load/vec4 v000001ef0e7e6310_0;
    %or;
    %store/vec4 v000001ef0e7e66d0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ef0e7be840;
T_4 ;
    %wait E_000001ef0e7f31a0;
    %load/vec4 v000001ef0e7e6b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ef0e7e6950_0;
    %store/vec4 v000001ef0e7e5a50_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001ef0e7e5a50_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ef0e7fd8b0;
T_5 ;
    %wait E_000001ef0e7f31e0;
    %load/vec4 v000001ef0e84b1a0_0;
    %load/vec4 v000001ef0e84b9c0_0;
    %xor;
    %store/vec4 v000001ef0e84bd80_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ef0e7fe080;
T_6 ;
    %wait E_000001ef0e7f31e0;
    %load/vec4 v000001ef0e84ba60_0;
    %load/vec4 v000001ef0e84bf60_0;
    %xor;
    %inv;
    %store/vec4 v000001ef0e84b060_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ef0e7fdef0;
T_7 ;
    %vpi_call/w 18 37 "$dumpfile", "xor_xnor.vcd" {0 0 0};
    %vpi_call/w 18 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ef0e7fdef0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001ef0e7fdef0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef0e852c20_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001ef0e852c20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v000001ef0e852c20_0;
    %parti/s 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001ef0e852900_0, 0, 1;
    %store/vec4 v000001ef0e8525e0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000001ef0e852f40_0;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.2, 6;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %vpi_call/w 18 50 "$display", "FAIL: %s @%0t  got=%b exp=%b", "xor_g", $time, v000001ef0e852f40_0, S<0,vec4,u1> {1 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.2 ;
    %load/vec4 v000001ef0e8531c0_0;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %vpi_call/w 18 51 "$display", "FAIL: %s @%0t  got=%b exp=%b", "xor_d", $time, v000001ef0e8531c0_0, S<0,vec4,u1> {1 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.4 ;
    %load/vec4 v000001ef0e853800_0;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.6, 6;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %vpi_call/w 18 52 "$display", "FAIL: %s @%0t  got=%b exp=%b", "xor_b", $time, v000001ef0e853800_0, S<0,vec4,u1> {1 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.6 ;
    %load/vec4 v000001ef0e852400_0;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %inv;
    %vpi_call/w 18 53 "$display", "FAIL: %s @%0t  got=%b exp=%b", "xnor_g", $time, v000001ef0e852400_0, S<0,vec4,u1> {1 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.8 ;
    %load/vec4 v000001ef0e8536c0_0;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_8.10, 6;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %inv;
    %vpi_call/w 18 54 "$display", "FAIL: %s @%0t  got=%b exp=%b", "xnor_d", $time, v000001ef0e8536c0_0, S<0,vec4,u1> {1 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.10 ;
    %load/vec4 v000001ef0e8534e0_0;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %inv;
    %vpi_call/w 18 55 "$display", "FAIL: %s @%0t  got=%b exp=%b", "xnor_b", $time, v000001ef0e8534e0_0, S<0,vec4,u1> {1 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.12 ;
    %load/vec4 v000001ef0e853120_0;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.14, 6;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %vpi_call/w 18 58 "$display", "FAIL: %s @%0t  got=%b exp=%b", "xor_nand", $time, v000001ef0e853120_0, S<0,vec4,u1> {1 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.14 ;
    %load/vec4 v000001ef0e852680_0;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %vpi_call/w 18 59 "$display", "FAIL: %s @%0t  got=%b exp=%b", "xor_nor", $time, v000001ef0e852680_0, S<0,vec4,u1> {1 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.16 ;
    %load/vec4 v000001ef0e853c60_0;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_8.18, 6;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %inv;
    %vpi_call/w 18 60 "$display", "FAIL: %s @%0t  got=%b exp=%b", "xnor_nand", $time, v000001ef0e853c60_0, S<0,vec4,u1> {1 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.18 ;
    %load/vec4 v000001ef0e8522c0_0;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e852900_0;
    %xor;
    %inv;
    %vpi_call/w 18 61 "$display", "FAIL: %s @%0t  got=%b exp=%b", "xnor_nor", $time, v000001ef0e8522c0_0, S<0,vec4,u1> {1 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.20 ;
    %load/vec4 v000001ef0e852c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e852c20_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0e8525e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0e852900_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e8525e0_0;
    %xor;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_8.22, 6;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e8525e0_0;
    %xor;
    %vpi_call/w 18 65 "$display", "FAIL: %s @%0t  got=%b exp=%b", "A^A=0(0)", $time, S<0,vec4,u1>, 1'b0 {1 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef0e8525e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0e852900_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e8525e0_0;
    %xor;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v000001ef0e8525e0_0;
    %load/vec4 v000001ef0e8525e0_0;
    %xor;
    %vpi_call/w 18 66 "$display", "FAIL: %s @%0t  got=%b exp=%b", "A^A=0(1)", $time, S<0,vec4,u1>, 1'b0 {1 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0e8525e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef0e852900_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000001ef0e8525e0_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %load/vec4 v000001ef0e8525e0_0;
    %cmp/ne;
    %jmp/0xz  T_8.26, 6;
    %load/vec4 v000001ef0e8525e0_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %vpi_call/w 18 67 "$display", "FAIL: %s @%0t  got=%b exp=%b", "A^0=A(0)", $time, S<0,vec4,u1>, v000001ef0e8525e0_0 {1 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef0e8525e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef0e852900_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000001ef0e8525e0_0;
    %pushi/vec4 1, 0, 1;
    %xor;
    %load/vec4 v000001ef0e8525e0_0;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v000001ef0e8525e0_0;
    %pushi/vec4 1, 0, 1;
    %xor;
    %load/vec4 v000001ef0e8525e0_0;
    %inv;
    %vpi_call/w 18 68 "$display", "FAIL: %s @%0t  got=%b exp=%b", "A^1=~A(1)", $time, S<1,vec4,u1>, S<0,vec4,u1> {2 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef0e852c20_0, 0, 32;
T_8.30 ;
    %load/vec4 v000001ef0e852c20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.31, 5;
    %load/vec4 v000001ef0e852c20_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001ef0e8538a0_0, 0, 4;
    %delay 1000, 0;
    %load/vec4 v000001ef0e8538a0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %load/vec4 v000001ef0e8538a0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %add;
    %load/vec4 v000001ef0e8538a0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %add;
    %load/vec4 v000001ef0e8538a0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %add;
    %store/vec4 v000001ef0e853f80_0, 0, 32;
    %load/vec4 v000001ef0e8524a0_0;
    %load/vec4 v000001ef0e853f80_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.35, 8;
T_8.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.35, 8;
 ; End of false expr.
    %blend;
T_8.35;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v000001ef0e853f80_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.37, 8;
T_8.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.37, 8;
 ; End of false expr.
    %blend;
T_8.37;
    %vpi_call/w 18 75 "$display", "FAIL: %s @%0t  got=%b exp=%b", "xor4_parity", $time, v000001ef0e8524a0_0, S<0,vec4,u1> {1 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.32 ;
    %load/vec4 v000001ef0e852860_0;
    %load/vec4 v000001ef0e853f80_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.40, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_8.41, 8;
T_8.40 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_8.41, 8;
 ; End of false expr.
    %blend;
T_8.41;
    %cmp/ne;
    %jmp/0xz  T_8.38, 6;
    %load/vec4 v000001ef0e853f80_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.42, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_8.43, 8;
T_8.42 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_8.43, 8;
 ; End of false expr.
    %blend;
T_8.43;
    %vpi_call/w 18 76 "$display", "FAIL: %s @%0t  got=%b exp=%b", "xnor4_parity", $time, v000001ef0e852860_0, S<0,vec4,u1> {1 0 0};
    %load/vec4 v000001ef0e853940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e853940_0, 0, 32;
T_8.38 ;
    %load/vec4 v000001ef0e852c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0e852c20_0, 0, 32;
    %jmp T_8.30;
T_8.31 ;
    %load/vec4 v000001ef0e853940_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.44, 4;
    %vpi_call/w 18 80 "$display", "PASS: %s", "xor_xnor_tb" {0 0 0};
    %vpi_call/w 18 81 "$finish" {0 0 0};
    %jmp T_8.45;
T_8.44 ;
    %vpi_call/w 18 83 "$display", "FAIL: %s  errors=%0d", "xor_xnor_tb", v000001ef0e853940_0 {0 0 0};
    %vpi_call/w 18 84 "$fatal", 32'sb00000000000000000000000000000001, "TB failed: %s", "xor_xnor_tb" {0 0 0};
T_8.45 ;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "-";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\behavioral\and2_b.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\dataflow\and2_d.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\gate_level\and2_g.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\behavioral\mux2_b.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\dataflow\mux2_d.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\gate_level\mux2_g.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\behavioral\not1_b.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\dataflow\not1_d.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\gate_level\not1_g.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\behavioral\or2_b.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\dataflow\or2_d.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\gate_level\or2_g.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\behavioral\tri_buf_b.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\dataflow\tri_buf_d.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\gate_level\tri_buf_g.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\tb\xor_xnor_tb.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\dataflow\xnor_n_d.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\behavioral\xnor2_b.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\dataflow\xnor2_d.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\gate_level\xnor2_g.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\gate_level\xnor2_from_nand_g.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\gate_level\xnor2_from_nor_g.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\dataflow\xor_n_d.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\behavioral\xor2_b.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\dataflow\xor2_d.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\gate_level\xor2_g.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\gate_level\xor2_from_nand_g.v";
    "C:\Users\kapil\OneDrive\Desktop\verilogCoding\src\gate_level\xor2_from_nor_g.v";
