<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32520 Peripheral Driver API: gcr_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign">
   <div id="projectname">MAX32520 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32520</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('gcr__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">gcr_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="gcr__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/******************************************************************************</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. All Rights Reserved.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * (now owned by Analog Devices, Inc.),</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * Copyright (C) 2023 Analog Devices, Inc. All Rights Reserved. This software</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * is proprietary to Analog Devices, Inc. and its licensors.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> *</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * you may not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> *</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> *</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * limitations under the License.</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> *</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32520_INCLUDE_GCR_REGS_H_</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32520_INCLUDE_GCR_REGS_H_</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">/* **** Includes **** */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#if defined (__ICCARM__)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">  #pragma system_include</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#if defined (__CC_ARM)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">  #pragma anon_unions</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/*</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">*/</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#ifndef __IO</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#define __IO volatile</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#ifndef __I</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#define __I  volatile const</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#ifndef __O</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define __O  volatile</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#ifndef __R</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define __R  volatile const</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/* **** Definitions **** */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group__gcr__registers.html">   77</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a407cda1ef910d9af256661910946b14e">   78</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#a407cda1ef910d9af256661910946b14e">sysctrl</a>;              </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a5557fd03ed7398e31f6611c6b0e23bd6">   79</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#a5557fd03ed7398e31f6611c6b0e23bd6">rst0</a>;                 </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a5614e3d3d61a7b8e1e1c753d4442f209">   80</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#a5614e3d3d61a7b8e1e1c753d4442f209">clkctrl</a>;              </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a74affb3ea2ad99b50d09a476f75f7b05">   81</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#a74affb3ea2ad99b50d09a476f75f7b05">pm</a>;                   </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    __R  uint32_t rsv_0x10_0x17[2];</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#aa2d61e2f99bf4305e4b5d33475388fd4">   83</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#aa2d61e2f99bf4305e4b5d33475388fd4">pclkdiv</a>;              </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    __R  uint32_t rsv_0x1c_0x23[2];</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a8db7241bc2204b183f6bfc85b2e88a95">   85</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#a8db7241bc2204b183f6bfc85b2e88a95">pclkdis0</a>;             </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a4d2fd2c661cc165f36e3b36cb794cafe">   86</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#a4d2fd2c661cc165f36e3b36cb794cafe">memctrl</a>;              </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a6826ace542358140e4ade1c99ed5ca87">   87</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#a6826ace542358140e4ade1c99ed5ca87">memz</a>;                 </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    __R  uint32_t rsv_0x30_0x3f[4];</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a6e139ffb1b218877f74b83aaddd17439">   89</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#a6e139ffb1b218877f74b83aaddd17439">sysst</a>;                </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#aa20185f27fffbec3311f25dd4ed63ed5">   90</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#aa20185f27fffbec3311f25dd4ed63ed5">rst1</a>;                 </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#aa8f90017103c08f3d9c41fe14bef8bc4">   91</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#aa8f90017103c08f3d9c41fe14bef8bc4">pclkdis1</a>;             </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#abb33e43ce55ab7142a4ea3ebc11b1e24">   92</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#abb33e43ce55ab7142a4ea3ebc11b1e24">eventen</a>;              </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#ae93f00095baadabd87fea73087eb870a">   93</a></span>    __I  uint32_t <a class="code hl_variable" href="group__gcr__registers.html#ae93f00095baadabd87fea73087eb870a">revision</a>;             </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a8f7a0b2eff9f55ace2c79ddea2e4a8f2">   94</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#a8f7a0b2eff9f55ace2c79ddea2e4a8f2">sysie</a>;                </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    __R  uint32_t rsv_0x58_0x63[3];</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a3d9300f370fea5ec743ab5e6d12db523">   96</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#a3d9300f370fea5ec743ab5e6d12db523">eccerr</a>;               </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a528b8e5513397c4fd224f8e1ab137b63">   97</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#a528b8e5513397c4fd224f8e1ab137b63">eccced</a>;               </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#af22a3cb8fed5c7882995ff8e36131a8b">   98</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#af22a3cb8fed5c7882995ff8e36131a8b">eccie</a>;                </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a86a9c8da4c98f1feec252973106f11bc">   99</a></span>    __IO uint32_t <a class="code hl_variable" href="group__gcr__registers.html#a86a9c8da4c98f1feec252973106f11bc">eccaddr</a>;              </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>} <a class="code hl_struct" href="group__gcr__registers.html#structmxc__gcr__regs__t">mxc_gcr_regs_t</a>;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/* Register offsets for module GCR */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga5ebc84ad357544ead8d9e0db81230952">  109</a></span><span class="preprocessor">#define MXC_R_GCR_SYSCTRL                  ((uint32_t)0x00000000UL) </span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gaf9f8418702ac255a8e00e6e341dce9b2">  110</a></span><span class="preprocessor">#define MXC_R_GCR_RST0                     ((uint32_t)0x00000004UL) </span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga546d34278bd54632084295bbac9f37ba">  111</a></span><span class="preprocessor">#define MXC_R_GCR_CLKCTRL                  ((uint32_t)0x00000008UL) </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga0dd4a149d0b485a1d62b76e66c421d6b">  112</a></span><span class="preprocessor">#define MXC_R_GCR_PM                       ((uint32_t)0x0000000CUL) </span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gae57ce8c33eea10f7bc327346df47d48b">  113</a></span><span class="preprocessor">#define MXC_R_GCR_PCLKDIV                  ((uint32_t)0x00000018UL) </span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gae77433c87011aa9cd5b31ac681321f44">  114</a></span><span class="preprocessor">#define MXC_R_GCR_PCLKDIS0                 ((uint32_t)0x00000024UL) </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga8a3e9c0584019be48db00ce58014e13e">  115</a></span><span class="preprocessor">#define MXC_R_GCR_MEMCTRL                  ((uint32_t)0x00000028UL) </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga348df7be1b9655e9092484dfd614256d">  116</a></span><span class="preprocessor">#define MXC_R_GCR_MEMZ                     ((uint32_t)0x0000002CUL) </span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga5607af439a40e18f737013e4b8ec8ef5">  117</a></span><span class="preprocessor">#define MXC_R_GCR_SYSST                    ((uint32_t)0x00000040UL) </span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga78ef92c5823b41102bdbf8c29ed9da81">  118</a></span><span class="preprocessor">#define MXC_R_GCR_RST1                     ((uint32_t)0x00000044UL) </span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga702c9cb937841b3a1affd963c0be2329">  119</a></span><span class="preprocessor">#define MXC_R_GCR_PCLKDIS1                 ((uint32_t)0x00000048UL) </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga7e80c82dc0f46b2be65746c57d8ef0c0">  120</a></span><span class="preprocessor">#define MXC_R_GCR_EVENTEN                  ((uint32_t)0x0000004CUL) </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga6e92d22536ef09f919044a404735d467">  121</a></span><span class="preprocessor">#define MXC_R_GCR_REVISION                 ((uint32_t)0x00000050UL) </span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga1d47f282fc6eb160216b620c31f93033">  122</a></span><span class="preprocessor">#define MXC_R_GCR_SYSIE                    ((uint32_t)0x00000054UL) </span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga22520c84ac4a539a63c0a7691cdeecc9">  123</a></span><span class="preprocessor">#define MXC_R_GCR_ECCERR                   ((uint32_t)0x00000064UL) </span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga4f58423da0e6ec081a6428ea6b4732e4">  124</a></span><span class="preprocessor">#define MXC_R_GCR_ECCCED                   ((uint32_t)0x00000068UL) </span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga5862f5a54da369035a3b9ea7a05bbcd7">  125</a></span><span class="preprocessor">#define MXC_R_GCR_ECCIE                    ((uint32_t)0x0000006CUL) </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga958606a1c73759081c3794c23859153b">  126</a></span><span class="preprocessor">#define MXC_R_GCR_ECCADDR                  ((uint32_t)0x00000070UL) </span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga07d845292780fbc2d0b5f96348e8c9ed">  135</a></span><span class="preprocessor">#define MXC_F_GCR_SYSCTRL_BSTAPEN_POS                  0 </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#gaefb1e8c74230ded073ea13cd647f20e7">  136</a></span><span class="preprocessor">#define MXC_F_GCR_SYSCTRL_BSTAPEN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_BSTAPEN_POS)) </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#gaa05dbb472dc99cc684f281f31b13e60e">  138</a></span><span class="preprocessor">#define MXC_F_GCR_SYSCTRL_FLASH0_PAGE_FLIP_POS         4 </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga4869e8d8b08cf99be94acc6344dfba9a">  139</a></span><span class="preprocessor">#define MXC_F_GCR_SYSCTRL_FLASH0_PAGE_FLIP             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_FLASH0_PAGE_FLIP_POS)) </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga27ae1e71be971dff0911e27a1bc98a0a">  141</a></span><span class="preprocessor">#define MXC_F_GCR_SYSCTRL_ICC0_FLUSH_POS               6 </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#gaa9e65ef0a6acaeccd99b06d2e0db62e0">  142</a></span><span class="preprocessor">#define MXC_F_GCR_SYSCTRL_ICC0_FLUSH                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_ICC0_FLUSH_POS)) </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga81d1de7c8e2f33cd8d022ed2dc040ca6">  144</a></span><span class="preprocessor">#define MXC_F_GCR_SYSCTRL_CCHK_POS                     13 </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#gace9666716f2c924f998aaa6e348964cb">  145</a></span><span class="preprocessor">#define MXC_F_GCR_SYSCTRL_CCHK                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_CCHK_POS)) </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga25640e9790a9343cb1ed3a4f219bb18f">  147</a></span><span class="preprocessor">#define MXC_F_GCR_SYSCTRL_CHKRES_POS                   15 </span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga7fb2a8ef2887fb3c0ba98ad34e237a42">  148</a></span><span class="preprocessor">#define MXC_F_GCR_SYSCTRL_CHKRES                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_CHKRES_POS)) </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga7a047a77ed46a2cfabb07d563a7c7430">  150</a></span><span class="preprocessor">#define MXC_F_GCR_SYSCTRL_MDU_KEYSZ_POS                21 </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga0dcd3255fc4ddd12d8337fef87b105e8">  151</a></span><span class="preprocessor">#define MXC_F_GCR_SYSCTRL_MDU_KEYSZ                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_MDU_KEYSZ_POS)) </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gafd2ecaa8271c8d3ed978de080deee74e">  161</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_DMA_POS                         0 </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga8316c671d1e4b5d229dcfcd23bdaa94f">  162</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_DMA                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_DMA_POS)) </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga4a7ca3e9fc666f24e80ef681f2b88573">  164</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_WDT0_POS                        1 </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga09e3616ed20f1c843abb15d6c2338cfa">  165</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_WDT0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_WDT0_POS)) </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gae493383ff031610aa7bedc1a164bf952">  167</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_GPIO0_POS                       2 </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gac42996a2438955cd9db5c44be646e0d7">  168</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_GPIO0                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_GPIO0_POS)) </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga161753fa66dc49c44b30acff4a72e84a">  170</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_GPIO1_POS                       3 </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad4ae6050e72ca191a5683266993ff0b4">  171</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_GPIO1                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_GPIO1_POS)) </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad8b5fac6f4d7deb0dd6955851e9ccae1">  173</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_TMR0_POS                        5 </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga72b154b253d2f6e3bd1ed9f44bf6a3b1">  174</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_TMR0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TMR0_POS)) </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga9909a866cd34da00d201e17becde9a37">  176</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_TMR1_POS                        6 </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga3709f474a430417d5df393be75f57310">  177</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_TMR1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TMR1_POS)) </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga02848dd019fde0866c308420c8476a21">  179</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_TMR2_POS                        7 </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gafb0e0834b093ce9dc2f8cc9418f879d9">  180</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_TMR2                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TMR2_POS)) </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga7d4f61279b36de9f9270280e08fdc2e4">  182</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_TMR3_POS                        8 </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga7ebe92bb974a3c96bc4a33558a5fbd1f">  183</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_TMR3                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TMR3_POS)) </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga3199b222f4ffce2a9aa53e0a97a58887">  185</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_UART0_POS                       11 </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gaf36e674305200ab3c4d33417c2312f85">  186</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_UART0                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_UART0_POS)) </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gaf4aba58fb90a013bc0da4b8bb3a09ccf">  188</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_SPI0_POS                        13 </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga9c9018030f49a6a368456652d55eab1a">  189</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_SPI0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SPI0_POS)) </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga1a857ea25242922bc2c1257faa666604">  191</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_SPI1_POS                        14 </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gab29e5f9e75587e20e0bf862fe2e772d0">  192</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_SPI1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SPI1_POS)) </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga6bee3502f2912369ffef9de1ec4eca0b">  194</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_I2C0_POS                        16 </span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga9be9a47f2f2fab07aec56843c9ec40e2">  195</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_I2C0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_I2C0_POS)) </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga08a1c17bc14c10db7bb6daf07bc47d9c">  197</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_CRYPTO_POS                      18 </span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga9c20408bbb2544da73d47b97ce7b8508">  198</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_CRYPTO                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_CRYPTO_POS)) </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga47e706ac0ed472d851ecbb032bb98d87">  200</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_SOFT_POS                        29 </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gafbc42d405bf68fd4281a65dce01342a3">  201</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_SOFT                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SOFT_POS)) </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad85831f291134d99b68e87f70eb4982b">  203</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_PERIPH_POS                      30 </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga43868014aa39582928ba9e93fedc6d12">  204</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_PERIPH                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_PERIPH_POS)) </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad0cc1916b143df2197bf6ba61b6c4e55">  206</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_SYS_POS                         31 </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga654eae2076012766e6fb8399c9e032d0">  207</a></span><span class="preprocessor">#define MXC_F_GCR_RST0_SYS                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SYS_POS)) </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga4040a28554fb56f3de0f38423bac2816">  217</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS               6 </span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gad917f8df1dac40305c559610cf86132c">  218</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_SYSCLK_DIV                   ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS)) </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga1827b1a544aa73fd48afde1d2dd4ab19">  219</a></span><span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV1              ((uint32_t)0x0UL) </span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga5df790e88ea6a0c6f557b29a3dcb0e3b">  220</a></span><span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV1              (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV1 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga744e08af519be6f60a646337170bce55">  221</a></span><span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV2              ((uint32_t)0x1UL) </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaa0284f40e55f71a35af43cf29a6cad7d">  222</a></span><span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV2              (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV2 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga66da3b23b29f273bbe2de74f40c7c346">  223</a></span><span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV4              ((uint32_t)0x2UL) </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaed39338ba5adee51a6a4a8e8bb983b70">  224</a></span><span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV4              (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV4 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gac9674d821099af878456f8bb6dbcbd96">  225</a></span><span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV8              ((uint32_t)0x3UL) </span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gabdde355cdd4fdd6811e1f01f2a96f751">  226</a></span><span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV8              (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV8 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaf2d4c01889f2ba728bd30b290d102306">  227</a></span><span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV16             ((uint32_t)0x4UL) </span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gae9a8700971f323e62ac1f2c83c856ba9">  228</a></span><span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV16             (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV16 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga5f2da7e62be894092d818b0107befcb3">  229</a></span><span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV32             ((uint32_t)0x5UL) </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gad22fb4bfbd1f22743d81ef80442434de">  230</a></span><span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV32             (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV32 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga626fd94eb8e96446db9760dd33006c39">  231</a></span><span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV64             ((uint32_t)0x6UL) </span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga1ffe8cf9bd1d6d082c21fb5ab18c832a">  232</a></span><span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV64             (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV64 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gac69ec0cfb0ccc2ee069d706583039f27">  233</a></span><span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV128            ((uint32_t)0x7UL) </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga85e34b3ff8754a0d98435d6c36c2475a">  234</a></span><span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV128            (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV128 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga2f2a64f8ea6b42d5d000e9bfbd6859b9">  236</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS               9 </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga3b7c295d8c1717cb32ba4bdafe7506ce">  237</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_SYSCLK_SEL                   ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS)) </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga882cad78ad9e57a3079d91a3ef83b727">  238</a></span><span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_IPO               ((uint32_t)0x0UL) </span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gab347a3723b98e6aeff1b7fa8f9763485">  239</a></span><span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_IPO               (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_IPO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga88cf0835f3968e41b0afcebbcada9c43">  240</a></span><span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_INRO              ((uint32_t)0x3UL) </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga0cd39a8b4c57d860be5876d8c5468dde">  241</a></span><span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_INRO              (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_INRO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga50e6e597d4bcec03ec5d47e113303b3c">  242</a></span><span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_IBRO              ((uint32_t)0x5UL) </span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga0eda5b222d3b0c5bf880d7e239bdc0c7">  243</a></span><span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_IBRO              (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_IBRO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga1a19d0fb1bc8bdbf5ec9ccff3e879ffe">  245</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_SYSCLK_RDY_POS               13 </span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gadae0aac9a0af1a7d7e3495d6d8364e8d">  246</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_SYSCLK_RDY                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_RDY_POS)) </span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga4fe23c7767b36dea587ab8cfc80513f6">  248</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_CCD_POS                      15 </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga9ad7ed4b117e4d6bf39dc9e72616d2d1">  249</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_CCD                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_CCD_POS)) </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gab041dc21f292b2d8568b09dd06c37290">  251</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IPO_EN_POS                   18 </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga88994e013d05fe5a756af7e217f3388b">  252</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IPO_EN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_IPO_EN_POS)) </span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gadc2306b736bab825d06981696960d050">  254</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IBRO_EN_POS                  20 </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gad16af4df87cefb7cf4ff5b4f1bc4e4cc">  255</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IBRO_EN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_IBRO_EN_POS)) </span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaeb75f18ab3295d1269060a4177f80ca1">  257</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IBRO_VS_POS                  21 </span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga022578f1a30fd7047a2d420c23534108">  258</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IBRO_VS                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_IBRO_VS_POS)) </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga8be49bc92655f37d0b7caf259f0cb45c">  260</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IPO_RDY_POS                  26 </span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gadff1e9f74f917f83c0456be0f7c083a9">  261</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IPO_RDY                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_IPO_RDY_POS)) </span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga5518df8266086ff29cc6106daec0847a">  263</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IBRO_RDY_POS                 28 </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga54b3fc65ff865932f6588ad406a89ef8">  264</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IBRO_RDY                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_IBRO_RDY_POS)) </span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaea258374993ecfe5d104cb7d65007e72">  266</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_INRO_RDY_POS                 29 </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga768778c8ca2046ed4724f9dbf0215c3a">  267</a></span><span class="preprocessor">#define MXC_F_GCR_CLKCTRL_INRO_RDY                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_INRO_RDY_POS)) </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga1901a11f2db7a90ecb015d8a48b68d58">  277</a></span><span class="preprocessor">#define MXC_F_GCR_PM_MODE_POS                          0 </span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga8ac4ad4a72969a207f0ee48ae9b60cdd">  278</a></span><span class="preprocessor">#define MXC_F_GCR_PM_MODE                              ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_PM_MODE_POS)) </span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga715cb4a9757575187f56aba8441cbdea">  279</a></span><span class="preprocessor">#define MXC_V_GCR_PM_MODE_ACTIVE                       ((uint32_t)0x0UL) </span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga7a84921faef304e5f54e029f7eae5c5f">  280</a></span><span class="preprocessor">#define MXC_S_GCR_PM_MODE_ACTIVE                       (MXC_V_GCR_PM_MODE_ACTIVE &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gaa9bac1e12489a008248866ba2359cd01">  281</a></span><span class="preprocessor">#define MXC_V_GCR_PM_MODE_DEEPSLEEP                    ((uint32_t)0x2UL) </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gadb40db58b427aef2173d8cd1aba7ab38">  282</a></span><span class="preprocessor">#define MXC_S_GCR_PM_MODE_DEEPSLEEP                    (MXC_V_GCR_PM_MODE_DEEPSLEEP &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga4914a91d202d09886ea963643febcacb">  283</a></span><span class="preprocessor">#define MXC_V_GCR_PM_MODE_SHUTDOWN                     ((uint32_t)0x3UL) </span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gaf0c69289634a795cff28b9ce7d9d8e93">  284</a></span><span class="preprocessor">#define MXC_S_GCR_PM_MODE_SHUTDOWN                     (MXC_V_GCR_PM_MODE_SHUTDOWN &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gafff5eb5f29ffa4aa3f8c1c80bfa73f77">  285</a></span><span class="preprocessor">#define MXC_V_GCR_PM_MODE_BACKUP                       ((uint32_t)0x4UL) </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gad27fc9b7d4545830f04a38146523b32d">  286</a></span><span class="preprocessor">#define MXC_S_GCR_PM_MODE_BACKUP                       (MXC_V_GCR_PM_MODE_BACKUP &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gac182815f514f03faed12ef5f2cde76b3">  288</a></span><span class="preprocessor">#define MXC_F_GCR_PM_GPIO_WE_POS                       4 </span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gab1cb8ae8e6d036b340be1ec4c301440d">  289</a></span><span class="preprocessor">#define MXC_F_GCR_PM_GPIO_WE                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_GPIO_WE_POS)) </span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga865a9e6d0224581770c121a2320732b6">  291</a></span><span class="preprocessor">#define MXC_F_GCR_PM_IPO_PD_POS                        15 </span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gabb8589f2680cd8e8e2635b095f009cae">  292</a></span><span class="preprocessor">#define MXC_F_GCR_PM_IPO_PD                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_IPO_PD_POS)) </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga0eba699cd091fa636f6ffded27d33675">  294</a></span><span class="preprocessor">#define MXC_F_GCR_PM_IBRO_PD_POS                       17 </span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gae3f8fd7d48cb0f267d20bcc650fe42fd">  295</a></span><span class="preprocessor">#define MXC_F_GCR_PM_IBRO_PD                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_IBRO_PD_POS)) </span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gaa6e725e5a6a8120bd74e84e426dfe01b">  305</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIV_PCF_POS                      0 </span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga9358fc9d4686e220728c1ccf962a9cec">  306</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIV_PCF                          ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_PCLKDIV_PCF_POS)) </span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga3714b8310e2ab8a7893076f30e5820ca">  307</a></span><span class="preprocessor">#define MXC_V_GCR_PCLKDIV_PCF_96MHZ                    ((uint32_t)0x2UL) </span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga6feda1c083017744a957be41f67ff180">  308</a></span><span class="preprocessor">#define MXC_S_GCR_PCLKDIV_PCF_96MHZ                    (MXC_V_GCR_PCLKDIV_PCF_96MHZ &lt;&lt; MXC_F_GCR_PCLKDIV_PCF_POS) </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga01b184c1950b8791b8f1c63b96c54431">  309</a></span><span class="preprocessor">#define MXC_V_GCR_PCLKDIV_PCF_48MHZ                    ((uint32_t)0x3UL) </span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga9eb94b8532faa40e1353bb584435adfb">  310</a></span><span class="preprocessor">#define MXC_S_GCR_PCLKDIV_PCF_48MHZ                    (MXC_V_GCR_PCLKDIV_PCF_48MHZ &lt;&lt; MXC_F_GCR_PCLKDIV_PCF_POS) </span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga0c110ba754c6c2de42f56ea0e95e4bc8">  311</a></span><span class="preprocessor">#define MXC_V_GCR_PCLKDIV_PCF_24MHZ                    ((uint32_t)0x4UL) </span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga2ae3045d1ec3794bf017e2f8a1e4dc85">  312</a></span><span class="preprocessor">#define MXC_S_GCR_PCLKDIV_PCF_24MHZ                    (MXC_V_GCR_PCLKDIV_PCF_24MHZ &lt;&lt; MXC_F_GCR_PCLKDIV_PCF_POS) </span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gafe1873f36872a210676415cfd726ea2e">  313</a></span><span class="preprocessor">#define MXC_V_GCR_PCLKDIV_PCF_12MHZ                    ((uint32_t)0x5UL) </span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga24f434f2128354ca720347247e9aca2d">  314</a></span><span class="preprocessor">#define MXC_S_GCR_PCLKDIV_PCF_12MHZ                    (MXC_V_GCR_PCLKDIV_PCF_12MHZ &lt;&lt; MXC_F_GCR_PCLKDIV_PCF_POS) </span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga9dc5a5439653e461e6037e7ffcdc8359">  315</a></span><span class="preprocessor">#define MXC_V_GCR_PCLKDIV_PCF_6MHZ                     ((uint32_t)0x6UL) </span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga11b9dbeac42d6ed406cf4ef7881d2a6a">  316</a></span><span class="preprocessor">#define MXC_S_GCR_PCLKDIV_PCF_6MHZ                     (MXC_V_GCR_PCLKDIV_PCF_6MHZ &lt;&lt; MXC_F_GCR_PCLKDIV_PCF_POS) </span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gaf532db55f8c6c01d1fc6ce58c3279d45">  317</a></span><span class="preprocessor">#define MXC_V_GCR_PCLKDIV_PCF_3MHZ                     ((uint32_t)0x7UL) </span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga238f92c3d9471d460a469ae6ac9c9a54">  318</a></span><span class="preprocessor">#define MXC_S_GCR_PCLKDIV_PCF_3MHZ                     (MXC_V_GCR_PCLKDIV_PCF_3MHZ &lt;&lt; MXC_F_GCR_PCLKDIV_PCF_POS) </span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga65f03fb0aac44858ee25d8022ab72bdd">  320</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIV_PCFWEN_POS                   3 </span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gad2aeef12eceab06bf80fafd62574a451">  321</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIV_PCFWEN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIV_PCFWEN_POS)) </span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gaadad2ac0cfecfda7f08ff6c34998fa9b">  323</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIV_AON_CLKDIV_POS               14 </span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga96a3166f853230147f6674fddfaf596e">  324</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIV_AON_CLKDIV                   ((uint32_t)(0x3UL &lt;&lt; MXC_F_GCR_PCLKDIV_AON_CLKDIV_POS)) </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga934d72f9e7426353b59703b2e2df2c28">  325</a></span><span class="preprocessor">#define MXC_V_GCR_PCLKDIV_AON_CLKDIV_DIV_4             ((uint32_t)0x0UL) </span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gac623170304579a2ddd63c4ded2f5a370">  326</a></span><span class="preprocessor">#define MXC_S_GCR_PCLKDIV_AON_CLKDIV_DIV_4             (MXC_V_GCR_PCLKDIV_AON_CLKDIV_DIV_4 &lt;&lt; MXC_F_GCR_PCLKDIV_AON_CLKDIV_POS) </span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga1cb748682f9ec6821f19baf4b4c2d445">  327</a></span><span class="preprocessor">#define MXC_V_GCR_PCLKDIV_AON_CLKDIV_DIV_8             ((uint32_t)0x1UL) </span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gaa741fe5388d6ce51a0351292c557d352">  328</a></span><span class="preprocessor">#define MXC_S_GCR_PCLKDIV_AON_CLKDIV_DIV_8             (MXC_V_GCR_PCLKDIV_AON_CLKDIV_DIV_8 &lt;&lt; MXC_F_GCR_PCLKDIV_AON_CLKDIV_POS) </span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gac71700bc2a378321d5298739a3a4cb98">  329</a></span><span class="preprocessor">#define MXC_V_GCR_PCLKDIV_AON_CLKDIV_DIV_16            ((uint32_t)0x2UL) </span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga60b6c82972621fce65298dbdfcb06a9f">  330</a></span><span class="preprocessor">#define MXC_S_GCR_PCLKDIV_AON_CLKDIV_DIV_16            (MXC_V_GCR_PCLKDIV_AON_CLKDIV_DIV_16 &lt;&lt; MXC_F_GCR_PCLKDIV_AON_CLKDIV_POS) </span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gac9f1344c6a70d175abf03f0cafbc31b4">  331</a></span><span class="preprocessor">#define MXC_V_GCR_PCLKDIV_AON_CLKDIV_DIV_32            ((uint32_t)0x3UL) </span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga90e1294d96d5083c151cd38976d33393">  332</a></span><span class="preprocessor">#define MXC_S_GCR_PCLKDIV_AON_CLKDIV_DIV_32            (MXC_V_GCR_PCLKDIV_AON_CLKDIV_DIV_32 &lt;&lt; MXC_F_GCR_PCLKDIV_AON_CLKDIV_POS) </span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga7335d0df3efd11f5372e0072516c4b19">  342</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_GPIO0_POS                   0 </span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gabac8eff3152d2a3cbc75922fcb3eb244">  343</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_GPIO0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_GPIO0_POS)) </span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga152ccdc8655502f3a66a63329474e673">  345</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_GPIO1_POS                   1 </span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga74c7f279ac65176e0826ed15ccd6efc8">  346</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_GPIO1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_GPIO1_POS)) </span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga33d445e41a23f83f52ca3b42628eccd1">  348</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_DMA_POS                     5 </span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga295607245a872e2aacdbc5a0458116d1">  349</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_DMA                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_DMA_POS)) </span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gaa5efd72717d5a368fce5b45ceaf0d586">  351</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_SPI0_POS                    6 </span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gac184cb3bbdd79e66209a71281152a61c">  352</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_SPI0                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_SPI0_POS)) </span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga23fdd70d9c2b7c919ecdd31a76ea4b43">  354</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_SPI1_POS                    7 </span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gad0cee6b676e3ba544009d774e5a91e8b">  355</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_SPI1                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_SPI1_POS)) </span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga98047bb3c7d76e161ca712dbe6f788c9">  357</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_UART0_POS                   9 </span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga90be1ae73d432e8b489f62ff6dae3ebd">  358</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_UART0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_UART0_POS)) </span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga470c0e5edb253434c66a4f53bee4bcea">  360</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_I2C0_POS                    13 </span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gabf905ec498c86ce7eb863cbb8a901e72">  361</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_I2C0                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_I2C0_POS)) </span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gae6068c595704b65466b24dda5e315ce9">  363</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_CRYPTO_POS                  14 </span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gac3169c4bfeb19c422f6ed223933b7dcb">  364</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_CRYPTO                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_CRYPTO_POS)) </span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga828e22c278ccf007152835596a11e6ef">  366</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR0_POS                    15 </span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga54302c55d6ffbe583cec4b780a2e6d13">  367</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR0                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_TMR0_POS)) </span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga8acd1bb6ee547c156378efcb95a296e3">  369</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR1_POS                    16 </span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga38b2192c723ea063f1ce56b71dd85d5b">  370</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR1                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_TMR1_POS)) </span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gaa2af6e26fc2d268568efdbc47366c1a0">  372</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR2_POS                    17 </span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga1a8ad487e5d6f993b27c44daeb8fbccf">  373</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR2                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_TMR2_POS)) </span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gabac590106879aa92141c9150aa32ef6a">  375</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR3_POS                    18 </span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga5dbc066d5ffdc4cc8fee87f7bd6f3f77">  376</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR3                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_TMR3_POS)) </span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga36b8618965a39ef35104263fd8a89e2b">  386</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_FWS_POS                      0 </span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga629965774734075c6f9cd590f91de7e6">  387</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_FWS                          ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_MEMCTRL_FWS_POS)) </span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga76474ae6eaa0d5f96316833caf325a41">  389</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_RAMWS_EN_POS                 4 </span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#gaf2df398bd431893b9be0d4893feda7ca">  390</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_RAMWS_EN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCTRL_RAMWS_EN_POS)) </span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#gadc27d0774374c3ec7d420e98f29a0b6b">  392</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_RAM0LS_EN_POS                16 </span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#gacb2f5e420f4b08f4eef6c6c07170d3ee">  393</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_RAM0LS_EN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCTRL_RAM0LS_EN_POS)) </span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#gaf70836a0d8d0773f33474634a6bf4924">  395</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_RAM1LS_EN_POS                17 </span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga7203d7155d489bcaa5e9cadc11f8223f">  396</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_RAM1LS_EN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCTRL_RAM1LS_EN_POS)) </span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga0edf5096cee593a67e5e015bdf5f029c">  398</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_RAM2LS_EN_POS                18 </span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga7cba7f6603b961411a2564b4d88396ba">  399</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_RAM2LS_EN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCTRL_RAM2LS_EN_POS)) </span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga30b5a54075ae29c0202ecb0bd91bb87f">  401</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_RAM3LS_EN_POS                19 </span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga04f12a08839aa6204ca304b2298d366c">  402</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_RAM3LS_EN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCTRL_RAM3LS_EN_POS)) </span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga1cb5a08a3d4a173de755cd207312ef34">  404</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_RAM4LS_EN_POS                20 </span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga2b55dfab348fc8a4e9680dc30f444917">  405</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_RAM4LS_EN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCTRL_RAM4LS_EN_POS)) </span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#gab1290e067d0e9782496bfffdac215150">  407</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_ICC0LS_EN_POS                24 </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga6a2793007c81e552b9623bd84a060a1b">  408</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_ICC0LS_EN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCTRL_ICC0LS_EN_POS)) </span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga53dba03656d2b011344e02b2f317b869">  410</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_ROMLS_EN_POS                 29 </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#gae4dec9d2d8b0febdca12966f7848f9ae">  411</a></span><span class="preprocessor">#define MXC_F_GCR_MEMCTRL_ROMLS_EN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCTRL_ROMLS_EN_POS)) </span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gaf551fa8d3be10ce4b1e81647299a2223">  421</a></span><span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM0_POS                        0 </span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gafb0983dfafe05982dbc91f7a7ab395fe">  422</a></span><span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM0_POS)) </span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga004144f993f0f0d97a32acbb0cfbc369">  424</a></span><span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM1_POS                        1 </span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga0ed1b4ee64df634a6e9428177c139387">  425</a></span><span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM1_POS)) </span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga027fe8bd689b677328c7859dcc3cea03">  427</a></span><span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM2_POS                        2 </span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga8e72d3cd739ccba0bdb255a7f3391fcd">  428</a></span><span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM2                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM2_POS)) </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gaefeeba64b32b73a8310daa6e6d53cfb9">  430</a></span><span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM3_POS                        3 </span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga369fb1b4178300361fdb2c78de90bfe6">  431</a></span><span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM3                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM3_POS)) </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga7f48b7e023d1fee390ebd5057e7f486d">  433</a></span><span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM4_POS                        4 </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga99ddd6e8360a53b52b70d213ffefa9cb">  434</a></span><span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM4                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM4_POS)) </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gaf18212b93531bb288d39042d3db99d1e">  436</a></span><span class="preprocessor">#define MXC_F_GCR_MEMZ_ICC0_POS                        8 </span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga2db3532c2398a4a4da6b3f418775847b">  437</a></span><span class="preprocessor">#define MXC_F_GCR_MEMZ_ICC0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_ICC0_POS)) </span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#gad6fc95665fbac7751b752d342ea806f8">  447</a></span><span class="preprocessor">#define MXC_F_GCR_SYSST_ICELOCK_POS                    0 </span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#ga2d81de58949eda396b2afadd314d3abf">  448</a></span><span class="preprocessor">#define MXC_F_GCR_SYSST_ICELOCK                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSST_ICELOCK_POS)) </span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga507bd57e76f5409560ac4e7d4ed049ab">  458</a></span><span class="preprocessor">#define MXC_F_GCR_RST1_WDT1_POS                        8 </span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga31133572beb2b27dc5836af6bf1675ac">  459</a></span><span class="preprocessor">#define MXC_F_GCR_RST1_WDT1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_WDT1_POS)) </span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga3ec13e762f729b375e15f9190c8a7651">  461</a></span><span class="preprocessor">#define MXC_F_GCR_RST1_SFES_POS                        28 </span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga4377144c4c9e221877d0433b38fba808">  462</a></span><span class="preprocessor">#define MXC_F_GCR_RST1_SFES                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_SFES_POS)) </span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga1ec280a52a437caaf62587c67267d5c8">  472</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_TRNG_POS                    2 </span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga02a7209c5b5b632e1bf6fceeb939bf27">  473</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_TRNG                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_TRNG_POS)) </span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga8b293a82c4a50fd21a9e266255c276f1">  475</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_WDT0_POS                    27 </span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gac222b30484da21858a7c4e1324519b6a">  476</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_WDT0                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_WDT0_POS)) </span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga57e67cbed9d3033e307e09ca87425f61">  478</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_WDT1_POS                    28 </span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga23263a32d5ea84b359a5d241c3955468">  479</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_WDT1                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_WDT1_POS)) </span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gaeca35f3796416dadb47a4e6ecc855c88">  481</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_SFES_POS                    30 </span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga69a8c38cb7ca430da64efb5eea32034a">  482</a></span><span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_SFES                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_SFES_POS)) </span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#ga0ed62da6dea197822d77cb3a336253e8">  492</a></span><span class="preprocessor">#define MXC_F_GCR_EVENTEN_DMA_POS                      0 </span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#gabbca618f11bb71debaa882b3d763ad9b">  493</a></span><span class="preprocessor">#define MXC_F_GCR_EVENTEN_DMA                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENTEN_DMA_POS)) </span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#ga94dfbd406a96e01c582519b5b422703f">  495</a></span><span class="preprocessor">#define MXC_F_GCR_EVENTEN_RX_POS                       1 </span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#ga80f9157b2d45ff894964670b7ecc5294">  496</a></span><span class="preprocessor">#define MXC_F_GCR_EVENTEN_RX                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENTEN_RX_POS)) </span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#gab99781509907cba87ea0ed718d102625">  498</a></span><span class="preprocessor">#define MXC_F_GCR_EVENTEN_TX_POS                       2 </span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#ga840402d0d4f9a0c481ffd04e1cc979f7">  499</a></span><span class="preprocessor">#define MXC_F_GCR_EVENTEN_TX                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENTEN_TX_POS)) </span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="group___g_c_r___r_e_v_i_s_i_o_n.html#ga3cf4c0cc3d78980001c528739dd92159">  509</a></span><span class="preprocessor">#define MXC_F_GCR_REVISION_REVISION_POS                0 </span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="group___g_c_r___r_e_v_i_s_i_o_n.html#gab8acc9ee142dcec22b1c1cc7cf0cf08d">  510</a></span><span class="preprocessor">#define MXC_F_GCR_REVISION_REVISION                    ((uint32_t)(0xFFFFUL &lt;&lt; MXC_F_GCR_REVISION_REVISION_POS)) </span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_i_e.html#ga57f3c5d7ca4f8574078806c7a49781ab">  520</a></span><span class="preprocessor">#define MXC_F_GCR_SYSIE_ICEUNLOCK_POS                  0 </span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_i_e.html#ga84c528324d7fe53996c5ffced5498ec8">  521</a></span><span class="preprocessor">#define MXC_F_GCR_SYSIE_ICEUNLOCK                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSIE_ICEUNLOCK_POS)) </span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga9654ef227ed4577161bc670522a171d8">  531</a></span><span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM0_POS                      0 </span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga917457bedaa6c2a44b4afb0a39ee451f">  532</a></span><span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM0                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCERR_RAM0_POS)) </span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#gab199f7b2e42a7a5d62d45459662f68ce">  534</a></span><span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM1_POS                      1 </span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#gacca1b947cf28e77d24756eee4f71b7c4">  535</a></span><span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM1                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCERR_RAM1_POS)) </span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#gaee528219c0c0b974ffc7a5c3ff2cbf17">  537</a></span><span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM2_POS                      2 </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga349109a729b0f814fa1b1eb8749ac9cc">  538</a></span><span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM2                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCERR_RAM2_POS)) </span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga9a43052c2fa971bb3a45eb2f97ff9836">  540</a></span><span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM3_POS                      3 </span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga0a261f978259e420974d51d784b2e806">  541</a></span><span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM3                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCERR_RAM3_POS)) </span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#gaafbc8f5b1ba7f7092f2e449aab52f8b9">  543</a></span><span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM4_POS                      4 </span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga7857d97f010a40a7e895003e650f0c43">  544</a></span><span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM4                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCERR_RAM4_POS)) </span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#gafdafa50efb15552a45af4f316e37754e">  554</a></span><span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM0_POS                      0 </span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga196592986dac4868aad8c03b0913d353">  555</a></span><span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM0                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCCED_RAM0_POS)) </span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga9beeaa55473c38c1c648d26d217dbc92">  557</a></span><span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM1_POS                      1 </span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga6a8d796771e084b86e3d0f84513b83ea">  558</a></span><span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM1                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCCED_RAM1_POS)) </span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#gaf356fb2377f66cead8e520975b20ec9d">  560</a></span><span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM2_POS                      2 </span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga8e2e6f81636db96a7db5dc4c3f7103d3">  561</a></span><span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM2                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCCED_RAM2_POS)) </span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#gae83d87f03624289ba1b82007ba85b6cc">  563</a></span><span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM3_POS                      3 </span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga0690bab8700f839afe351030716dcd30">  564</a></span><span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM3                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCCED_RAM3_POS)) </span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga8028bf2f2e0f61ea4561f44030c624bc">  566</a></span><span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM4_POS                      4 </span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga06d37319334a041a4dc37d4ad5e9f7fd">  567</a></span><span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM4                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCCED_RAM4_POS)) </span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga8be5a963d894203360c309f6d2849b27">  577</a></span><span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM0_POS                       0 </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#gac257a2e63c14f0fcf73a89ad79042179">  578</a></span><span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM0                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCIE_RAM0_POS)) </span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga006ff81a7f2488cec4fee405bc189b03">  580</a></span><span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM1_POS                       1 </span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga5e239fb3cd2479294ef1ccf25c94fc7c">  581</a></span><span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM1                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCIE_RAM1_POS)) </span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga278df6c167a60a5440de8cfca622f7ad">  583</a></span><span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM2_POS                       2 </span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#gacf304f526bdfd23eaa1b3ee67e334ced">  584</a></span><span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM2                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCIE_RAM2_POS)) </span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga6d94c48f7db1e1bd408e116693d032cb">  586</a></span><span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM3_POS                       3 </span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#gaec821457e47d397eecde46457a1584e3">  587</a></span><span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM3                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCIE_RAM3_POS)) </span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga701ed392d9c4cc2de0204a98e154d2b7">  589</a></span><span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM4_POS                       4 </span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga441c3953fb5f6f28393fc97c81ef8c84">  590</a></span><span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM4                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCIE_RAM4_POS)) </span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga7297369866b5de3a1f608f35b8e7d7cb">  600</a></span><span class="preprocessor">#define MXC_F_GCR_ECCADDR_DATARAMADDR_POS              0 </span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga9d2e1d236347b1c0ad2382fee33341d7">  601</a></span><span class="preprocessor">#define MXC_F_GCR_ECCADDR_DATARAMADDR                  ((uint32_t)(0x3FFFUL &lt;&lt; MXC_F_GCR_ECCADDR_DATARAMADDR_POS)) </span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga7a9cf119e4fa24607c13155be02a18c2">  603</a></span><span class="preprocessor">#define MXC_F_GCR_ECCADDR_DATARAMBANK_POS              14 </span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga111d226e7761b6d40e038b54f604b81a">  604</a></span><span class="preprocessor">#define MXC_F_GCR_ECCADDR_DATARAMBANK                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCADDR_DATARAMBANK_POS)) </span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#gab38d0da96415e04432638e3f5a6b7918">  606</a></span><span class="preprocessor">#define MXC_F_GCR_ECCADDR_DATARAMERR_POS               15 </span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#gab4b9d5ade07926088e59d3b5ea975618">  607</a></span><span class="preprocessor">#define MXC_F_GCR_ECCADDR_DATARAMERR                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCADDR_DATARAMERR_POS)) </span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#gaf211bbd7732d4e007094f7fc414f4f26">  609</a></span><span class="preprocessor">#define MXC_F_GCR_ECCADDR_TAGRAMADDR_POS               16 </span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga2983e70933387ac2569b4a53ef29788a">  610</a></span><span class="preprocessor">#define MXC_F_GCR_ECCADDR_TAGRAMADDR                   ((uint32_t)(0x3FFFUL &lt;&lt; MXC_F_GCR_ECCADDR_TAGRAMADDR_POS)) </span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga7585c01c7d23b5220a23332fc3691ec3">  612</a></span><span class="preprocessor">#define MXC_F_GCR_ECCADDR_TAGRAMBANK_POS               30 </span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga3e2cdad6e89d56a4faf00dbc84fe44f1">  613</a></span><span class="preprocessor">#define MXC_F_GCR_ECCADDR_TAGRAMBANK                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCADDR_TAGRAMBANK_POS)) </span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga4d3a4bc78474cd4d8a96b17b68692c23">  615</a></span><span class="preprocessor">#define MXC_F_GCR_ECCADDR_TAGRAMERR_POS                31 </span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga22afd05629cc1328eeba3bcd651688a9">  616</a></span><span class="preprocessor">#define MXC_F_GCR_ECCADDR_TAGRAMERR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCADDR_TAGRAMERR_POS)) </span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>}</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">#endif </span><span class="comment">// LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32520_INCLUDE_GCR_REGS_H_</span></div>
<div class="ttc" id="agroup__gcr__registers_html_a3d9300f370fea5ec743ab5e6d12db523"><div class="ttname"><a href="group__gcr__registers.html#a3d9300f370fea5ec743ab5e6d12db523">mxc_gcr_regs_t::eccerr</a></div><div class="ttdeci">__IO uint32_t eccerr</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:96</div></div>
<div class="ttc" id="agroup__gcr__registers_html_a407cda1ef910d9af256661910946b14e"><div class="ttname"><a href="group__gcr__registers.html#a407cda1ef910d9af256661910946b14e">mxc_gcr_regs_t::sysctrl</a></div><div class="ttdeci">__IO uint32_t sysctrl</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:78</div></div>
<div class="ttc" id="agroup__gcr__registers_html_a4d2fd2c661cc165f36e3b36cb794cafe"><div class="ttname"><a href="group__gcr__registers.html#a4d2fd2c661cc165f36e3b36cb794cafe">mxc_gcr_regs_t::memctrl</a></div><div class="ttdeci">__IO uint32_t memctrl</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:86</div></div>
<div class="ttc" id="agroup__gcr__registers_html_a528b8e5513397c4fd224f8e1ab137b63"><div class="ttname"><a href="group__gcr__registers.html#a528b8e5513397c4fd224f8e1ab137b63">mxc_gcr_regs_t::eccced</a></div><div class="ttdeci">__IO uint32_t eccced</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:97</div></div>
<div class="ttc" id="agroup__gcr__registers_html_a5557fd03ed7398e31f6611c6b0e23bd6"><div class="ttname"><a href="group__gcr__registers.html#a5557fd03ed7398e31f6611c6b0e23bd6">mxc_gcr_regs_t::rst0</a></div><div class="ttdeci">__IO uint32_t rst0</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:79</div></div>
<div class="ttc" id="agroup__gcr__registers_html_a5614e3d3d61a7b8e1e1c753d4442f209"><div class="ttname"><a href="group__gcr__registers.html#a5614e3d3d61a7b8e1e1c753d4442f209">mxc_gcr_regs_t::clkctrl</a></div><div class="ttdeci">__IO uint32_t clkctrl</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:80</div></div>
<div class="ttc" id="agroup__gcr__registers_html_a6826ace542358140e4ade1c99ed5ca87"><div class="ttname"><a href="group__gcr__registers.html#a6826ace542358140e4ade1c99ed5ca87">mxc_gcr_regs_t::memz</a></div><div class="ttdeci">__IO uint32_t memz</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:87</div></div>
<div class="ttc" id="agroup__gcr__registers_html_a6e139ffb1b218877f74b83aaddd17439"><div class="ttname"><a href="group__gcr__registers.html#a6e139ffb1b218877f74b83aaddd17439">mxc_gcr_regs_t::sysst</a></div><div class="ttdeci">__IO uint32_t sysst</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:89</div></div>
<div class="ttc" id="agroup__gcr__registers_html_a74affb3ea2ad99b50d09a476f75f7b05"><div class="ttname"><a href="group__gcr__registers.html#a74affb3ea2ad99b50d09a476f75f7b05">mxc_gcr_regs_t::pm</a></div><div class="ttdeci">__IO uint32_t pm</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:81</div></div>
<div class="ttc" id="agroup__gcr__registers_html_a86a9c8da4c98f1feec252973106f11bc"><div class="ttname"><a href="group__gcr__registers.html#a86a9c8da4c98f1feec252973106f11bc">mxc_gcr_regs_t::eccaddr</a></div><div class="ttdeci">__IO uint32_t eccaddr</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:99</div></div>
<div class="ttc" id="agroup__gcr__registers_html_a8db7241bc2204b183f6bfc85b2e88a95"><div class="ttname"><a href="group__gcr__registers.html#a8db7241bc2204b183f6bfc85b2e88a95">mxc_gcr_regs_t::pclkdis0</a></div><div class="ttdeci">__IO uint32_t pclkdis0</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:85</div></div>
<div class="ttc" id="agroup__gcr__registers_html_a8f7a0b2eff9f55ace2c79ddea2e4a8f2"><div class="ttname"><a href="group__gcr__registers.html#a8f7a0b2eff9f55ace2c79ddea2e4a8f2">mxc_gcr_regs_t::sysie</a></div><div class="ttdeci">__IO uint32_t sysie</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:94</div></div>
<div class="ttc" id="agroup__gcr__registers_html_aa20185f27fffbec3311f25dd4ed63ed5"><div class="ttname"><a href="group__gcr__registers.html#aa20185f27fffbec3311f25dd4ed63ed5">mxc_gcr_regs_t::rst1</a></div><div class="ttdeci">__IO uint32_t rst1</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:90</div></div>
<div class="ttc" id="agroup__gcr__registers_html_aa2d61e2f99bf4305e4b5d33475388fd4"><div class="ttname"><a href="group__gcr__registers.html#aa2d61e2f99bf4305e4b5d33475388fd4">mxc_gcr_regs_t::pclkdiv</a></div><div class="ttdeci">__IO uint32_t pclkdiv</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:83</div></div>
<div class="ttc" id="agroup__gcr__registers_html_aa8f90017103c08f3d9c41fe14bef8bc4"><div class="ttname"><a href="group__gcr__registers.html#aa8f90017103c08f3d9c41fe14bef8bc4">mxc_gcr_regs_t::pclkdis1</a></div><div class="ttdeci">__IO uint32_t pclkdis1</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:91</div></div>
<div class="ttc" id="agroup__gcr__registers_html_abb33e43ce55ab7142a4ea3ebc11b1e24"><div class="ttname"><a href="group__gcr__registers.html#abb33e43ce55ab7142a4ea3ebc11b1e24">mxc_gcr_regs_t::eventen</a></div><div class="ttdeci">__IO uint32_t eventen</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:92</div></div>
<div class="ttc" id="agroup__gcr__registers_html_ae93f00095baadabd87fea73087eb870a"><div class="ttname"><a href="group__gcr__registers.html#ae93f00095baadabd87fea73087eb870a">mxc_gcr_regs_t::revision</a></div><div class="ttdeci">__I uint32_t revision</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:93</div></div>
<div class="ttc" id="agroup__gcr__registers_html_af22a3cb8fed5c7882995ff8e36131a8b"><div class="ttname"><a href="group__gcr__registers.html#af22a3cb8fed5c7882995ff8e36131a8b">mxc_gcr_regs_t::eccie</a></div><div class="ttdeci">__IO uint32_t eccie</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:98</div></div>
<div class="ttc" id="agroup__gcr__registers_html_structmxc__gcr__regs__t"><div class="ttname"><a href="group__gcr__registers.html#structmxc__gcr__regs__t">mxc_gcr_regs_t</a></div><div class="ttdef"><b>Definition:</b> gcr_regs.h:77</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_36289053de817412f4827d5b9e323d6d.html">MAX32520</a></li><li class="navelem"><a class="el" href="dir_a4a036bf7cd2cfc1453551f78106c2c8.html">Include</a></li><li class="navelem"><a class="el" href="gcr__regs_8h.html">gcr_regs.h</a></li>
    <li class="footer">Generated on Tue Feb 27 2024 22:01:39 for MAX32520 Peripheral Driver API by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
