<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : dramtiming0</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : dramtiming0</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r.html">Component : ALT_IO48_HMC_MMR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL</a> </td></tr>
<tr>
<td align="left">[12:7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES</a> </td></tr>
<tr>
<td align="left">[18:13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES</a> </td></tr>
<tr>
<td align="left">[31:19] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_tcl </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0038dbbcbcd4ca191ccdb2c841e73c7f"></a><a class="anchor" id="ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL"></a></p>
<p>Memory read latency.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae56086bb0c2c8087eeaf8b73a7357504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#gae56086bb0c2c8087eeaf8b73a7357504">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae56086bb0c2c8087eeaf8b73a7357504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c70a6cc492364a39157ee0abd55446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga96c70a6cc492364a39157ee0abd55446">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga96c70a6cc492364a39157ee0abd55446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199c1e8b403f56e43fecaca50e59f71f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga199c1e8b403f56e43fecaca50e59f71f">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga199c1e8b403f56e43fecaca50e59f71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0fda9517ad6a766147f94f598f8cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga0e0fda9517ad6a766147f94f598f8cd7">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:ga0e0fda9517ad6a766147f94f598f8cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2588a6b18930f974898b3f81342658ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga2588a6b18930f974898b3f81342658ad">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:ga2588a6b18930f974898b3f81342658ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ef553735d0aa40fd6c372e5f55a111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga69ef553735d0aa40fd6c372e5f55a111">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga69ef553735d0aa40fd6c372e5f55a111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8534f1ac6400481e566e7e50e5cf59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga5a8534f1ac6400481e566e7e50e5cf59">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga5a8534f1ac6400481e566e7e50e5cf59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b5e2bf7cce3ee67cb384cbbd2c88f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga56b5e2bf7cce3ee67cb384cbbd2c88f7">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga56b5e2bf7cce3ee67cb384cbbd2c88f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_power_saving_exit_cycles </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd26338fcb3b7337ce44dbf4d23df68f0"></a><a class="anchor" id="ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES"></a></p>
<p>The minimum number of cycles to stay in a low power state. This applies to both power down and self-refresh and should be set to the greater of tPD and tCKESR.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga025c769cde55917d5f7a46fff71052f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga025c769cde55917d5f7a46fff71052f3">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga025c769cde55917d5f7a46fff71052f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65113e83a055f15b692b7aee49cf1a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga65113e83a055f15b692b7aee49cf1a66">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga65113e83a055f15b692b7aee49cf1a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef2b938556b6b8bbfeed40e4fd16310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#gaaef2b938556b6b8bbfeed40e4fd16310">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaaef2b938556b6b8bbfeed40e4fd16310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e123eac18e8632d63d0423ce1289b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga79e123eac18e8632d63d0423ce1289b7">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_SET_MSK</a>&#160;&#160;&#160;0x00001f80</td></tr>
<tr class="separator:ga79e123eac18e8632d63d0423ce1289b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a5f65475ad7dfa98e77621f00b771b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga45a5f65475ad7dfa98e77621f00b771b">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_CLR_MSK</a>&#160;&#160;&#160;0xffffe07f</td></tr>
<tr class="separator:ga45a5f65475ad7dfa98e77621f00b771b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb33a4d44c187a86cb2055f7a4ee44ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#gacb33a4d44c187a86cb2055f7a4ee44ee">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gacb33a4d44c187a86cb2055f7a4ee44ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633cf0281bf9e3e6f320e80f1abc2d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga633cf0281bf9e3e6f320e80f1abc2d2f">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f80) &gt;&gt; 7)</td></tr>
<tr class="separator:ga633cf0281bf9e3e6f320e80f1abc2d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf2c7a807fcd715b819740befa98a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga1bf2c7a807fcd715b819740befa98a03">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00001f80)</td></tr>
<tr class="separator:ga1bf2c7a807fcd715b819740befa98a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_mem_clk_disable_entry_cycles </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5ca19841c1413b6f1ca93d74fc22e969"></a><a class="anchor" id="ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES"></a></p>
<p>Set to a the number of clocks after the execution of an self-refresh to stop the clock. This register is generally set based on PHY design latency and should generally not be changed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae4d1494f67b0eece9c43416cbfa0ec64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#gae4d1494f67b0eece9c43416cbfa0ec64">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gae4d1494f67b0eece9c43416cbfa0ec64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcf4a733efd9c7d348c482033d2e194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#gafbcf4a733efd9c7d348c482033d2e194">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gafbcf4a733efd9c7d348c482033d2e194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0de6bbd4ddb04bcf2db2061b72495e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga0de6bbd4ddb04bcf2db2061b72495e94">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga0de6bbd4ddb04bcf2db2061b72495e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43633f02ba1a884839fdb40ff33b39a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga43633f02ba1a884839fdb40ff33b39a3">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_SET_MSK</a>&#160;&#160;&#160;0x0007e000</td></tr>
<tr class="separator:ga43633f02ba1a884839fdb40ff33b39a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548d58ccc6a0e7581b636d81baedfc51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga548d58ccc6a0e7581b636d81baedfc51">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_CLR_MSK</a>&#160;&#160;&#160;0xfff81fff</td></tr>
<tr class="separator:ga548d58ccc6a0e7581b636d81baedfc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b15f66f4e1d0aac04588114ea2e39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga24b15f66f4e1d0aac04588114ea2e39d">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga24b15f66f4e1d0aac04588114ea2e39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b4a3fadd270c6dac22b9a46d2a3a3ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga4b4a3fadd270c6dac22b9a46d2a3a3ab">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0007e000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga4b4a3fadd270c6dac22b9a46d2a3a3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da56323844c8c5d058076aa5a675587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga3da56323844c8c5d058076aa5a675587">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x0007e000)</td></tr>
<tr class="separator:ga3da56323844c8c5d058076aa5a675587"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0__s">ALT_IO48_HMC_MMR_DRAMTIMING0_s</a></td></tr>
<tr class="separator:struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0f3860ce6901564ac54ac9b3d2f84fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga0f3860ce6901564ac54ac9b3d2f84fd0">ALT_IO48_HMC_MMR_DRAMTIMING0_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga0f3860ce6901564ac54ac9b3d2f84fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga029ee5b4e3401316ac7404ac45703f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga029ee5b4e3401316ac7404ac45703f9a">ALT_IO48_HMC_MMR_DRAMTIMING0_OFST</a>&#160;&#160;&#160;0x50</td></tr>
<tr class="separator:ga029ee5b4e3401316ac7404ac45703f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga100635ce80d7e4e478b18f4cd9fdc6ed"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0__s">ALT_IO48_HMC_MMR_DRAMTIMING0_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga100635ce80d7e4e478b18f4cd9fdc6ed">ALT_IO48_HMC_MMR_DRAMTIMING0_t</a></td></tr>
<tr class="separator:ga100635ce80d7e4e478b18f4cd9fdc6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0__s" id="struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_IO48_HMC_MMR_DRAMTIMING0_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html">ALT_IO48_HMC_MMR_DRAMTIMING0</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acde655223d9185e19d11a8e8a751fbe8"></a>uint32_t</td>
<td class="fieldname">
cfg_tcl: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a134754112a1281c134af65f3a26d8f2e"></a>uint32_t</td>
<td class="fieldname">
cfg_power_saving_exit_cycles: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6f1088f8f68915a2e97737eb0dbd6061"></a>uint32_t</td>
<td class="fieldname">
cfg_mem_clk_disable_entry_cycles: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acac3243470fea99073989c2834006cae"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 13</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gae56086bb0c2c8087eeaf8b73a7357504"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga96c70a6cc492364a39157ee0abd55446"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga199c1e8b403f56e43fecaca50e59f71f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0e0fda9517ad6a766147f94f598f8cd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2588a6b18930f974898b3f81342658ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga69ef553735d0aa40fd6c372e5f55a111"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5a8534f1ac6400481e566e7e50e5cf59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga56b5e2bf7cce3ee67cb384cbbd2c88f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_TCL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga025c769cde55917d5f7a46fff71052f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga65113e83a055f15b692b7aee49cf1a66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaef2b938556b6b8bbfeed40e4fd16310"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga79e123eac18e8632d63d0423ce1289b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_SET_MSK&#160;&#160;&#160;0x00001f80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga45a5f65475ad7dfa98e77621f00b771b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_CLR_MSK&#160;&#160;&#160;0xffffe07f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacb33a4d44c187a86cb2055f7a4ee44ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga633cf0281bf9e3e6f320e80f1abc2d2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f80) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1bf2c7a807fcd715b819740befa98a03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00001f80)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_POWER_SAVING_EXIT_CYCLES</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae4d1494f67b0eece9c43416cbfa0ec64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafbcf4a733efd9c7d348c482033d2e194"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0de6bbd4ddb04bcf2db2061b72495e94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga43633f02ba1a884839fdb40ff33b39a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_SET_MSK&#160;&#160;&#160;0x0007e000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga548d58ccc6a0e7581b636d81baedfc51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_CLR_MSK&#160;&#160;&#160;0xfff81fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga24b15f66f4e1d0aac04588114ea2e39d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4b4a3fadd270c6dac22b9a46d2a3a3ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0007e000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3da56323844c8c5d058076aa5a675587"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x0007e000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES">ALT_IO48_HMC_MMR_DRAMTIMING0_CFG_MEM_CLK_DIS_ENTRY_CYCLES</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0f3860ce6901564ac54ac9b3d2f84fd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html">ALT_IO48_HMC_MMR_DRAMTIMING0</a> register. </p>

</div>
</div>
<a class="anchor" id="ga029ee5b4e3401316ac7404ac45703f9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMTIMING0_OFST&#160;&#160;&#160;0x50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html">ALT_IO48_HMC_MMR_DRAMTIMING0</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga100635ce80d7e4e478b18f4cd9fdc6ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0__s">ALT_IO48_HMC_MMR_DRAMTIMING0_s</a> <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html#ga100635ce80d7e4e478b18f4cd9fdc6ed">ALT_IO48_HMC_MMR_DRAMTIMING0_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_t_i_m_i_n_g0.html">ALT_IO48_HMC_MMR_DRAMTIMING0</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:43 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
