18:05:43 **** Incremental Build of configuration Debug for project dma_loop_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 58969 F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm freertos10_xilinx_ps7_cortexa9_0 F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop_system/Debug/system.bif
sdcard_gen --xpfm F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop_system/Debug/system.bif --bitstream F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit --elf F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/Debug/dma_loop.elf,ps7_cortexa9_0
creating BOOT.BIN using F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop/_ide/bitstream/design_1_wrapper.bit
Running E:/xilinx/Vitis/2021.2/bin/bootgen  -image F:/study_vivado_ps/zc706_eth_DMA_Loopback/vitis/dma_loop_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

18:05:53 Build Finished (took 9s.596ms)

