<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf561 › include › mach › defBF561.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>defBF561.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2005-2010 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the Clear BSD license or the GPL-2 (or later)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _DEF_BF561_H</span>
<span class="cp">#define _DEF_BF561_H</span>

<span class="cm">/*********************************************************************************** */</span>
<span class="cm">/* System MMR Register Map */</span>
<span class="cm">/*********************************************************************************** */</span>

<span class="cm">/* Clock and System Control (0xFFC00000 - 0xFFC000FF) */</span>

<span class="cp">#define PLL_CTL                0xFFC00000	</span><span class="cm">/* PLL Control register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define PLL_DIV			        0xFFC00004	</span><span class="cm">/* PLL Divide Register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define VR_CTL			        0xFFC00008	</span><span class="cm">/* Voltage Regulator Control Register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define PLL_STAT               0xFFC0000C	</span><span class="cm">/* PLL Status register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define PLL_LOCKCNT            0xFFC00010	</span><span class="cm">/* PLL Lock Count register (16-bit) */</span><span class="cp"></span>
<span class="cp">#define CHIPID                 0xFFC00014       </span><span class="cm">/* Chip ID Register */</span><span class="cp"></span>

<span class="cm">/* For MMR&#39;s that are reserved on Core B, set up defines to better integrate with other ports */</span>
<span class="cp">#define DOUBLE_FAULT            (DOUBLE_FAULT_B|DOUBLE_FAULT_A)</span>
<span class="cp">#define RESET_DOUBLE            (SWRST_DBL_FAULT_B|SWRST_DBL_FAULT_A)</span>
<span class="cp">#define RESET_WDOG              (SWRST_WDT_B|SWRST_WDT_A)</span>
<span class="cp">#define RESET_SOFTWARE          (SWRST_OCCURRED)</span>

<span class="cm">/* System Reset and Interrupt Controller registers for core A (0xFFC0 0100-0xFFC0 01FF) */</span>
<span class="cp">#define SWRST                   0xFFC00100	</span><span class="cm">/* Software Reset register */</span><span class="cp"></span>
<span class="cp">#define SYSCR                   0xFFC00104	</span><span class="cm">/* System Reset Configuration register */</span><span class="cp"></span>
<span class="cp">#define SIC_RVECT               0xFFC00108	</span><span class="cm">/* SIC Reset Vector Address Register */</span><span class="cp"></span>
<span class="cp">#define SIC_IMASK0              0xFFC0010C	</span><span class="cm">/* SIC Interrupt Mask register 0 */</span><span class="cp"></span>
<span class="cp">#define SIC_IMASK1              0xFFC00110	</span><span class="cm">/* SIC Interrupt Mask register 1 */</span><span class="cp"></span>
<span class="cp">#define SIC_IAR0                0xFFC00124	</span><span class="cm">/* SIC Interrupt Assignment Register 0 */</span><span class="cp"></span>
<span class="cp">#define SIC_IAR1                0xFFC00128	</span><span class="cm">/* SIC Interrupt Assignment Register 1 */</span><span class="cp"></span>
<span class="cp">#define SIC_IAR2                0xFFC0012C	</span><span class="cm">/* SIC Interrupt Assignment Register 2 */</span><span class="cp"></span>
<span class="cp">#define SIC_IAR3                0xFFC00130	</span><span class="cm">/* SIC Interrupt Assignment Register 3 */</span><span class="cp"></span>
<span class="cp">#define SIC_IAR4                0xFFC00134	</span><span class="cm">/* SIC Interrupt Assignment Register 4 */</span><span class="cp"></span>
<span class="cp">#define SIC_IAR5                0xFFC00138	</span><span class="cm">/* SIC Interrupt Assignment Register 5 */</span><span class="cp"></span>
<span class="cp">#define SIC_IAR6                0xFFC0013C	</span><span class="cm">/* SIC Interrupt Assignment Register 6 */</span><span class="cp"></span>
<span class="cp">#define SIC_IAR7                0xFFC00140	</span><span class="cm">/* SIC Interrupt Assignment Register 7 */</span><span class="cp"></span>
<span class="cp">#define SIC_ISR0                0xFFC00114	</span><span class="cm">/* SIC Interrupt Status register 0 */</span><span class="cp"></span>
<span class="cp">#define SIC_ISR1                0xFFC00118	</span><span class="cm">/* SIC Interrupt Status register 1 */</span><span class="cp"></span>
<span class="cp">#define SIC_IWR0                0xFFC0011C	</span><span class="cm">/* SIC Interrupt Wakeup-Enable register 0 */</span><span class="cp"></span>
<span class="cp">#define SIC_IWR1                0xFFC00120	</span><span class="cm">/* SIC Interrupt Wakeup-Enable register 1 */</span><span class="cp"></span>

<span class="cm">/* System Reset and Interrupt Controller registers for Core B (0xFFC0 1100-0xFFC0 11FF) */</span>
<span class="cp">#define SICB_SWRST              0xFFC01100	</span><span class="cm">/* reserved */</span><span class="cp"></span>
<span class="cp">#define SICB_SYSCR              0xFFC01104	</span><span class="cm">/* reserved */</span><span class="cp"></span>
<span class="cp">#define SICB_RVECT              0xFFC01108	</span><span class="cm">/* SIC Reset Vector Address Register */</span><span class="cp"></span>
<span class="cp">#define SICB_IMASK0             0xFFC0110C	</span><span class="cm">/* SIC Interrupt Mask register 0 */</span><span class="cp"></span>
<span class="cp">#define SICB_IMASK1             0xFFC01110	</span><span class="cm">/* SIC Interrupt Mask register 1 */</span><span class="cp"></span>
<span class="cp">#define SICB_IAR0               0xFFC01124	</span><span class="cm">/* SIC Interrupt Assignment Register 0 */</span><span class="cp"></span>
<span class="cp">#define SICB_IAR1               0xFFC01128	</span><span class="cm">/* SIC Interrupt Assignment Register 1 */</span><span class="cp"></span>
<span class="cp">#define SICB_IAR2               0xFFC0112C	</span><span class="cm">/* SIC Interrupt Assignment Register 2 */</span><span class="cp"></span>
<span class="cp">#define SICB_IAR3               0xFFC01130	</span><span class="cm">/* SIC Interrupt Assignment Register 3 */</span><span class="cp"></span>
<span class="cp">#define SICB_IAR4               0xFFC01134	</span><span class="cm">/* SIC Interrupt Assignment Register 4 */</span><span class="cp"></span>
<span class="cp">#define SICB_IAR5               0xFFC01138	</span><span class="cm">/* SIC Interrupt Assignment Register 5 */</span><span class="cp"></span>
<span class="cp">#define SICB_IAR6               0xFFC0113C	</span><span class="cm">/* SIC Interrupt Assignment Register 6 */</span><span class="cp"></span>
<span class="cp">#define SICB_IAR7               0xFFC01140	</span><span class="cm">/* SIC Interrupt Assignment Register 7 */</span><span class="cp"></span>
<span class="cp">#define SICB_ISR0               0xFFC01114	</span><span class="cm">/* SIC Interrupt Status register 0 */</span><span class="cp"></span>
<span class="cp">#define SICB_ISR1               0xFFC01118	</span><span class="cm">/* SIC Interrupt Status register 1 */</span><span class="cp"></span>
<span class="cp">#define SICB_IWR0               0xFFC0111C	</span><span class="cm">/* SIC Interrupt Wakeup-Enable register 0 */</span><span class="cp"></span>
<span class="cp">#define SICB_IWR1               0xFFC01120	</span><span class="cm">/* SIC Interrupt Wakeup-Enable register 1 */</span><span class="cp"></span>

<span class="cm">/* Watchdog Timer registers for Core A (0xFFC0 0200-0xFFC0 02FF) */</span>
<span class="cp">#define WDOGA_CTL 				0xFFC00200	</span><span class="cm">/* Watchdog Control register */</span><span class="cp"></span>
<span class="cp">#define WDOGA_CNT 				0xFFC00204	</span><span class="cm">/* Watchdog Count register */</span><span class="cp"></span>
<span class="cp">#define WDOGA_STAT 				0xFFC00208	</span><span class="cm">/* Watchdog Status register */</span><span class="cp"></span>

<span class="cm">/* Watchdog Timer registers for Core B (0xFFC0 1200-0xFFC0 12FF) */</span>
<span class="cp">#define WDOGB_CTL 				0xFFC01200	</span><span class="cm">/* Watchdog Control register */</span><span class="cp"></span>
<span class="cp">#define WDOGB_CNT 				0xFFC01204	</span><span class="cm">/* Watchdog Count register */</span><span class="cp"></span>
<span class="cp">#define WDOGB_STAT 				0xFFC01208	</span><span class="cm">/* Watchdog Status register */</span><span class="cp"></span>

<span class="cm">/* UART Controller (0xFFC00400 - 0xFFC004FF) */</span>

<span class="cm">/*</span>
<span class="cm"> * Because include/linux/serial_reg.h have defined UART_*,</span>
<span class="cm"> * So we define blackfin uart regs to BFIN_UART0_*.</span>
<span class="cm"> */</span>
<span class="cp">#define BFIN_UART_THR			0xFFC00400  </span><span class="cm">/* Transmit Holding register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_RBR			0xFFC00400  </span><span class="cm">/* Receive Buffer register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_DLL			0xFFC00400  </span><span class="cm">/* Divisor Latch (Low-Byte) */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_IER			0xFFC00404  </span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_DLH			0xFFC00404  </span><span class="cm">/* Divisor Latch (High-Byte) */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_IIR			0xFFC00408  </span><span class="cm">/* Interrupt Identification Register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_LCR			0xFFC0040C  </span><span class="cm">/* Line Control Register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_MCR			0xFFC00410  </span><span class="cm">/* Modem Control Register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_LSR			0xFFC00414  </span><span class="cm">/* Line Status Register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_MSR			0xFFC00418  </span><span class="cm">/* Modem Status Register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_SCR			0xFFC0041C  </span><span class="cm">/* SCR Scratch Register */</span><span class="cp"></span>
<span class="cp">#define BFIN_UART_GCTL			0xFFC00424  </span><span class="cm">/* Global Control Register */</span><span class="cp"></span>

<span class="cm">/* SPI Controller (0xFFC00500 - 0xFFC005FF) */</span>
<span class="cp">#define SPI0_REGBASE          		0xFFC00500</span>
<span class="cp">#define SPI_CTL               		0xFFC00500	</span><span class="cm">/* SPI Control Register */</span><span class="cp"></span>
<span class="cp">#define SPI_FLG               		0xFFC00504	</span><span class="cm">/* SPI Flag register */</span><span class="cp"></span>
<span class="cp">#define SPI_STAT              		0xFFC00508	</span><span class="cm">/* SPI Status register */</span><span class="cp"></span>
<span class="cp">#define SPI_TDBR              		0xFFC0050C	</span><span class="cm">/* SPI Transmit Data Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPI_RDBR              		0xFFC00510	</span><span class="cm">/* SPI Receive Data Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPI_BAUD              		0xFFC00514	</span><span class="cm">/* SPI Baud rate Register */</span><span class="cp"></span>
<span class="cp">#define SPI_SHADOW            		0xFFC00518	</span><span class="cm">/* SPI_RDBR Shadow Register */</span><span class="cp"></span>

<span class="cm">/* Timer 0-7 registers (0xFFC0 0600-0xFFC0 06FF) */</span>
<span class="cp">#define TIMER0_CONFIG 				0xFFC00600	</span><span class="cm">/* Timer0 Configuration register */</span><span class="cp"></span>
<span class="cp">#define TIMER0_COUNTER 				0xFFC00604	</span><span class="cm">/* Timer0 Counter register */</span><span class="cp"></span>
<span class="cp">#define TIMER0_PERIOD 				0xFFC00608	</span><span class="cm">/* Timer0 Period register */</span><span class="cp"></span>
<span class="cp">#define TIMER0_WIDTH 				0xFFC0060C	</span><span class="cm">/* Timer0 Width register */</span><span class="cp"></span>

<span class="cp">#define TIMER1_CONFIG 				0xFFC00610	</span><span class="cm">/* Timer1 Configuration register */</span><span class="cp"></span>
<span class="cp">#define TIMER1_COUNTER 				0xFFC00614	</span><span class="cm">/* Timer1 Counter register */</span><span class="cp"></span>
<span class="cp">#define TIMER1_PERIOD 				0xFFC00618	</span><span class="cm">/* Timer1 Period register */</span><span class="cp"></span>
<span class="cp">#define TIMER1_WIDTH 				0xFFC0061C	</span><span class="cm">/* Timer1 Width register */</span><span class="cp"></span>

<span class="cp">#define TIMER2_CONFIG 				0xFFC00620	</span><span class="cm">/* Timer2 Configuration register */</span><span class="cp"></span>
<span class="cp">#define TIMER2_COUNTER 				0xFFC00624	</span><span class="cm">/* Timer2 Counter register */</span><span class="cp"></span>
<span class="cp">#define TIMER2_PERIOD 				0xFFC00628	</span><span class="cm">/* Timer2 Period register */</span><span class="cp"></span>
<span class="cp">#define TIMER2_WIDTH 				0xFFC0062C	</span><span class="cm">/* Timer2 Width register */</span><span class="cp"></span>

<span class="cp">#define TIMER3_CONFIG 				0xFFC00630	</span><span class="cm">/* Timer3 Configuration register */</span><span class="cp"></span>
<span class="cp">#define TIMER3_COUNTER 				0xFFC00634	</span><span class="cm">/* Timer3 Counter register */</span><span class="cp"></span>
<span class="cp">#define TIMER3_PERIOD 				0xFFC00638	</span><span class="cm">/* Timer3 Period register */</span><span class="cp"></span>
<span class="cp">#define TIMER3_WIDTH 				0xFFC0063C	</span><span class="cm">/* Timer3 Width register */</span><span class="cp"></span>

<span class="cp">#define TIMER4_CONFIG 				0xFFC00640	</span><span class="cm">/* Timer4 Configuration register */</span><span class="cp"></span>
<span class="cp">#define TIMER4_COUNTER 				0xFFC00644	</span><span class="cm">/* Timer4 Counter register */</span><span class="cp"></span>
<span class="cp">#define TIMER4_PERIOD 				0xFFC00648	</span><span class="cm">/* Timer4 Period register */</span><span class="cp"></span>
<span class="cp">#define TIMER4_WIDTH 				0xFFC0064C	</span><span class="cm">/* Timer4 Width register */</span><span class="cp"></span>

<span class="cp">#define TIMER5_CONFIG 				0xFFC00650	</span><span class="cm">/* Timer5 Configuration register */</span><span class="cp"></span>
<span class="cp">#define TIMER5_COUNTER 				0xFFC00654	</span><span class="cm">/* Timer5 Counter register */</span><span class="cp"></span>
<span class="cp">#define TIMER5_PERIOD 				0xFFC00658	</span><span class="cm">/* Timer5 Period register */</span><span class="cp"></span>
<span class="cp">#define TIMER5_WIDTH 				0xFFC0065C	</span><span class="cm">/* Timer5 Width register */</span><span class="cp"></span>

<span class="cp">#define TIMER6_CONFIG 				0xFFC00660	</span><span class="cm">/* Timer6 Configuration register */</span><span class="cp"></span>
<span class="cp">#define TIMER6_COUNTER 				0xFFC00664	</span><span class="cm">/* Timer6 Counter register */</span><span class="cp"></span>
<span class="cp">#define TIMER6_PERIOD 				0xFFC00668	</span><span class="cm">/* Timer6 Period register */</span><span class="cp"></span>
<span class="cp">#define TIMER6_WIDTH 				0xFFC0066C	</span><span class="cm">/* Timer6 Width register */</span><span class="cp"></span>

<span class="cp">#define TIMER7_CONFIG 				0xFFC00670	</span><span class="cm">/* Timer7 Configuration register */</span><span class="cp"></span>
<span class="cp">#define TIMER7_COUNTER 				0xFFC00674	</span><span class="cm">/* Timer7 Counter register */</span><span class="cp"></span>
<span class="cp">#define TIMER7_PERIOD 				0xFFC00678	</span><span class="cm">/* Timer7 Period register */</span><span class="cp"></span>
<span class="cp">#define TIMER7_WIDTH 				0xFFC0067C	</span><span class="cm">/* Timer7 Width register */</span><span class="cp"></span>

<span class="cp">#define TMRS8_ENABLE 				0xFFC00680	</span><span class="cm">/* Timer Enable Register */</span><span class="cp"></span>
<span class="cp">#define TMRS8_DISABLE 				0xFFC00684	</span><span class="cm">/* Timer Disable register */</span><span class="cp"></span>
<span class="cp">#define TMRS8_STATUS 				0xFFC00688	</span><span class="cm">/* Timer Status register */</span><span class="cp"></span>

<span class="cm">/* Timer registers 8-11 (0xFFC0 1600-0xFFC0 16FF) */</span>
<span class="cp">#define TIMER8_CONFIG 				0xFFC01600	</span><span class="cm">/* Timer8 Configuration register */</span><span class="cp"></span>
<span class="cp">#define TIMER8_COUNTER 				0xFFC01604	</span><span class="cm">/* Timer8 Counter register */</span><span class="cp"></span>
<span class="cp">#define TIMER8_PERIOD 				0xFFC01608	</span><span class="cm">/* Timer8 Period register */</span><span class="cp"></span>
<span class="cp">#define TIMER8_WIDTH 				0xFFC0160C	</span><span class="cm">/* Timer8 Width register */</span><span class="cp"></span>

<span class="cp">#define TIMER9_CONFIG 				0xFFC01610	</span><span class="cm">/* Timer9 Configuration register */</span><span class="cp"></span>
<span class="cp">#define TIMER9_COUNTER 				0xFFC01614	</span><span class="cm">/* Timer9 Counter register */</span><span class="cp"></span>
<span class="cp">#define TIMER9_PERIOD 				0xFFC01618	</span><span class="cm">/* Timer9 Period register */</span><span class="cp"></span>
<span class="cp">#define TIMER9_WIDTH 				0xFFC0161C	</span><span class="cm">/* Timer9 Width register */</span><span class="cp"></span>

<span class="cp">#define TIMER10_CONFIG 				0xFFC01620	</span><span class="cm">/* Timer10 Configuration register */</span><span class="cp"></span>
<span class="cp">#define TIMER10_COUNTER 			0xFFC01624	</span><span class="cm">/* Timer10 Counter register */</span><span class="cp"></span>
<span class="cp">#define TIMER10_PERIOD 				0xFFC01628	</span><span class="cm">/* Timer10 Period register */</span><span class="cp"></span>
<span class="cp">#define TIMER10_WIDTH 				0xFFC0162C	</span><span class="cm">/* Timer10 Width register */</span><span class="cp"></span>

<span class="cp">#define TIMER11_CONFIG 				0xFFC01630	</span><span class="cm">/* Timer11 Configuration register */</span><span class="cp"></span>
<span class="cp">#define TIMER11_COUNTER 			0xFFC01634	</span><span class="cm">/* Timer11 Counter register */</span><span class="cp"></span>
<span class="cp">#define TIMER11_PERIOD 				0xFFC01638	</span><span class="cm">/* Timer11 Period register */</span><span class="cp"></span>
<span class="cp">#define TIMER11_WIDTH 				0xFFC0163C	</span><span class="cm">/* Timer11 Width register */</span><span class="cp"></span>

<span class="cp">#define TMRS4_ENABLE 				0xFFC01640	</span><span class="cm">/* Timer Enable Register */</span><span class="cp"></span>
<span class="cp">#define TMRS4_DISABLE 				0xFFC01644	</span><span class="cm">/* Timer Disable register */</span><span class="cp"></span>
<span class="cp">#define TMRS4_STATUS 				0xFFC01648	</span><span class="cm">/* Timer Status register */</span><span class="cp"></span>

<span class="cm">/* Programmable Flag 0 registers (0xFFC0 0700-0xFFC0 07FF) */</span>
<span class="cp">#define FIO0_FLAG_D 				0xFFC00700	</span><span class="cm">/* Flag Data register */</span><span class="cp"></span>
<span class="cp">#define FIO0_FLAG_C 				0xFFC00704	</span><span class="cm">/* Flag Clear register */</span><span class="cp"></span>
<span class="cp">#define FIO0_FLAG_S 				0xFFC00708	</span><span class="cm">/* Flag Set register */</span><span class="cp"></span>
<span class="cp">#define FIO0_FLAG_T 				0xFFC0070C	</span><span class="cm">/* Flag Toggle register */</span><span class="cp"></span>
<span class="cp">#define FIO0_MASKA_D 				0xFFC00710	</span><span class="cm">/* Flag Mask Interrupt A Data register */</span><span class="cp"></span>
<span class="cp">#define FIO0_MASKA_C 				0xFFC00714	</span><span class="cm">/* Flag Mask Interrupt A Clear register */</span><span class="cp"></span>
<span class="cp">#define FIO0_MASKA_S 				0xFFC00718	</span><span class="cm">/* Flag Mask Interrupt A Set register */</span><span class="cp"></span>
<span class="cp">#define FIO0_MASKA_T 				0xFFC0071C	</span><span class="cm">/* Flag Mask Interrupt A Toggle register */</span><span class="cp"></span>
<span class="cp">#define FIO0_MASKB_D 				0xFFC00720	</span><span class="cm">/* Flag Mask Interrupt B Data register */</span><span class="cp"></span>
<span class="cp">#define FIO0_MASKB_C 				0xFFC00724	</span><span class="cm">/* Flag Mask Interrupt B Clear register */</span><span class="cp"></span>
<span class="cp">#define FIO0_MASKB_S 				0xFFC00728	</span><span class="cm">/* Flag Mask Interrupt B Set register */</span><span class="cp"></span>
<span class="cp">#define FIO0_MASKB_T 				0xFFC0072C	</span><span class="cm">/* Flag Mask Interrupt B Toggle register */</span><span class="cp"></span>
<span class="cp">#define FIO0_DIR 					0xFFC00730	</span><span class="cm">/* Flag Direction register */</span><span class="cp"></span>
<span class="cp">#define FIO0_POLAR 					0xFFC00734	</span><span class="cm">/* Flag Polarity register */</span><span class="cp"></span>
<span class="cp">#define FIO0_EDGE 					0xFFC00738	</span><span class="cm">/* Flag Interrupt Sensitivity register */</span><span class="cp"></span>
<span class="cp">#define FIO0_BOTH 					0xFFC0073C	</span><span class="cm">/* Flag Set on Both Edges register */</span><span class="cp"></span>
<span class="cp">#define FIO0_INEN 					0xFFC00740	</span><span class="cm">/* Flag Input Enable register */</span><span class="cp"></span>

<span class="cm">/* Programmable Flag 1 registers (0xFFC0 1500-0xFFC0 15FF) */</span>
<span class="cp">#define FIO1_FLAG_D 				0xFFC01500	</span><span class="cm">/* Flag Data register (mask used to directly */</span><span class="cp"></span>
<span class="cp">#define FIO1_FLAG_C 				0xFFC01504	</span><span class="cm">/* Flag Clear register */</span><span class="cp"></span>
<span class="cp">#define FIO1_FLAG_S 				0xFFC01508	</span><span class="cm">/* Flag Set register */</span><span class="cp"></span>
<span class="cp">#define FIO1_FLAG_T 				0xFFC0150C	</span><span class="cm">/* Flag Toggle register (mask used to */</span><span class="cp"></span>
<span class="cp">#define FIO1_MASKA_D 				0xFFC01510	</span><span class="cm">/* Flag Mask Interrupt A Data register */</span><span class="cp"></span>
<span class="cp">#define FIO1_MASKA_C 				0xFFC01514	</span><span class="cm">/* Flag Mask Interrupt A Clear register */</span><span class="cp"></span>
<span class="cp">#define FIO1_MASKA_S 				0xFFC01518	</span><span class="cm">/* Flag Mask Interrupt A Set register */</span><span class="cp"></span>
<span class="cp">#define FIO1_MASKA_T 				0xFFC0151C	</span><span class="cm">/* Flag Mask Interrupt A Toggle register */</span><span class="cp"></span>
<span class="cp">#define FIO1_MASKB_D 				0xFFC01520	</span><span class="cm">/* Flag Mask Interrupt B Data register */</span><span class="cp"></span>
<span class="cp">#define FIO1_MASKB_C 				0xFFC01524	</span><span class="cm">/* Flag Mask Interrupt B Clear register */</span><span class="cp"></span>
<span class="cp">#define FIO1_MASKB_S 				0xFFC01528	</span><span class="cm">/* Flag Mask Interrupt B Set register */</span><span class="cp"></span>
<span class="cp">#define FIO1_MASKB_T 				0xFFC0152C	</span><span class="cm">/* Flag Mask Interrupt B Toggle register */</span><span class="cp"></span>
<span class="cp">#define FIO1_DIR 					0xFFC01530	</span><span class="cm">/* Flag Direction register */</span><span class="cp"></span>
<span class="cp">#define FIO1_POLAR 					0xFFC01534	</span><span class="cm">/* Flag Polarity register */</span><span class="cp"></span>
<span class="cp">#define FIO1_EDGE 					0xFFC01538	</span><span class="cm">/* Flag Interrupt Sensitivity register */</span><span class="cp"></span>
<span class="cp">#define FIO1_BOTH 					0xFFC0153C	</span><span class="cm">/* Flag Set on Both Edges register */</span><span class="cp"></span>
<span class="cp">#define FIO1_INEN 					0xFFC01540	</span><span class="cm">/* Flag Input Enable register */</span><span class="cp"></span>

<span class="cm">/* Programmable Flag registers (0xFFC0 1700-0xFFC0 17FF) */</span>
<span class="cp">#define FIO2_FLAG_D 				0xFFC01700	</span><span class="cm">/* Flag Data register (mask used to directly */</span><span class="cp"></span>
<span class="cp">#define FIO2_FLAG_C 				0xFFC01704	</span><span class="cm">/* Flag Clear register */</span><span class="cp"></span>
<span class="cp">#define FIO2_FLAG_S 				0xFFC01708	</span><span class="cm">/* Flag Set register */</span><span class="cp"></span>
<span class="cp">#define FIO2_FLAG_T 				0xFFC0170C	</span><span class="cm">/* Flag Toggle register (mask used to */</span><span class="cp"></span>
<span class="cp">#define FIO2_MASKA_D 				0xFFC01710	</span><span class="cm">/* Flag Mask Interrupt A Data register */</span><span class="cp"></span>
<span class="cp">#define FIO2_MASKA_C 				0xFFC01714	</span><span class="cm">/* Flag Mask Interrupt A Clear register */</span><span class="cp"></span>
<span class="cp">#define FIO2_MASKA_S 				0xFFC01718	</span><span class="cm">/* Flag Mask Interrupt A Set register */</span><span class="cp"></span>
<span class="cp">#define FIO2_MASKA_T 				0xFFC0171C	</span><span class="cm">/* Flag Mask Interrupt A Toggle register */</span><span class="cp"></span>
<span class="cp">#define FIO2_MASKB_D 				0xFFC01720	</span><span class="cm">/* Flag Mask Interrupt B Data register */</span><span class="cp"></span>
<span class="cp">#define FIO2_MASKB_C 				0xFFC01724	</span><span class="cm">/* Flag Mask Interrupt B Clear register */</span><span class="cp"></span>
<span class="cp">#define FIO2_MASKB_S 				0xFFC01728	</span><span class="cm">/* Flag Mask Interrupt B Set register */</span><span class="cp"></span>
<span class="cp">#define FIO2_MASKB_T 				0xFFC0172C	</span><span class="cm">/* Flag Mask Interrupt B Toggle register */</span><span class="cp"></span>
<span class="cp">#define FIO2_DIR 					0xFFC01730	</span><span class="cm">/* Flag Direction register */</span><span class="cp"></span>
<span class="cp">#define FIO2_POLAR 					0xFFC01734	</span><span class="cm">/* Flag Polarity register */</span><span class="cp"></span>
<span class="cp">#define FIO2_EDGE 					0xFFC01738	</span><span class="cm">/* Flag Interrupt Sensitivity register */</span><span class="cp"></span>
<span class="cp">#define FIO2_BOTH 					0xFFC0173C	</span><span class="cm">/* Flag Set on Both Edges register */</span><span class="cp"></span>
<span class="cp">#define FIO2_INEN 					0xFFC01740	</span><span class="cm">/* Flag Input Enable register */</span><span class="cp"></span>

<span class="cm">/* SPORT0 Controller (0xFFC00800 - 0xFFC008FF) */</span>
<span class="cp">#define SPORT0_TCR1     	 	0xFFC00800	</span><span class="cm">/* SPORT0 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_TCR2      	 	0xFFC00804	</span><span class="cm">/* SPORT0 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_TCLKDIV        		0xFFC00808	</span><span class="cm">/* SPORT0 Transmit Clock Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT0_TFSDIV          		0xFFC0080C	</span><span class="cm">/* SPORT0 Transmit Frame Sync Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT0_TX	             	0xFFC00810	</span><span class="cm">/* SPORT0 TX Data Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_RX	            	0xFFC00818	</span><span class="cm">/* SPORT0 RX Data Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_RCR1      	 		0xFFC00820	</span><span class="cm">/* SPORT0 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_RCR2      	 		0xFFC00824	</span><span class="cm">/* SPORT0 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_RCLKDIV        		0xFFC00828	</span><span class="cm">/* SPORT0 Receive Clock Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT0_RFSDIV          		0xFFC0082C	</span><span class="cm">/* SPORT0 Receive Frame Sync Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT0_STAT            		0xFFC00830	</span><span class="cm">/* SPORT0 Status Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_CHNL            		0xFFC00834	</span><span class="cm">/* SPORT0 Current Channel Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MCMC1           		0xFFC00838	</span><span class="cm">/* SPORT0 Multi-Channel Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MCMC2           		0xFFC0083C	</span><span class="cm">/* SPORT0 Multi-Channel Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MTCS0           		0xFFC00840	</span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MTCS1           		0xFFC00844	</span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MTCS2           		0xFFC00848	</span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MTCS3           		0xFFC0084C	</span><span class="cm">/* SPORT0 Multi-Channel Transmit Select Register 3 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MRCS0           		0xFFC00850	</span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MRCS1           		0xFFC00854	</span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MRCS2           		0xFFC00858	</span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MRCS3           		0xFFC0085C	</span><span class="cm">/* SPORT0 Multi-Channel Receive Select Register 3 */</span><span class="cp"></span>

<span class="cm">/* SPORT1 Controller (0xFFC00900 - 0xFFC009FF) */</span>
<span class="cp">#define SPORT1_TCR1     	 		0xFFC00900	</span><span class="cm">/* SPORT1 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_TCR2      	 		0xFFC00904	</span><span class="cm">/* SPORT1 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_TCLKDIV        		0xFFC00908	</span><span class="cm">/* SPORT1 Transmit Clock Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT1_TFSDIV          		0xFFC0090C	</span><span class="cm">/* SPORT1 Transmit Frame Sync Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT1_TX	             	0xFFC00910	</span><span class="cm">/* SPORT1 TX Data Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_RX	            	0xFFC00918	</span><span class="cm">/* SPORT1 RX Data Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_RCR1      	 		0xFFC00920	</span><span class="cm">/* SPORT1 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_RCR2      	 		0xFFC00924	</span><span class="cm">/* SPORT1 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_RCLKDIV        		0xFFC00928	</span><span class="cm">/* SPORT1 Receive Clock Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT1_RFSDIV          		0xFFC0092C	</span><span class="cm">/* SPORT1 Receive Frame Sync Divider */</span><span class="cp"></span>
<span class="cp">#define SPORT1_STAT            		0xFFC00930	</span><span class="cm">/* SPORT1 Status Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_CHNL            		0xFFC00934	</span><span class="cm">/* SPORT1 Current Channel Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MCMC1           		0xFFC00938	</span><span class="cm">/* SPORT1 Multi-Channel Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MCMC2           		0xFFC0093C	</span><span class="cm">/* SPORT1 Multi-Channel Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MTCS0           		0xFFC00940	</span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MTCS1           		0xFFC00944	</span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MTCS2           		0xFFC00948	</span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MTCS3           		0xFFC0094C	</span><span class="cm">/* SPORT1 Multi-Channel Transmit Select Register 3 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MRCS0           		0xFFC00950	</span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MRCS1           		0xFFC00954	</span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MRCS2           		0xFFC00958	</span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MRCS3           		0xFFC0095C	</span><span class="cm">/* SPORT1 Multi-Channel Receive Select Register 3 */</span><span class="cp"></span>

<span class="cm">/* Asynchronous Memory Controller - External Bus Interface Unit  */</span>
<span class="cp">#define EBIU_AMGCTL					0xFFC00A00	</span><span class="cm">/* Asynchronous Memory Global Control Register */</span><span class="cp"></span>
<span class="cp">#define EBIU_AMBCTL0				0xFFC00A04	</span><span class="cm">/* Asynchronous Memory Bank Control Register 0 */</span><span class="cp"></span>
<span class="cp">#define EBIU_AMBCTL1				0xFFC00A08	</span><span class="cm">/* Asynchronous Memory Bank Control Register 1 */</span><span class="cp"></span>

<span class="cm">/* SDRAM Controller External Bus Interface Unit (0xFFC00A00 - 0xFFC00AFF) */</span>
<span class="cp">#define EBIU_SDGCTL					0xFFC00A10	</span><span class="cm">/* SDRAM Global Control Register */</span><span class="cp"></span>
<span class="cp">#define EBIU_SDBCTL					0xFFC00A14	</span><span class="cm">/* SDRAM Bank Control Register */</span><span class="cp"></span>
<span class="cp">#define EBIU_SDRRC 					0xFFC00A18	</span><span class="cm">/* SDRAM Refresh Rate Control Register */</span><span class="cp"></span>
<span class="cp">#define EBIU_SDSTAT					0xFFC00A1C	</span><span class="cm">/* SDRAM Status Register */</span><span class="cp"></span>

<span class="cm">/* Parallel Peripheral Interface (PPI) 0 registers (0xFFC0 1000-0xFFC0 10FF) */</span>
<span class="cp">#define PPI0_CONTROL 				0xFFC01000	</span><span class="cm">/* PPI0 Control register */</span><span class="cp"></span>
<span class="cp">#define PPI0_STATUS 				0xFFC01004	</span><span class="cm">/* PPI0 Status register */</span><span class="cp"></span>
<span class="cp">#define PPI0_COUNT 					0xFFC01008	</span><span class="cm">/* PPI0 Transfer Count register */</span><span class="cp"></span>
<span class="cp">#define PPI0_DELAY 					0xFFC0100C	</span><span class="cm">/* PPI0 Delay Count register */</span><span class="cp"></span>
<span class="cp">#define PPI0_FRAME 					0xFFC01010	</span><span class="cm">/* PPI0 Frame Length register */</span><span class="cp"></span>

<span class="cm">/*Parallel Peripheral Interface (PPI) 1 registers (0xFFC0 1300-0xFFC0 13FF) */</span>
<span class="cp">#define PPI1_CONTROL 				0xFFC01300	</span><span class="cm">/* PPI1 Control register */</span><span class="cp"></span>
<span class="cp">#define PPI1_STATUS 				0xFFC01304	</span><span class="cm">/* PPI1 Status register */</span><span class="cp"></span>
<span class="cp">#define PPI1_COUNT 					0xFFC01308	</span><span class="cm">/* PPI1 Transfer Count register */</span><span class="cp"></span>
<span class="cp">#define PPI1_DELAY 					0xFFC0130C	</span><span class="cm">/* PPI1 Delay Count register */</span><span class="cp"></span>
<span class="cp">#define PPI1_FRAME 					0xFFC01310	</span><span class="cm">/* PPI1 Frame Length register */</span><span class="cp"></span>

<span class="cm">/*DMA traffic control registers */</span>
<span class="cp">#define	DMAC0_TC_PER  0xFFC00B0C	</span><span class="cm">/* Traffic control periods */</span><span class="cp"></span>
<span class="cp">#define	DMAC0_TC_CNT  0xFFC00B10	</span><span class="cm">/* Traffic control current counts        */</span><span class="cp"></span>
<span class="cp">#define	DMAC1_TC_PER  0xFFC01B0C	</span><span class="cm">/* Traffic control periods */</span><span class="cp"></span>
<span class="cp">#define	DMAC1_TC_CNT  0xFFC01B10	</span><span class="cm">/* Traffic control current counts */</span><span class="cp"></span>

<span class="cm">/* DMA1 Controller registers (0xFFC0 1C00-0xFFC0 1FFF) */</span>
<span class="cp">#define DMA1_0_CONFIG 0xFFC01C08	</span><span class="cm">/* DMA1 Channel 0 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA1_0_NEXT_DESC_PTR 0xFFC01C00	</span><span class="cm">/* DMA1 Channel 0 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA1_0_START_ADDR 0xFFC01C04	</span><span class="cm">/* DMA1 Channel 0 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA1_0_X_COUNT 0xFFC01C10	</span><span class="cm">/* DMA1 Channel 0 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_0_Y_COUNT 0xFFC01C18	</span><span class="cm">/* DMA1 Channel 0 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_0_X_MODIFY 0xFFC01C14	</span><span class="cm">/* DMA1 Channel 0 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_0_Y_MODIFY 0xFFC01C1C	</span><span class="cm">/* DMA1 Channel 0 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_0_CURR_DESC_PTR 0xFFC01C20	</span><span class="cm">/* DMA1 Channel 0 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_0_CURR_ADDR 0xFFC01C24	</span><span class="cm">/* DMA1 Channel 0 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_0_CURR_X_COUNT 0xFFC01C30	</span><span class="cm">/* DMA1 Channel 0 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_0_CURR_Y_COUNT 0xFFC01C38	</span><span class="cm">/* DMA1 Channel 0 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_0_IRQ_STATUS 0xFFC01C28	</span><span class="cm">/* DMA1 Channel 0 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_0_PERIPHERAL_MAP 0xFFC01C2C	</span><span class="cm">/* DMA1 Channel 0 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA1_1_CONFIG 0xFFC01C48	</span><span class="cm">/* DMA1 Channel 1 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA1_1_NEXT_DESC_PTR 0xFFC01C40	</span><span class="cm">/* DMA1 Channel 1 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA1_1_START_ADDR 0xFFC01C44	</span><span class="cm">/* DMA1 Channel 1 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA1_1_X_COUNT 0xFFC01C50	</span><span class="cm">/* DMA1 Channel 1 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_1_Y_COUNT 0xFFC01C58	</span><span class="cm">/* DMA1 Channel 1 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_1_X_MODIFY 0xFFC01C54	</span><span class="cm">/* DMA1 Channel 1 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_1_Y_MODIFY 0xFFC01C5C	</span><span class="cm">/* DMA1 Channel 1 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_1_CURR_DESC_PTR 0xFFC01C60	</span><span class="cm">/* DMA1 Channel 1 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_1_CURR_ADDR 0xFFC01C64	</span><span class="cm">/* DMA1 Channel 1 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_1_CURR_X_COUNT 0xFFC01C70	</span><span class="cm">/* DMA1 Channel 1 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_1_CURR_Y_COUNT 0xFFC01C78	</span><span class="cm">/* DMA1 Channel 1 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_1_IRQ_STATUS 0xFFC01C68	</span><span class="cm">/* DMA1 Channel 1 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_1_PERIPHERAL_MAP 0xFFC01C6C	</span><span class="cm">/* DMA1 Channel 1 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA1_2_CONFIG 0xFFC01C88	</span><span class="cm">/* DMA1 Channel 2 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA1_2_NEXT_DESC_PTR 0xFFC01C80	</span><span class="cm">/* DMA1 Channel 2 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA1_2_START_ADDR 0xFFC01C84	</span><span class="cm">/* DMA1 Channel 2 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA1_2_X_COUNT 0xFFC01C90	</span><span class="cm">/* DMA1 Channel 2 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_2_Y_COUNT 0xFFC01C98	</span><span class="cm">/* DMA1 Channel 2 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_2_X_MODIFY 0xFFC01C94	</span><span class="cm">/* DMA1 Channel 2 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_2_Y_MODIFY 0xFFC01C9C	</span><span class="cm">/* DMA1 Channel 2 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_2_CURR_DESC_PTR 0xFFC01CA0	</span><span class="cm">/* DMA1 Channel 2 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_2_CURR_ADDR 0xFFC01CA4	</span><span class="cm">/* DMA1 Channel 2 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_2_CURR_X_COUNT 0xFFC01CB0	</span><span class="cm">/* DMA1 Channel 2 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_2_CURR_Y_COUNT 0xFFC01CB8	</span><span class="cm">/* DMA1 Channel 2 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_2_IRQ_STATUS 0xFFC01CA8	</span><span class="cm">/* DMA1 Channel 2 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_2_PERIPHERAL_MAP 0xFFC01CAC	</span><span class="cm">/* DMA1 Channel 2 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA1_3_CONFIG 0xFFC01CC8	</span><span class="cm">/* DMA1 Channel 3 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA1_3_NEXT_DESC_PTR 0xFFC01CC0	</span><span class="cm">/* DMA1 Channel 3 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA1_3_START_ADDR 0xFFC01CC4	</span><span class="cm">/* DMA1 Channel 3 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA1_3_X_COUNT 0xFFC01CD0	</span><span class="cm">/* DMA1 Channel 3 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_3_Y_COUNT 0xFFC01CD8	</span><span class="cm">/* DMA1 Channel 3 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_3_X_MODIFY 0xFFC01CD4	</span><span class="cm">/* DMA1 Channel 3 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_3_Y_MODIFY 0xFFC01CDC	</span><span class="cm">/* DMA1 Channel 3 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_3_CURR_DESC_PTR 0xFFC01CE0	</span><span class="cm">/* DMA1 Channel 3 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_3_CURR_ADDR 0xFFC01CE4	</span><span class="cm">/* DMA1 Channel 3 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_3_CURR_X_COUNT 0xFFC01CF0	</span><span class="cm">/* DMA1 Channel 3 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_3_CURR_Y_COUNT 0xFFC01CF8	</span><span class="cm">/* DMA1 Channel 3 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_3_IRQ_STATUS 0xFFC01CE8	</span><span class="cm">/* DMA1 Channel 3 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_3_PERIPHERAL_MAP 0xFFC01CEC	</span><span class="cm">/* DMA1 Channel 3 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA1_4_CONFIG 0xFFC01D08	</span><span class="cm">/* DMA1 Channel 4 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA1_4_NEXT_DESC_PTR 0xFFC01D00	</span><span class="cm">/* DMA1 Channel 4 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA1_4_START_ADDR 0xFFC01D04	</span><span class="cm">/* DMA1 Channel 4 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA1_4_X_COUNT 0xFFC01D10	</span><span class="cm">/* DMA1 Channel 4 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_4_Y_COUNT 0xFFC01D18	</span><span class="cm">/* DMA1 Channel 4 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_4_X_MODIFY 0xFFC01D14	</span><span class="cm">/* DMA1 Channel 4 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_4_Y_MODIFY 0xFFC01D1C	</span><span class="cm">/* DMA1 Channel 4 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_4_CURR_DESC_PTR 0xFFC01D20	</span><span class="cm">/* DMA1 Channel 4 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_4_CURR_ADDR 0xFFC01D24	</span><span class="cm">/* DMA1 Channel 4 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_4_CURR_X_COUNT 0xFFC01D30	</span><span class="cm">/* DMA1 Channel 4 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_4_CURR_Y_COUNT 0xFFC01D38	</span><span class="cm">/* DMA1 Channel 4 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_4_IRQ_STATUS 0xFFC01D28	</span><span class="cm">/* DMA1 Channel 4 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_4_PERIPHERAL_MAP 0xFFC01D2C	</span><span class="cm">/* DMA1 Channel 4 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA1_5_CONFIG 0xFFC01D48	</span><span class="cm">/* DMA1 Channel 5 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA1_5_NEXT_DESC_PTR 0xFFC01D40	</span><span class="cm">/* DMA1 Channel 5 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA1_5_START_ADDR 0xFFC01D44	</span><span class="cm">/* DMA1 Channel 5 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA1_5_X_COUNT 0xFFC01D50	</span><span class="cm">/* DMA1 Channel 5 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_5_Y_COUNT 0xFFC01D58	</span><span class="cm">/* DMA1 Channel 5 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_5_X_MODIFY 0xFFC01D54	</span><span class="cm">/* DMA1 Channel 5 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_5_Y_MODIFY 0xFFC01D5C	</span><span class="cm">/* DMA1 Channel 5 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_5_CURR_DESC_PTR 0xFFC01D60	</span><span class="cm">/* DMA1 Channel 5 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_5_CURR_ADDR 0xFFC01D64	</span><span class="cm">/* DMA1 Channel 5 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_5_CURR_X_COUNT 0xFFC01D70	</span><span class="cm">/* DMA1 Channel 5 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_5_CURR_Y_COUNT 0xFFC01D78	</span><span class="cm">/* DMA1 Channel 5 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_5_IRQ_STATUS 0xFFC01D68	</span><span class="cm">/* DMA1 Channel 5 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_5_PERIPHERAL_MAP 0xFFC01D6C	</span><span class="cm">/* DMA1 Channel 5 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA1_6_CONFIG 0xFFC01D88	</span><span class="cm">/* DMA1 Channel 6 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA1_6_NEXT_DESC_PTR 0xFFC01D80	</span><span class="cm">/* DMA1 Channel 6 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA1_6_START_ADDR 0xFFC01D84	</span><span class="cm">/* DMA1 Channel 6 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA1_6_X_COUNT 0xFFC01D90	</span><span class="cm">/* DMA1 Channel 6 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_6_Y_COUNT 0xFFC01D98	</span><span class="cm">/* DMA1 Channel 6 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_6_X_MODIFY 0xFFC01D94	</span><span class="cm">/* DMA1 Channel 6 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_6_Y_MODIFY 0xFFC01D9C	</span><span class="cm">/* DMA1 Channel 6 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_6_CURR_DESC_PTR 0xFFC01DA0	</span><span class="cm">/* DMA1 Channel 6 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_6_CURR_ADDR 0xFFC01DA4	</span><span class="cm">/* DMA1 Channel 6 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_6_CURR_X_COUNT 0xFFC01DB0	</span><span class="cm">/* DMA1 Channel 6 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_6_CURR_Y_COUNT 0xFFC01DB8	</span><span class="cm">/* DMA1 Channel 6 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_6_IRQ_STATUS 0xFFC01DA8	</span><span class="cm">/* DMA1 Channel 6 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_6_PERIPHERAL_MAP 0xFFC01DAC	</span><span class="cm">/* DMA1 Channel 6 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA1_7_CONFIG 0xFFC01DC8	</span><span class="cm">/* DMA1 Channel 7 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA1_7_NEXT_DESC_PTR 0xFFC01DC0	</span><span class="cm">/* DMA1 Channel 7 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA1_7_START_ADDR 0xFFC01DC4	</span><span class="cm">/* DMA1 Channel 7 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA1_7_X_COUNT 0xFFC01DD0	</span><span class="cm">/* DMA1 Channel 7 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_7_Y_COUNT 0xFFC01DD8	</span><span class="cm">/* DMA1 Channel 7 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_7_X_MODIFY 0xFFC01DD4	</span><span class="cm">/* DMA1 Channel 7 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_7_Y_MODIFY 0xFFC01DDC	</span><span class="cm">/* DMA1 Channel 7 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_7_CURR_DESC_PTR 0xFFC01DE0	</span><span class="cm">/* DMA1 Channel 7 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_7_CURR_ADDR 0xFFC01DE4	</span><span class="cm">/* DMA1 Channel 7 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_7_CURR_X_COUNT 0xFFC01DF0	</span><span class="cm">/* DMA1 Channel 7 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_7_CURR_Y_COUNT 0xFFC01DF8	</span><span class="cm">/* DMA1 Channel 7 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_7_IRQ_STATUS 0xFFC01DE8	</span><span class="cm">/* DMA1 Channel 7 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_7_PERIPHERAL_MAP 0xFFC01DEC	</span><span class="cm">/* DMA1 Channel 7 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA1_8_CONFIG 0xFFC01E08	</span><span class="cm">/* DMA1 Channel 8 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA1_8_NEXT_DESC_PTR 0xFFC01E00	</span><span class="cm">/* DMA1 Channel 8 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA1_8_START_ADDR 0xFFC01E04	</span><span class="cm">/* DMA1 Channel 8 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA1_8_X_COUNT 0xFFC01E10	</span><span class="cm">/* DMA1 Channel 8 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_8_Y_COUNT 0xFFC01E18	</span><span class="cm">/* DMA1 Channel 8 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_8_X_MODIFY 0xFFC01E14	</span><span class="cm">/* DMA1 Channel 8 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_8_Y_MODIFY 0xFFC01E1C	</span><span class="cm">/* DMA1 Channel 8 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_8_CURR_DESC_PTR 0xFFC01E20	</span><span class="cm">/* DMA1 Channel 8 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_8_CURR_ADDR 0xFFC01E24	</span><span class="cm">/* DMA1 Channel 8 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_8_CURR_X_COUNT 0xFFC01E30	</span><span class="cm">/* DMA1 Channel 8 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_8_CURR_Y_COUNT 0xFFC01E38	</span><span class="cm">/* DMA1 Channel 8 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_8_IRQ_STATUS 0xFFC01E28	</span><span class="cm">/* DMA1 Channel 8 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_8_PERIPHERAL_MAP 0xFFC01E2C	</span><span class="cm">/* DMA1 Channel 8 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA1_9_CONFIG 0xFFC01E48	</span><span class="cm">/* DMA1 Channel 9 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA1_9_NEXT_DESC_PTR 0xFFC01E40	</span><span class="cm">/* DMA1 Channel 9 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA1_9_START_ADDR 0xFFC01E44	</span><span class="cm">/* DMA1 Channel 9 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA1_9_X_COUNT 0xFFC01E50	</span><span class="cm">/* DMA1 Channel 9 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_9_Y_COUNT 0xFFC01E58	</span><span class="cm">/* DMA1 Channel 9 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_9_X_MODIFY 0xFFC01E54	</span><span class="cm">/* DMA1 Channel 9 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_9_Y_MODIFY 0xFFC01E5C	</span><span class="cm">/* DMA1 Channel 9 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_9_CURR_DESC_PTR 0xFFC01E60	</span><span class="cm">/* DMA1 Channel 9 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_9_CURR_ADDR 0xFFC01E64	</span><span class="cm">/* DMA1 Channel 9 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_9_CURR_X_COUNT 0xFFC01E70	</span><span class="cm">/* DMA1 Channel 9 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_9_CURR_Y_COUNT 0xFFC01E78	</span><span class="cm">/* DMA1 Channel 9 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_9_IRQ_STATUS 0xFFC01E68	</span><span class="cm">/* DMA1 Channel 9 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_9_PERIPHERAL_MAP 0xFFC01E6C	</span><span class="cm">/* DMA1 Channel 9 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA1_10_CONFIG 0xFFC01E88	</span><span class="cm">/* DMA1 Channel 10 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA1_10_NEXT_DESC_PTR 0xFFC01E80	</span><span class="cm">/* DMA1 Channel 10 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA1_10_START_ADDR 0xFFC01E84	</span><span class="cm">/* DMA1 Channel 10 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA1_10_X_COUNT 0xFFC01E90	</span><span class="cm">/* DMA1 Channel 10 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_10_Y_COUNT 0xFFC01E98	</span><span class="cm">/* DMA1 Channel 10 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_10_X_MODIFY 0xFFC01E94	</span><span class="cm">/* DMA1 Channel 10 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_10_Y_MODIFY 0xFFC01E9C	</span><span class="cm">/* DMA1 Channel 10 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_10_CURR_DESC_PTR 0xFFC01EA0	</span><span class="cm">/* DMA1 Channel 10 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_10_CURR_ADDR 0xFFC01EA4	</span><span class="cm">/* DMA1 Channel 10 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_10_CURR_X_COUNT 0xFFC01EB0	</span><span class="cm">/* DMA1 Channel 10 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_10_CURR_Y_COUNT 0xFFC01EB8	</span><span class="cm">/* DMA1 Channel 10 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_10_IRQ_STATUS 0xFFC01EA8	</span><span class="cm">/* DMA1 Channel 10 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_10_PERIPHERAL_MAP 0xFFC01EAC	</span><span class="cm">/* DMA1 Channel 10 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA1_11_CONFIG 0xFFC01EC8	</span><span class="cm">/* DMA1 Channel 11 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA1_11_NEXT_DESC_PTR 0xFFC01EC0	</span><span class="cm">/* DMA1 Channel 11 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA1_11_START_ADDR 0xFFC01EC4	</span><span class="cm">/* DMA1 Channel 11 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA1_11_X_COUNT 0xFFC01ED0	</span><span class="cm">/* DMA1 Channel 11 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_11_Y_COUNT 0xFFC01ED8	</span><span class="cm">/* DMA1 Channel 11 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_11_X_MODIFY 0xFFC01ED4	</span><span class="cm">/* DMA1 Channel 11 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_11_Y_MODIFY 0xFFC01EDC	</span><span class="cm">/* DMA1 Channel 11 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_11_CURR_DESC_PTR 0xFFC01EE0	</span><span class="cm">/* DMA1 Channel 11 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_11_CURR_ADDR 0xFFC01EE4	</span><span class="cm">/* DMA1 Channel 11 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_11_CURR_X_COUNT 0xFFC01EF0	</span><span class="cm">/* DMA1 Channel 11 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_11_CURR_Y_COUNT 0xFFC01EF8	</span><span class="cm">/* DMA1 Channel 11 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_11_IRQ_STATUS 0xFFC01EE8	</span><span class="cm">/* DMA1 Channel 11 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_11_PERIPHERAL_MAP 0xFFC01EEC	</span><span class="cm">/* DMA1 Channel 11 Peripheral Map Register */</span><span class="cp"></span>

<span class="cm">/* Memory DMA1 Controller registers (0xFFC0 1E80-0xFFC0 1FFF) */</span>
<span class="cp">#define MDMA_D0_CONFIG 0xFFC01F08	</span><span class="cm">/*MemDMA1 Stream 0 Destination Configuration */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_NEXT_DESC_PTR 0xFFC01F00	</span><span class="cm">/*MemDMA1 Stream 0 Destination Next Descriptor Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_START_ADDR 0xFFC01F04	</span><span class="cm">/*MemDMA1 Stream 0 Destination Start Address */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_X_COUNT 0xFFC01F10	</span><span class="cm">/*MemDMA1 Stream 0 Destination Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_Y_COUNT 0xFFC01F18	</span><span class="cm">/*MemDMA1 Stream 0 Destination Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_X_MODIFY 0xFFC01F14	</span><span class="cm">/*MemDMA1 Stream 0 Dest Inner-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_Y_MODIFY 0xFFC01F1C	</span><span class="cm">/*MemDMA1 Stream 0 Dest Outer-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_CURR_DESC_PTR 0xFFC01F20	</span><span class="cm">/*MemDMA1 Stream 0 Dest Current Descriptor Ptr reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_CURR_ADDR 0xFFC01F24	</span><span class="cm">/*MemDMA1 Stream 0 Destination Current Address */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_CURR_X_COUNT 0xFFC01F30	</span><span class="cm">/*MemDMA1 Stream 0 Dest Current Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_CURR_Y_COUNT 0xFFC01F38	</span><span class="cm">/*MemDMA1 Stream 0 Dest Current Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_IRQ_STATUS 0xFFC01F28	</span><span class="cm">/*MemDMA1 Stream 0 Destination Interrupt/Status */</span><span class="cp"></span>
<span class="cp">#define MDMA_D0_PERIPHERAL_MAP 0xFFC01F2C	</span><span class="cm">/*MemDMA1 Stream 0 Destination Peripheral Map */</span><span class="cp"></span>

<span class="cp">#define MDMA_S0_CONFIG 0xFFC01F48	</span><span class="cm">/*MemDMA1 Stream 0 Source Configuration */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_NEXT_DESC_PTR 0xFFC01F40	</span><span class="cm">/*MemDMA1 Stream 0 Source Next Descriptor Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_START_ADDR 0xFFC01F44	</span><span class="cm">/*MemDMA1 Stream 0 Source Start Address */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_X_COUNT 0xFFC01F50	</span><span class="cm">/*MemDMA1 Stream 0 Source Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_Y_COUNT 0xFFC01F58	</span><span class="cm">/*MemDMA1 Stream 0 Source Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_X_MODIFY 0xFFC01F54	</span><span class="cm">/*MemDMA1 Stream 0 Source Inner-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_Y_MODIFY 0xFFC01F5C	</span><span class="cm">/*MemDMA1 Stream 0 Source Outer-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_CURR_DESC_PTR 0xFFC01F60	</span><span class="cm">/*MemDMA1 Stream 0 Source Current Descriptor Ptr reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_CURR_ADDR 0xFFC01F64	</span><span class="cm">/*MemDMA1 Stream 0 Source Current Address */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_CURR_X_COUNT 0xFFC01F70	</span><span class="cm">/*MemDMA1 Stream 0 Source Current Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_CURR_Y_COUNT 0xFFC01F78	</span><span class="cm">/*MemDMA1 Stream 0 Source Current Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_IRQ_STATUS 0xFFC01F68	</span><span class="cm">/*MemDMA1 Stream 0 Source Interrupt/Status */</span><span class="cp"></span>
<span class="cp">#define MDMA_S0_PERIPHERAL_MAP 0xFFC01F6C	</span><span class="cm">/*MemDMA1 Stream 0 Source Peripheral Map */</span><span class="cp"></span>

<span class="cp">#define MDMA_D1_CONFIG 0xFFC01F88	</span><span class="cm">/*MemDMA1 Stream 1 Destination Configuration */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_NEXT_DESC_PTR 0xFFC01F80	</span><span class="cm">/*MemDMA1 Stream 1 Destination Next Descriptor Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_START_ADDR 0xFFC01F84	</span><span class="cm">/*MemDMA1 Stream 1 Destination Start Address */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_X_COUNT 0xFFC01F90	</span><span class="cm">/*MemDMA1 Stream 1 Destination Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_Y_COUNT 0xFFC01F98	</span><span class="cm">/*MemDMA1 Stream 1 Destination Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_X_MODIFY 0xFFC01F94	</span><span class="cm">/*MemDMA1 Stream 1 Dest Inner-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_Y_MODIFY 0xFFC01F9C	</span><span class="cm">/*MemDMA1 Stream 1 Dest Outer-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_CURR_DESC_PTR 0xFFC01FA0	</span><span class="cm">/*MemDMA1 Stream 1 Dest Current Descriptor Ptr reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_CURR_ADDR 0xFFC01FA4	</span><span class="cm">/*MemDMA1 Stream 1 Dest Current Address */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_CURR_X_COUNT 0xFFC01FB0	</span><span class="cm">/*MemDMA1 Stream 1 Dest Current Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_CURR_Y_COUNT 0xFFC01FB8	</span><span class="cm">/*MemDMA1 Stream 1 Dest Current Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_IRQ_STATUS 0xFFC01FA8	</span><span class="cm">/*MemDMA1 Stream 1 Dest Interrupt/Status */</span><span class="cp"></span>
<span class="cp">#define MDMA_D1_PERIPHERAL_MAP 0xFFC01FAC	</span><span class="cm">/*MemDMA1 Stream 1 Dest Peripheral Map */</span><span class="cp"></span>

<span class="cp">#define MDMA_S1_CONFIG 0xFFC01FC8	</span><span class="cm">/*MemDMA1 Stream 1 Source Configuration */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_NEXT_DESC_PTR 0xFFC01FC0	</span><span class="cm">/*MemDMA1 Stream 1 Source Next Descriptor Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_START_ADDR 0xFFC01FC4	</span><span class="cm">/*MemDMA1 Stream 1 Source Start Address */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_X_COUNT 0xFFC01FD0	</span><span class="cm">/*MemDMA1 Stream 1 Source Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_Y_COUNT 0xFFC01FD8	</span><span class="cm">/*MemDMA1 Stream 1 Source Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_X_MODIFY 0xFFC01FD4	</span><span class="cm">/*MemDMA1 Stream 1 Source Inner-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_Y_MODIFY 0xFFC01FDC	</span><span class="cm">/*MemDMA1 Stream 1 Source Outer-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_CURR_DESC_PTR 0xFFC01FE0	</span><span class="cm">/*MemDMA1 Stream 1 Source Current Descriptor Ptr reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_CURR_ADDR 0xFFC01FE4	</span><span class="cm">/*MemDMA1 Stream 1 Source Current Address */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_CURR_X_COUNT 0xFFC01FF0	</span><span class="cm">/*MemDMA1 Stream 1 Source Current Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_CURR_Y_COUNT 0xFFC01FF8	</span><span class="cm">/*MemDMA1 Stream 1 Source Current Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_IRQ_STATUS 0xFFC01FE8	</span><span class="cm">/*MemDMA1 Stream 1 Source Interrupt/Status */</span><span class="cp"></span>
<span class="cp">#define MDMA_S1_PERIPHERAL_MAP 0xFFC01FEC	</span><span class="cm">/*MemDMA1 Stream 1 Source Peripheral Map */</span><span class="cp"></span>

<span class="cm">/* DMA2 Controller registers (0xFFC0 0C00-0xFFC0 0DFF) */</span>
<span class="cp">#define DMA2_0_CONFIG 0xFFC00C08	</span><span class="cm">/* DMA2 Channel 0 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA2_0_NEXT_DESC_PTR 0xFFC00C00	</span><span class="cm">/* DMA2 Channel 0 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA2_0_START_ADDR 0xFFC00C04	</span><span class="cm">/* DMA2 Channel 0 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA2_0_X_COUNT 0xFFC00C10	</span><span class="cm">/* DMA2 Channel 0 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_0_Y_COUNT 0xFFC00C18	</span><span class="cm">/* DMA2 Channel 0 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_0_X_MODIFY 0xFFC00C14	</span><span class="cm">/* DMA2 Channel 0 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_0_Y_MODIFY 0xFFC00C1C	</span><span class="cm">/* DMA2 Channel 0 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_0_CURR_DESC_PTR 0xFFC00C20	</span><span class="cm">/* DMA2 Channel 0 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_0_CURR_ADDR 0xFFC00C24	</span><span class="cm">/* DMA2 Channel 0 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_0_CURR_X_COUNT 0xFFC00C30	</span><span class="cm">/* DMA2 Channel 0 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_0_CURR_Y_COUNT 0xFFC00C38	</span><span class="cm">/* DMA2 Channel 0 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_0_IRQ_STATUS 0xFFC00C28	</span><span class="cm">/* DMA2 Channel 0 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_0_PERIPHERAL_MAP 0xFFC00C2C	</span><span class="cm">/* DMA2 Channel 0 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA2_1_CONFIG 0xFFC00C48	</span><span class="cm">/* DMA2 Channel 1 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA2_1_NEXT_DESC_PTR 0xFFC00C40	</span><span class="cm">/* DMA2 Channel 1 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA2_1_START_ADDR 0xFFC00C44	</span><span class="cm">/* DMA2 Channel 1 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA2_1_X_COUNT 0xFFC00C50	</span><span class="cm">/* DMA2 Channel 1 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_1_Y_COUNT 0xFFC00C58	</span><span class="cm">/* DMA2 Channel 1 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_1_X_MODIFY 0xFFC00C54	</span><span class="cm">/* DMA2 Channel 1 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_1_Y_MODIFY 0xFFC00C5C	</span><span class="cm">/* DMA2 Channel 1 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_1_CURR_DESC_PTR 0xFFC00C60	</span><span class="cm">/* DMA2 Channel 1 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_1_CURR_ADDR 0xFFC00C64	</span><span class="cm">/* DMA2 Channel 1 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_1_CURR_X_COUNT 0xFFC00C70	</span><span class="cm">/* DMA2 Channel 1 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_1_CURR_Y_COUNT 0xFFC00C78	</span><span class="cm">/* DMA2 Channel 1 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_1_IRQ_STATUS 0xFFC00C68	</span><span class="cm">/* DMA2 Channel 1 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_1_PERIPHERAL_MAP 0xFFC00C6C	</span><span class="cm">/* DMA2 Channel 1 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA2_2_CONFIG 0xFFC00C88	</span><span class="cm">/* DMA2 Channel 2 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA2_2_NEXT_DESC_PTR 0xFFC00C80	</span><span class="cm">/* DMA2 Channel 2 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA2_2_START_ADDR 0xFFC00C84	</span><span class="cm">/* DMA2 Channel 2 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA2_2_X_COUNT 0xFFC00C90	</span><span class="cm">/* DMA2 Channel 2 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_2_Y_COUNT 0xFFC00C98	</span><span class="cm">/* DMA2 Channel 2 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_2_X_MODIFY 0xFFC00C94	</span><span class="cm">/* DMA2 Channel 2 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_2_Y_MODIFY 0xFFC00C9C	</span><span class="cm">/* DMA2 Channel 2 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_2_CURR_DESC_PTR 0xFFC00CA0	</span><span class="cm">/* DMA2 Channel 2 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_2_CURR_ADDR 0xFFC00CA4	</span><span class="cm">/* DMA2 Channel 2 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_2_CURR_X_COUNT 0xFFC00CB0	</span><span class="cm">/* DMA2 Channel 2 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_2_CURR_Y_COUNT 0xFFC00CB8	</span><span class="cm">/* DMA2 Channel 2 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_2_IRQ_STATUS 0xFFC00CA8	</span><span class="cm">/* DMA2 Channel 2 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_2_PERIPHERAL_MAP 0xFFC00CAC	</span><span class="cm">/* DMA2 Channel 2 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA2_3_CONFIG 0xFFC00CC8	</span><span class="cm">/* DMA2 Channel 3 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA2_3_NEXT_DESC_PTR 0xFFC00CC0	</span><span class="cm">/* DMA2 Channel 3 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA2_3_START_ADDR 0xFFC00CC4	</span><span class="cm">/* DMA2 Channel 3 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA2_3_X_COUNT 0xFFC00CD0	</span><span class="cm">/* DMA2 Channel 3 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_3_Y_COUNT 0xFFC00CD8	</span><span class="cm">/* DMA2 Channel 3 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_3_X_MODIFY 0xFFC00CD4	</span><span class="cm">/* DMA2 Channel 3 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_3_Y_MODIFY 0xFFC00CDC	</span><span class="cm">/* DMA2 Channel 3 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_3_CURR_DESC_PTR 0xFFC00CE0	</span><span class="cm">/* DMA2 Channel 3 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_3_CURR_ADDR 0xFFC00CE4	</span><span class="cm">/* DMA2 Channel 3 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_3_CURR_X_COUNT 0xFFC00CF0	</span><span class="cm">/* DMA2 Channel 3 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_3_CURR_Y_COUNT 0xFFC00CF8	</span><span class="cm">/* DMA2 Channel 3 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_3_IRQ_STATUS 0xFFC00CE8	</span><span class="cm">/* DMA2 Channel 3 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_3_PERIPHERAL_MAP 0xFFC00CEC	</span><span class="cm">/* DMA2 Channel 3 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA2_4_CONFIG 0xFFC00D08	</span><span class="cm">/* DMA2 Channel 4 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA2_4_NEXT_DESC_PTR 0xFFC00D00	</span><span class="cm">/* DMA2 Channel 4 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA2_4_START_ADDR 0xFFC00D04	</span><span class="cm">/* DMA2 Channel 4 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA2_4_X_COUNT 0xFFC00D10	</span><span class="cm">/* DMA2 Channel 4 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_4_Y_COUNT 0xFFC00D18	</span><span class="cm">/* DMA2 Channel 4 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_4_X_MODIFY 0xFFC00D14	</span><span class="cm">/* DMA2 Channel 4 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_4_Y_MODIFY 0xFFC00D1C	</span><span class="cm">/* DMA2 Channel 4 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_4_CURR_DESC_PTR 0xFFC00D20	</span><span class="cm">/* DMA2 Channel 4 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_4_CURR_ADDR 0xFFC00D24	</span><span class="cm">/* DMA2 Channel 4 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_4_CURR_X_COUNT 0xFFC00D30	</span><span class="cm">/* DMA2 Channel 4 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_4_CURR_Y_COUNT 0xFFC00D38	</span><span class="cm">/* DMA2 Channel 4 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_4_IRQ_STATUS 0xFFC00D28	</span><span class="cm">/* DMA2 Channel 4 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_4_PERIPHERAL_MAP 0xFFC00D2C	</span><span class="cm">/* DMA2 Channel 4 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA2_5_CONFIG 0xFFC00D48	</span><span class="cm">/* DMA2 Channel 5 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA2_5_NEXT_DESC_PTR 0xFFC00D40	</span><span class="cm">/* DMA2 Channel 5 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA2_5_START_ADDR 0xFFC00D44	</span><span class="cm">/* DMA2 Channel 5 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA2_5_X_COUNT 0xFFC00D50	</span><span class="cm">/* DMA2 Channel 5 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_5_Y_COUNT 0xFFC00D58	</span><span class="cm">/* DMA2 Channel 5 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_5_X_MODIFY 0xFFC00D54	</span><span class="cm">/* DMA2 Channel 5 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_5_Y_MODIFY 0xFFC00D5C	</span><span class="cm">/* DMA2 Channel 5 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_5_CURR_DESC_PTR 0xFFC00D60	</span><span class="cm">/* DMA2 Channel 5 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_5_CURR_ADDR 0xFFC00D64	</span><span class="cm">/* DMA2 Channel 5 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_5_CURR_X_COUNT 0xFFC00D70	</span><span class="cm">/* DMA2 Channel 5 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_5_CURR_Y_COUNT 0xFFC00D78	</span><span class="cm">/* DMA2 Channel 5 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_5_IRQ_STATUS 0xFFC00D68	</span><span class="cm">/* DMA2 Channel 5 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_5_PERIPHERAL_MAP 0xFFC00D6C	</span><span class="cm">/* DMA2 Channel 5 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA2_6_CONFIG 0xFFC00D88	</span><span class="cm">/* DMA2 Channel 6 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA2_6_NEXT_DESC_PTR 0xFFC00D80	</span><span class="cm">/* DMA2 Channel 6 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA2_6_START_ADDR 0xFFC00D84	</span><span class="cm">/* DMA2 Channel 6 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA2_6_X_COUNT 0xFFC00D90	</span><span class="cm">/* DMA2 Channel 6 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_6_Y_COUNT 0xFFC00D98	</span><span class="cm">/* DMA2 Channel 6 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_6_X_MODIFY 0xFFC00D94	</span><span class="cm">/* DMA2 Channel 6 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_6_Y_MODIFY 0xFFC00D9C	</span><span class="cm">/* DMA2 Channel 6 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_6_CURR_DESC_PTR 0xFFC00DA0	</span><span class="cm">/* DMA2 Channel 6 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_6_CURR_ADDR 0xFFC00DA4	</span><span class="cm">/* DMA2 Channel 6 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_6_CURR_X_COUNT 0xFFC00DB0	</span><span class="cm">/* DMA2 Channel 6 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_6_CURR_Y_COUNT 0xFFC00DB8	</span><span class="cm">/* DMA2 Channel 6 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_6_IRQ_STATUS 0xFFC00DA8	</span><span class="cm">/* DMA2 Channel 6 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_6_PERIPHERAL_MAP 0xFFC00DAC	</span><span class="cm">/* DMA2 Channel 6 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA2_7_CONFIG 0xFFC00DC8	</span><span class="cm">/* DMA2 Channel 7 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA2_7_NEXT_DESC_PTR 0xFFC00DC0	</span><span class="cm">/* DMA2 Channel 7 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA2_7_START_ADDR 0xFFC00DC4	</span><span class="cm">/* DMA2 Channel 7 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA2_7_X_COUNT 0xFFC00DD0	</span><span class="cm">/* DMA2 Channel 7 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_7_Y_COUNT 0xFFC00DD8	</span><span class="cm">/* DMA2 Channel 7 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_7_X_MODIFY 0xFFC00DD4	</span><span class="cm">/* DMA2 Channel 7 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_7_Y_MODIFY 0xFFC00DDC	</span><span class="cm">/* DMA2 Channel 7 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_7_CURR_DESC_PTR 0xFFC00DE0	</span><span class="cm">/* DMA2 Channel 7 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_7_CURR_ADDR 0xFFC00DE4	</span><span class="cm">/* DMA2 Channel 7 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_7_CURR_X_COUNT 0xFFC00DF0	</span><span class="cm">/* DMA2 Channel 7 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_7_CURR_Y_COUNT 0xFFC00DF8	</span><span class="cm">/* DMA2 Channel 7 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_7_IRQ_STATUS 0xFFC00DE8	</span><span class="cm">/* DMA2 Channel 7 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_7_PERIPHERAL_MAP 0xFFC00DEC	</span><span class="cm">/* DMA2 Channel 7 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA2_8_CONFIG 0xFFC00E08	</span><span class="cm">/* DMA2 Channel 8 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA2_8_NEXT_DESC_PTR 0xFFC00E00	</span><span class="cm">/* DMA2 Channel 8 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA2_8_START_ADDR 0xFFC00E04	</span><span class="cm">/* DMA2 Channel 8 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA2_8_X_COUNT 0xFFC00E10	</span><span class="cm">/* DMA2 Channel 8 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_8_Y_COUNT 0xFFC00E18	</span><span class="cm">/* DMA2 Channel 8 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_8_X_MODIFY 0xFFC00E14	</span><span class="cm">/* DMA2 Channel 8 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_8_Y_MODIFY 0xFFC00E1C	</span><span class="cm">/* DMA2 Channel 8 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_8_CURR_DESC_PTR 0xFFC00E20	</span><span class="cm">/* DMA2 Channel 8 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_8_CURR_ADDR 0xFFC00E24	</span><span class="cm">/* DMA2 Channel 8 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_8_CURR_X_COUNT 0xFFC00E30	</span><span class="cm">/* DMA2 Channel 8 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_8_CURR_Y_COUNT 0xFFC00E38	</span><span class="cm">/* DMA2 Channel 8 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_8_IRQ_STATUS 0xFFC00E28	</span><span class="cm">/* DMA2 Channel 8 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_8_PERIPHERAL_MAP 0xFFC00E2C	</span><span class="cm">/* DMA2 Channel 8 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA2_9_CONFIG 0xFFC00E48	</span><span class="cm">/* DMA2 Channel 9 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA2_9_NEXT_DESC_PTR 0xFFC00E40	</span><span class="cm">/* DMA2 Channel 9 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA2_9_START_ADDR 0xFFC00E44	</span><span class="cm">/* DMA2 Channel 9 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA2_9_X_COUNT 0xFFC00E50	</span><span class="cm">/* DMA2 Channel 9 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_9_Y_COUNT 0xFFC00E58	</span><span class="cm">/* DMA2 Channel 9 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_9_X_MODIFY 0xFFC00E54	</span><span class="cm">/* DMA2 Channel 9 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_9_Y_MODIFY 0xFFC00E5C	</span><span class="cm">/* DMA2 Channel 9 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_9_CURR_DESC_PTR 0xFFC00E60	</span><span class="cm">/* DMA2 Channel 9 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_9_CURR_ADDR 0xFFC00E64	</span><span class="cm">/* DMA2 Channel 9 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_9_CURR_X_COUNT 0xFFC00E70	</span><span class="cm">/* DMA2 Channel 9 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_9_CURR_Y_COUNT 0xFFC00E78	</span><span class="cm">/* DMA2 Channel 9 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_9_IRQ_STATUS 0xFFC00E68	</span><span class="cm">/* DMA2 Channel 9 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_9_PERIPHERAL_MAP 0xFFC00E6C	</span><span class="cm">/* DMA2 Channel 9 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA2_10_CONFIG 0xFFC00E88	</span><span class="cm">/* DMA2 Channel 10 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA2_10_NEXT_DESC_PTR 0xFFC00E80	</span><span class="cm">/* DMA2 Channel 10 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA2_10_START_ADDR 0xFFC00E84	</span><span class="cm">/* DMA2 Channel 10 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA2_10_X_COUNT 0xFFC00E90	</span><span class="cm">/* DMA2 Channel 10 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_10_Y_COUNT 0xFFC00E98	</span><span class="cm">/* DMA2 Channel 10 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_10_X_MODIFY 0xFFC00E94	</span><span class="cm">/* DMA2 Channel 10 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_10_Y_MODIFY 0xFFC00E9C	</span><span class="cm">/* DMA2 Channel 10 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_10_CURR_DESC_PTR 0xFFC00EA0	</span><span class="cm">/* DMA2 Channel 10 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_10_CURR_ADDR 0xFFC00EA4	</span><span class="cm">/* DMA2 Channel 10 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_10_CURR_X_COUNT 0xFFC00EB0	</span><span class="cm">/* DMA2 Channel 10 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_10_CURR_Y_COUNT 0xFFC00EB8	</span><span class="cm">/* DMA2 Channel 10 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_10_IRQ_STATUS 0xFFC00EA8	</span><span class="cm">/* DMA2 Channel 10 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_10_PERIPHERAL_MAP 0xFFC00EAC	</span><span class="cm">/* DMA2 Channel 10 Peripheral Map Register */</span><span class="cp"></span>

<span class="cp">#define DMA2_11_CONFIG 0xFFC00EC8	</span><span class="cm">/* DMA2 Channel 11 Configuration register */</span><span class="cp"></span>
<span class="cp">#define DMA2_11_NEXT_DESC_PTR 0xFFC00EC0	</span><span class="cm">/* DMA2 Channel 11 Next Descripter Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define DMA2_11_START_ADDR 0xFFC00EC4	</span><span class="cm">/* DMA2 Channel 11 Start Address */</span><span class="cp"></span>
<span class="cp">#define DMA2_11_X_COUNT 0xFFC00ED0	</span><span class="cm">/* DMA2 Channel 11 Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_11_Y_COUNT 0xFFC00ED8	</span><span class="cm">/* DMA2 Channel 11 Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_11_X_MODIFY 0xFFC00ED4	</span><span class="cm">/* DMA2 Channel 11 Inner Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_11_Y_MODIFY 0xFFC00EDC	</span><span class="cm">/* DMA2 Channel 11 Outer Loop Addr Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_11_CURR_DESC_PTR 0xFFC00EE0	</span><span class="cm">/* DMA2 Channel 11 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_11_CURR_ADDR 0xFFC00EE4	</span><span class="cm">/* DMA2 Channel 11 Current Address Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_11_CURR_X_COUNT 0xFFC00EF0	</span><span class="cm">/* DMA2 Channel 11 Current Inner Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_11_CURR_Y_COUNT 0xFFC00EF8	</span><span class="cm">/* DMA2 Channel 11 Current Outer Loop Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_11_IRQ_STATUS 0xFFC00EE8	</span><span class="cm">/* DMA2 Channel 11 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_11_PERIPHERAL_MAP 0xFFC00EEC	</span><span class="cm">/* DMA2 Channel 11 Peripheral Map Register */</span><span class="cp"></span>

<span class="cm">/* Memory DMA2 Controller registers (0xFFC0 0E80-0xFFC0 0FFF) */</span>
<span class="cp">#define MDMA_D2_CONFIG 0xFFC00F08	</span><span class="cm">/*MemDMA2 Stream 0 Destination Configuration register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D2_NEXT_DESC_PTR 0xFFC00F00	</span><span class="cm">/*MemDMA2 Stream 0 Destination Next Descriptor Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_D2_START_ADDR 0xFFC00F04	</span><span class="cm">/*MemDMA2 Stream 0 Destination Start Address */</span><span class="cp"></span>
<span class="cp">#define MDMA_D2_X_COUNT 0xFFC00F10	</span><span class="cm">/*MemDMA2 Stream 0 Dest Inner-Loop Count register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D2_Y_COUNT 0xFFC00F18	</span><span class="cm">/*MemDMA2 Stream 0 Dest Outer-Loop Count register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D2_X_MODIFY 0xFFC00F14	</span><span class="cm">/*MemDMA2 Stream 0 Dest Inner-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define MDMA_D2_Y_MODIFY 0xFFC00F1C	</span><span class="cm">/*MemDMA2 Stream 0 Dest Outer-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define MDMA_D2_CURR_DESC_PTR 0xFFC00F20	</span><span class="cm">/*MemDMA2 Stream 0 Dest Current Descriptor Ptr reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_D2_CURR_ADDR 0xFFC00F24	</span><span class="cm">/*MemDMA2 Stream 0 Destination Current Address */</span><span class="cp"></span>
<span class="cp">#define MDMA_D2_CURR_X_COUNT 0xFFC00F30	</span><span class="cm">/*MemDMA2 Stream 0 Dest Current Inner-Loop Count reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_D2_CURR_Y_COUNT 0xFFC00F38	</span><span class="cm">/*MemDMA2 Stream 0 Dest Current Outer-Loop Count reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_D2_IRQ_STATUS 0xFFC00F28	</span><span class="cm">/*MemDMA2 Stream 0 Dest Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D2_PERIPHERAL_MAP 0xFFC00F2C	</span><span class="cm">/*MemDMA2 Stream 0 Destination Peripheral Map register */</span><span class="cp"></span>

<span class="cp">#define MDMA_S2_CONFIG 0xFFC00F48	</span><span class="cm">/*MemDMA2 Stream 0 Source Configuration register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S2_NEXT_DESC_PTR 0xFFC00F40	</span><span class="cm">/*MemDMA2 Stream 0 Source Next Descriptor Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_S2_START_ADDR 0xFFC00F44	</span><span class="cm">/*MemDMA2 Stream 0 Source Start Address */</span><span class="cp"></span>
<span class="cp">#define MDMA_S2_X_COUNT 0xFFC00F50	</span><span class="cm">/*MemDMA2 Stream 0 Source Inner-Loop Count register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S2_Y_COUNT 0xFFC00F58	</span><span class="cm">/*MemDMA2 Stream 0 Source Outer-Loop Count register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S2_X_MODIFY 0xFFC00F54	</span><span class="cm">/*MemDMA2 Stream 0 Src Inner-Loop Addr-Increment reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_S2_Y_MODIFY 0xFFC00F5C	</span><span class="cm">/*MemDMA2 Stream 0 Src Outer-Loop Addr-Increment reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_S2_CURR_DESC_PTR 0xFFC00F60	</span><span class="cm">/*MemDMA2 Stream 0 Source Current Descriptor Ptr reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_S2_CURR_ADDR 0xFFC00F64	</span><span class="cm">/*MemDMA2 Stream 0 Source Current Address */</span><span class="cp"></span>
<span class="cp">#define MDMA_S2_CURR_X_COUNT 0xFFC00F70	</span><span class="cm">/*MemDMA2 Stream 0 Src Current Inner-Loop Count reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_S2_CURR_Y_COUNT 0xFFC00F78	</span><span class="cm">/*MemDMA2 Stream 0 Src Current Outer-Loop Count reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_S2_IRQ_STATUS 0xFFC00F68	</span><span class="cm">/*MemDMA2 Stream 0 Source Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S2_PERIPHERAL_MAP 0xFFC00F6C	</span><span class="cm">/*MemDMA2 Stream 0 Source Peripheral Map register */</span><span class="cp"></span>

<span class="cp">#define MDMA_D3_CONFIG 0xFFC00F88	</span><span class="cm">/*MemDMA2 Stream 1 Destination Configuration register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D3_NEXT_DESC_PTR 0xFFC00F80	</span><span class="cm">/*MemDMA2 Stream 1 Destination Next Descriptor Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_D3_START_ADDR 0xFFC00F84	</span><span class="cm">/*MemDMA2 Stream 1 Destination Start Address */</span><span class="cp"></span>
<span class="cp">#define MDMA_D3_X_COUNT 0xFFC00F90	</span><span class="cm">/*MemDMA2 Stream 1 Dest Inner-Loop Count register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D3_Y_COUNT 0xFFC00F98	</span><span class="cm">/*MemDMA2 Stream 1 Dest Outer-Loop Count register */</span><span class="cp"></span>
<span class="cp">#define MDMA_D3_X_MODIFY 0xFFC00F94	</span><span class="cm">/*MemDMA2 Stream 1 Dest Inner-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define MDMA_D3_Y_MODIFY 0xFFC00F9C	</span><span class="cm">/*MemDMA2 Stream 1 Dest Outer-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define MDMA_D3_CURR_DESC_PTR 0xFFC00FA0	</span><span class="cm">/*MemDMA2 Stream 1 Destination Current Descriptor Ptr */</span><span class="cp"></span>
<span class="cp">#define MDMA_D3_CURR_ADDR 0xFFC00FA4	</span><span class="cm">/*MemDMA2 Stream 1 Destination Current Address reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_D3_CURR_X_COUNT 0xFFC00FB0	</span><span class="cm">/*MemDMA2 Stream 1 Dest Current Inner-Loop Count reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_D3_CURR_Y_COUNT 0xFFC00FB8	</span><span class="cm">/*MemDMA2 Stream 1 Dest Current Outer-Loop Count reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_D3_IRQ_STATUS 0xFFC00FA8	</span><span class="cm">/*MemDMA2 Stream 1 Destination Interrupt/Status Reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_D3_PERIPHERAL_MAP 0xFFC00FAC	</span><span class="cm">/*MemDMA2 Stream 1 Destination Peripheral Map register */</span><span class="cp"></span>

<span class="cp">#define MDMA_S3_CONFIG 0xFFC00FC8	</span><span class="cm">/*MemDMA2 Stream 1 Source Configuration register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S3_NEXT_DESC_PTR 0xFFC00FC0	</span><span class="cm">/*MemDMA2 Stream 1 Source Next Descriptor Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_S3_START_ADDR 0xFFC00FC4	</span><span class="cm">/*MemDMA2 Stream 1 Source Start Address */</span><span class="cp"></span>
<span class="cp">#define MDMA_S3_X_COUNT 0xFFC00FD0	</span><span class="cm">/*MemDMA2 Stream 1 Source Inner-Loop Count register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S3_Y_COUNT 0xFFC00FD8	</span><span class="cm">/*MemDMA2 Stream 1 Source Outer-Loop Count register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S3_X_MODIFY 0xFFC00FD4	</span><span class="cm">/*MemDMA2 Stream 1 Src Inner-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define MDMA_S3_Y_MODIFY 0xFFC00FDC	</span><span class="cm">/*MemDMA2 Stream 1 Source Outer-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define MDMA_S3_CURR_DESC_PTR 0xFFC00FE0	</span><span class="cm">/*MemDMA2 Stream 1 Source Current Descriptor Ptr reg */</span><span class="cp"></span>
<span class="cp">#define MDMA_S3_CURR_ADDR 0xFFC00FE4	</span><span class="cm">/*MemDMA2 Stream 1 Source Current Address */</span><span class="cp"></span>
<span class="cp">#define MDMA_S3_CURR_X_COUNT 0xFFC00FF0	</span><span class="cm">/*MemDMA2 Stream 1 Source Current Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_S3_CURR_Y_COUNT 0xFFC00FF8	</span><span class="cm">/*MemDMA2 Stream 1 Source Current Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define MDMA_S3_IRQ_STATUS 0xFFC00FE8	</span><span class="cm">/*MemDMA2 Stream 1 Source Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define MDMA_S3_PERIPHERAL_MAP 0xFFC00FEC	</span><span class="cm">/*MemDMA2 Stream 1 Source Peripheral Map register */</span><span class="cp"></span>

<span class="cm">/* Internal Memory DMA Registers (0xFFC0_1800 - 0xFFC0_19FF) */</span>
<span class="cp">#define IMDMA_D0_CONFIG 0xFFC01808	</span><span class="cm">/*IMDMA Stream 0 Destination Configuration */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D0_NEXT_DESC_PTR 0xFFC01800	</span><span class="cm">/*IMDMA Stream 0 Destination Next Descriptor Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D0_START_ADDR 0xFFC01804	</span><span class="cm">/*IMDMA Stream 0 Destination Start Address */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D0_X_COUNT 0xFFC01810	</span><span class="cm">/*IMDMA Stream 0 Destination Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D0_Y_COUNT 0xFFC01818	</span><span class="cm">/*IMDMA Stream 0 Destination Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D0_X_MODIFY 0xFFC01814	</span><span class="cm">/*IMDMA Stream 0 Dest Inner-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D0_Y_MODIFY 0xFFC0181C	</span><span class="cm">/*IMDMA Stream 0 Dest Outer-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D0_CURR_DESC_PTR 0xFFC01820	</span><span class="cm">/*IMDMA Stream 0 Destination Current Descriptor Ptr */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D0_CURR_ADDR 0xFFC01824	</span><span class="cm">/*IMDMA Stream 0 Destination Current Address */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D0_CURR_X_COUNT 0xFFC01830	</span><span class="cm">/*IMDMA Stream 0 Destination Current Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D0_CURR_Y_COUNT 0xFFC01838	</span><span class="cm">/*IMDMA Stream 0 Destination Current Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D0_IRQ_STATUS 0xFFC01828	</span><span class="cm">/*IMDMA Stream 0 Destination Interrupt/Status */</span><span class="cp"></span>

<span class="cp">#define IMDMA_S0_CONFIG 0xFFC01848	</span><span class="cm">/*IMDMA Stream 0 Source Configuration */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S0_NEXT_DESC_PTR 0xFFC01840	</span><span class="cm">/*IMDMA Stream 0 Source Next Descriptor Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S0_START_ADDR 0xFFC01844	</span><span class="cm">/*IMDMA Stream 0 Source Start Address */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S0_X_COUNT 0xFFC01850	</span><span class="cm">/*IMDMA Stream 0 Source Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S0_Y_COUNT 0xFFC01858	</span><span class="cm">/*IMDMA Stream 0 Source Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S0_X_MODIFY 0xFFC01854	</span><span class="cm">/*IMDMA Stream 0 Source Inner-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S0_Y_MODIFY 0xFFC0185C	</span><span class="cm">/*IMDMA Stream 0 Source Outer-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S0_CURR_DESC_PTR 0xFFC01860	</span><span class="cm">/*IMDMA Stream 0 Source Current Descriptor Ptr reg */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S0_CURR_ADDR 0xFFC01864	</span><span class="cm">/*IMDMA Stream 0 Source Current Address */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S0_CURR_X_COUNT 0xFFC01870	</span><span class="cm">/*IMDMA Stream 0 Source Current Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S0_CURR_Y_COUNT 0xFFC01878	</span><span class="cm">/*IMDMA Stream 0 Source Current Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S0_IRQ_STATUS 0xFFC01868	</span><span class="cm">/*IMDMA Stream 0 Source Interrupt/Status */</span><span class="cp"></span>

<span class="cp">#define IMDMA_D1_CONFIG 0xFFC01888	</span><span class="cm">/*IMDMA Stream 1 Destination Configuration */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D1_NEXT_DESC_PTR 0xFFC01880	</span><span class="cm">/*IMDMA Stream 1 Destination Next Descriptor Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D1_START_ADDR 0xFFC01884	</span><span class="cm">/*IMDMA Stream 1 Destination Start Address */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D1_X_COUNT 0xFFC01890	</span><span class="cm">/*IMDMA Stream 1 Destination Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D1_Y_COUNT 0xFFC01898	</span><span class="cm">/*IMDMA Stream 1 Destination Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D1_X_MODIFY 0xFFC01894	</span><span class="cm">/*IMDMA Stream 1 Dest Inner-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D1_Y_MODIFY 0xFFC0189C	</span><span class="cm">/*IMDMA Stream 1 Dest Outer-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D1_CURR_DESC_PTR 0xFFC018A0	</span><span class="cm">/*IMDMA Stream 1 Destination Current Descriptor Ptr */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D1_CURR_ADDR 0xFFC018A4	</span><span class="cm">/*IMDMA Stream 1 Destination Current Address */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D1_CURR_X_COUNT 0xFFC018B0	</span><span class="cm">/*IMDMA Stream 1 Destination Current Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D1_CURR_Y_COUNT 0xFFC018B8	</span><span class="cm">/*IMDMA Stream 1 Destination Current Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_D1_IRQ_STATUS 0xFFC018A8	</span><span class="cm">/*IMDMA Stream 1 Destination Interrupt/Status */</span><span class="cp"></span>

<span class="cp">#define IMDMA_S1_CONFIG 0xFFC018C8	</span><span class="cm">/*IMDMA Stream 1 Source Configuration */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S1_NEXT_DESC_PTR 0xFFC018C0	</span><span class="cm">/*IMDMA Stream 1 Source Next Descriptor Ptr Reg */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S1_START_ADDR 0xFFC018C4	</span><span class="cm">/*IMDMA Stream 1 Source Start Address */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S1_X_COUNT 0xFFC018D0	</span><span class="cm">/*IMDMA Stream 1 Source Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S1_Y_COUNT 0xFFC018D8	</span><span class="cm">/*IMDMA Stream 1 Source Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S1_X_MODIFY 0xFFC018D4	</span><span class="cm">/*IMDMA Stream 1 Source Inner-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S1_Y_MODIFY 0xFFC018DC	</span><span class="cm">/*IMDMA Stream 1 Source Outer-Loop Address-Increment */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S1_CURR_DESC_PTR 0xFFC018E0	</span><span class="cm">/*IMDMA Stream 1 Source Current Descriptor Ptr reg */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S1_CURR_ADDR 0xFFC018E4	</span><span class="cm">/*IMDMA Stream 1 Source Current Address */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S1_CURR_X_COUNT 0xFFC018F0	</span><span class="cm">/*IMDMA Stream 1 Source Current Inner-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S1_CURR_Y_COUNT 0xFFC018F8	</span><span class="cm">/*IMDMA Stream 1 Source Current Outer-Loop Count */</span><span class="cp"></span>
<span class="cp">#define IMDMA_S1_IRQ_STATUS 0xFFC018E8	</span><span class="cm">/*IMDMA Stream 1 Source Interrupt/Status */</span><span class="cp"></span>

<span class="cm">/*********************************************************************************** */</span>
<span class="cm">/* System MMR Register Bits */</span>
<span class="cm">/******************************************************************************* */</span>

<span class="cm">/* CHIPID Masks */</span>
<span class="cp">#define CHIPID_VERSION         0xF0000000</span>
<span class="cp">#define CHIPID_FAMILY          0x0FFFF000</span>
<span class="cp">#define CHIPID_MANUFACTURE     0x00000FFE</span>

<span class="cm">/* SICA_SYSCR Masks */</span>
<span class="cp">#define COREB_SRAM_INIT		0x0020</span>

<span class="cm">/* SWRST Mask */</span>
<span class="cp">#define SYSTEM_RESET           0x0007	</span><span class="cm">/* Initiates a system software reset */</span><span class="cp"></span>
<span class="cp">#define DOUBLE_FAULT_A         0x0008	</span><span class="cm">/* Core A Double Fault Causes Reset */</span><span class="cp"></span>
<span class="cp">#define DOUBLE_FAULT_B         0x0010	</span><span class="cm">/* Core B Double Fault Causes Reset */</span><span class="cp"></span>
<span class="cp">#define SWRST_DBL_FAULT_A      0x0800	</span><span class="cm">/* SWRST Core A Double Fault */</span><span class="cp"></span>
<span class="cp">#define SWRST_DBL_FAULT_B      0x1000	</span><span class="cm">/* SWRST Core B Double Fault */</span><span class="cp"></span>
<span class="cp">#define SWRST_WDT_B		       0x2000	</span><span class="cm">/* SWRST Watchdog B */</span><span class="cp"></span>
<span class="cp">#define SWRST_WDT_A		       0x4000	</span><span class="cm">/* SWRST Watchdog A */</span><span class="cp"></span>
<span class="cp">#define SWRST_OCCURRED         0x8000	</span><span class="cm">/* SWRST Status */</span><span class="cp"></span>

<span class="cm">/* *************  SYSTEM INTERRUPT CONTROLLER MASKS ***************** */</span>

<span class="cm">/* SICu_IARv Masks	 */</span>
<span class="cm">/* u = A or B */</span>
<span class="cm">/* v = 0 to 7 */</span>
<span class="cm">/* w = 0 or 1 */</span>

<span class="cm">/* Per_number = 0 to 63 */</span>
<span class="cm">/* IVG_number = 7 to 15   */</span>
<span class="cp">#define Peripheral_IVG(Per_number, IVG_number)    \</span>
<span class="cp">    ((IVG_number) - 7) &lt;&lt; (((Per_number) % 8) * 4)	</span><span class="cm">/* Peripheral #Per_number assigned IVG #IVG_number  */</span><span class="cp"></span>
    <span class="cm">/* Usage: r0.l = lo(Peripheral_IVG(62, 10)); */</span>
    <span class="cm">/*        r0.h = hi(Peripheral_IVG(62, 10)); */</span>

<span class="cm">/* SICx_IMASKw Masks */</span>
<span class="cm">/* masks are 32 bit wide, so two writes reguired for &quot;64 bit&quot; wide registers  */</span>
<span class="cp">#define SIC_UNMASK_ALL         0x00000000	</span><span class="cm">/* Unmask all peripheral interrupts */</span><span class="cp"></span>
<span class="cp">#define SIC_MASK_ALL           0xFFFFFFFF	</span><span class="cm">/* Mask all peripheral interrupts */</span><span class="cp"></span>
<span class="cp">#define SIC_MASK(x)	       (1 &lt;&lt; (x))	</span><span class="cm">/* Mask Peripheral #x interrupt */</span><span class="cp"></span>
<span class="cp">#define SIC_UNMASK(x) (0xFFFFFFFF ^ (1 &lt;&lt; (x)))	</span><span class="cm">/* Unmask Peripheral #x interrupt */</span><span class="cp"></span>

<span class="cm">/* SIC_IWR Masks */</span>
<span class="cp">#define IWR_DISABLE_ALL        0x00000000	</span><span class="cm">/* Wakeup Disable all peripherals */</span><span class="cp"></span>
<span class="cp">#define IWR_ENABLE_ALL         0xFFFFFFFF	</span><span class="cm">/* Wakeup Enable all peripherals */</span><span class="cp"></span>
<span class="cm">/* x = pos 0 to 31, for 32-63 use value-32 */</span>
<span class="cp">#define IWR_ENABLE(x)	       (1 &lt;&lt; (x))	</span><span class="cm">/* Wakeup Enable Peripheral #x */</span><span class="cp"></span>
<span class="cp">#define IWR_DISABLE(x) (0xFFFFFFFF ^ (1 &lt;&lt; (x)))	</span><span class="cm">/* Wakeup Disable Peripheral #x */</span><span class="cp"></span>

<span class="cm">/*  *********  PARALLEL PERIPHERAL INTERFACE (PPI) MASKS ****************   */</span>

<span class="cm">/*  PPI_CONTROL Masks         */</span>
<span class="cp">#define PORT_EN              0x00000001	</span><span class="cm">/* PPI Port Enable  */</span><span class="cp"></span>
<span class="cp">#define PORT_DIR             0x00000002	</span><span class="cm">/* PPI Port Direction       */</span><span class="cp"></span>
<span class="cp">#define XFR_TYPE             0x0000000C	</span><span class="cm">/* PPI Transfer Type  */</span><span class="cp"></span>
<span class="cp">#define PORT_CFG             0x00000030	</span><span class="cm">/* PPI Port Configuration */</span><span class="cp"></span>
<span class="cp">#define FLD_SEL              0x00000040	</span><span class="cm">/* PPI Active Field Select */</span><span class="cp"></span>
<span class="cp">#define PACK_EN              0x00000080	</span><span class="cm">/* PPI Packing Mode */</span><span class="cp"></span>
<span class="cp">#define DMA32                0x00000100	</span><span class="cm">/* PPI 32-bit DMA Enable */</span><span class="cp"></span>
<span class="cp">#define SKIP_EN              0x00000200	</span><span class="cm">/* PPI Skip Element Enable */</span><span class="cp"></span>
<span class="cp">#define SKIP_EO              0x00000400	</span><span class="cm">/* PPI Skip Even/Odd Elements */</span><span class="cp"></span>
<span class="cp">#define DLENGTH              0x00003800	</span><span class="cm">/* PPI Data Length  */</span><span class="cp"></span>
<span class="cp">#define DLEN_8		     0x0	</span><span class="cm">/* PPI Data Length mask for DLEN=8 */</span><span class="cp"></span>
<span class="cp">#define DLEN(x)	(((x-9) &amp; 0x07) &lt;&lt; 11)	</span><span class="cm">/* PPI Data Length (only works for x=10--&gt;x=16) */</span><span class="cp"></span>
<span class="cp">#define DLEN_10              0x00000800 </span><span class="cm">/* Data Length = 10 Bits */</span><span class="cp"></span>
<span class="cp">#define DLEN_11              0x00001000 </span><span class="cm">/* Data Length = 11 Bits */</span><span class="cp"></span>
<span class="cp">#define DLEN_12              0x00001800 </span><span class="cm">/* Data Length = 12 Bits */</span><span class="cp"></span>
<span class="cp">#define DLEN_13              0x00002000 </span><span class="cm">/* Data Length = 13 Bits */</span><span class="cp"></span>
<span class="cp">#define DLEN_14              0x00002800 </span><span class="cm">/* Data Length = 14 Bits */</span><span class="cp"></span>
<span class="cp">#define DLEN_15              0x00003000 </span><span class="cm">/* Data Length = 15 Bits */</span><span class="cp"></span>
<span class="cp">#define DLEN_16              0x00003800 </span><span class="cm">/* Data Length = 16 Bits */</span><span class="cp"></span>
<span class="cp">#define POL                  0x0000C000	</span><span class="cm">/* PPI Signal Polarities       */</span><span class="cp"></span>
<span class="cp">#define	POLC		0x4000		</span><span class="cm">/* PPI Clock Polarity */</span><span class="cp"></span>
<span class="cp">#define	POLS		0x8000		</span><span class="cm">/* PPI Frame Sync Polarity */</span><span class="cp"></span>

<span class="cm">/* PPI_STATUS Masks */</span>
<span class="cp">#define FLD	             0x00000400	</span><span class="cm">/* Field Indicator   */</span><span class="cp"></span>
<span class="cp">#define FT_ERR	             0x00000800	</span><span class="cm">/* Frame Track Error */</span><span class="cp"></span>
<span class="cp">#define OVR	             0x00001000	</span><span class="cm">/* FIFO Overflow Error */</span><span class="cp"></span>
<span class="cp">#define UNDR	             0x00002000	</span><span class="cm">/* FIFO Underrun Error */</span><span class="cp"></span>
<span class="cp">#define ERR_DET	      	     0x00004000	</span><span class="cm">/* Error Detected Indicator */</span><span class="cp"></span>
<span class="cp">#define ERR_NCOR	     0x00008000	</span><span class="cm">/* Error Not Corrected Indicator */</span><span class="cp"></span>

<span class="cm">/* **********  DMA CONTROLLER MASKS  *********************8 */</span>

<span class="cm">/* DMAx_PERIPHERAL_MAP, MDMA_yy_PERIPHERAL_MAP, IMDMA_yy_PERIPHERAL_MAP Masks */</span>

<span class="cp">#define CTYPE	            0x00000040	</span><span class="cm">/* DMA Channel Type Indicator */</span><span class="cp"></span>
<span class="cp">#define CTYPE_P             6	</span><span class="cm">/* DMA Channel Type Indicator BIT POSITION */</span><span class="cp"></span>
<span class="cp">#define PCAP8	            0x00000080	</span><span class="cm">/* DMA 8-bit Operation Indicator   */</span><span class="cp"></span>
<span class="cp">#define PCAP16	            0x00000100	</span><span class="cm">/* DMA 16-bit Operation Indicator */</span><span class="cp"></span>
<span class="cp">#define PCAP32	            0x00000200	</span><span class="cm">/* DMA 32-bit Operation Indicator */</span><span class="cp"></span>
<span class="cp">#define PCAPWR	            0x00000400	</span><span class="cm">/* DMA Write Operation Indicator */</span><span class="cp"></span>
<span class="cp">#define PCAPRD	            0x00000800	</span><span class="cm">/* DMA Read Operation Indicator */</span><span class="cp"></span>
<span class="cp">#define PMAP	            0x00007000	</span><span class="cm">/* DMA Peripheral Map Field */</span><span class="cp"></span>

<span class="cm">/*  *************  GENERAL PURPOSE TIMER MASKS  ******************** */</span>

<span class="cm">/* PWM Timer bit definitions */</span>

<span class="cm">/* TIMER_ENABLE Register */</span>
<span class="cp">#define TIMEN0	0x0001</span>
<span class="cp">#define TIMEN1	0x0002</span>
<span class="cp">#define TIMEN2	0x0004</span>
<span class="cp">#define TIMEN3	0x0008</span>
<span class="cp">#define TIMEN4	0x0010</span>
<span class="cp">#define TIMEN5	0x0020</span>
<span class="cp">#define TIMEN6	0x0040</span>
<span class="cp">#define TIMEN7	0x0080</span>
<span class="cp">#define TIMEN8	0x0001</span>
<span class="cp">#define TIMEN9	0x0002</span>
<span class="cp">#define TIMEN10	0x0004</span>
<span class="cp">#define TIMEN11	0x0008</span>

<span class="cp">#define TIMEN0_P	0x00</span>
<span class="cp">#define TIMEN1_P	0x01</span>
<span class="cp">#define TIMEN2_P	0x02</span>
<span class="cp">#define TIMEN3_P	0x03</span>
<span class="cp">#define TIMEN4_P	0x04</span>
<span class="cp">#define TIMEN5_P	0x05</span>
<span class="cp">#define TIMEN6_P	0x06</span>
<span class="cp">#define TIMEN7_P	0x07</span>
<span class="cp">#define TIMEN8_P	0x00</span>
<span class="cp">#define TIMEN9_P	0x01</span>
<span class="cp">#define TIMEN10_P	0x02</span>
<span class="cp">#define TIMEN11_P	0x03</span>

<span class="cm">/* TIMER_DISABLE Register */</span>
<span class="cp">#define TIMDIS0		0x0001</span>
<span class="cp">#define TIMDIS1		0x0002</span>
<span class="cp">#define TIMDIS2		0x0004</span>
<span class="cp">#define TIMDIS3		0x0008</span>
<span class="cp">#define TIMDIS4		0x0010</span>
<span class="cp">#define TIMDIS5		0x0020</span>
<span class="cp">#define TIMDIS6		0x0040</span>
<span class="cp">#define TIMDIS7		0x0080</span>
<span class="cp">#define TIMDIS8		0x0001</span>
<span class="cp">#define TIMDIS9		0x0002</span>
<span class="cp">#define TIMDIS10	0x0004</span>
<span class="cp">#define TIMDIS11	0x0008</span>

<span class="cp">#define TIMDIS0_P	0x00</span>
<span class="cp">#define TIMDIS1_P	0x01</span>
<span class="cp">#define TIMDIS2_P	0x02</span>
<span class="cp">#define TIMDIS3_P	0x03</span>
<span class="cp">#define TIMDIS4_P	0x04</span>
<span class="cp">#define TIMDIS5_P	0x05</span>
<span class="cp">#define TIMDIS6_P	0x06</span>
<span class="cp">#define TIMDIS7_P	0x07</span>
<span class="cp">#define TIMDIS8_P	0x00</span>
<span class="cp">#define TIMDIS9_P	0x01</span>
<span class="cp">#define TIMDIS10_P	0x02</span>
<span class="cp">#define TIMDIS11_P	0x03</span>

<span class="cm">/* TIMER_STATUS Register */</span>
<span class="cp">#define TIMIL0		0x00000001</span>
<span class="cp">#define TIMIL1		0x00000002</span>
<span class="cp">#define TIMIL2		0x00000004</span>
<span class="cp">#define TIMIL3		0x00000008</span>
<span class="cp">#define TIMIL4		0x00010000</span>
<span class="cp">#define TIMIL5		0x00020000</span>
<span class="cp">#define TIMIL6		0x00040000</span>
<span class="cp">#define TIMIL7		0x00080000</span>
<span class="cp">#define TIMIL8		0x0001</span>
<span class="cp">#define TIMIL9		0x0002</span>
<span class="cp">#define TIMIL10		0x0004</span>
<span class="cp">#define TIMIL11		0x0008</span>
<span class="cp">#define TOVF_ERR0	0x00000010</span>
<span class="cp">#define TOVF_ERR1	0x00000020</span>
<span class="cp">#define TOVF_ERR2	0x00000040</span>
<span class="cp">#define TOVF_ERR3	0x00000080</span>
<span class="cp">#define TOVF_ERR4	0x00100000</span>
<span class="cp">#define TOVF_ERR5	0x00200000</span>
<span class="cp">#define TOVF_ERR6	0x00400000</span>
<span class="cp">#define TOVF_ERR7	0x00800000</span>
<span class="cp">#define TOVF_ERR8	0x0010</span>
<span class="cp">#define TOVF_ERR9	0x0020</span>
<span class="cp">#define TOVF_ERR10	0x0040</span>
<span class="cp">#define TOVF_ERR11	0x0080</span>
<span class="cp">#define TRUN0		0x00001000</span>
<span class="cp">#define TRUN1		0x00002000</span>
<span class="cp">#define TRUN2		0x00004000</span>
<span class="cp">#define TRUN3		0x00008000</span>
<span class="cp">#define TRUN4		0x10000000</span>
<span class="cp">#define TRUN5		0x20000000</span>
<span class="cp">#define TRUN6		0x40000000</span>
<span class="cp">#define TRUN7		0x80000000</span>
<span class="cp">#define TRUN8		0x1000</span>
<span class="cp">#define TRUN9		0x2000</span>
<span class="cp">#define TRUN10		0x4000</span>
<span class="cp">#define TRUN11		0x8000</span>

<span class="cp">#define TIMIL0_P	0x00</span>
<span class="cp">#define TIMIL1_P	0x01</span>
<span class="cp">#define TIMIL2_P	0x02</span>
<span class="cp">#define TIMIL3_P	0x03</span>
<span class="cp">#define TIMIL4_P	0x10</span>
<span class="cp">#define TIMIL5_P	0x11</span>
<span class="cp">#define TIMIL6_P	0x12</span>
<span class="cp">#define TIMIL7_P	0x13</span>
<span class="cp">#define TIMIL8_P	0x00</span>
<span class="cp">#define TIMIL9_P	0x01</span>
<span class="cp">#define TIMIL10_P	0x02</span>
<span class="cp">#define TIMIL11_P	0x03</span>
<span class="cp">#define TOVF_ERR0_P	0x04</span>
<span class="cp">#define TOVF_ERR1_P	0x05</span>
<span class="cp">#define TOVF_ERR2_P	0x06</span>
<span class="cp">#define TOVF_ERR3_P	0x07</span>
<span class="cp">#define TOVF_ERR4_P	0x14</span>
<span class="cp">#define TOVF_ERR5_P	0x15</span>
<span class="cp">#define TOVF_ERR6_P	0x16</span>
<span class="cp">#define TOVF_ERR7_P	0x17</span>
<span class="cp">#define TOVF_ERR8_P	0x04</span>
<span class="cp">#define TOVF_ERR9_P	0x05</span>
<span class="cp">#define TOVF_ERR10_P	0x06</span>
<span class="cp">#define TOVF_ERR11_P	0x07</span>
<span class="cp">#define TRUN0_P		0x0C</span>
<span class="cp">#define TRUN1_P		0x0D</span>
<span class="cp">#define TRUN2_P		0x0E</span>
<span class="cp">#define TRUN3_P		0x0F</span>
<span class="cp">#define TRUN4_P		0x1C</span>
<span class="cp">#define TRUN5_P		0x1D</span>
<span class="cp">#define TRUN6_P		0x1E</span>
<span class="cp">#define TRUN7_P		0x1F</span>
<span class="cp">#define TRUN8_P		0x0C</span>
<span class="cp">#define TRUN9_P		0x0D</span>
<span class="cp">#define TRUN10_P	0x0E</span>
<span class="cp">#define TRUN11_P	0x0F</span>

<span class="cm">/* Alternate Deprecated Macros Provided For Backwards Code Compatibility */</span>
<span class="cp">#define TOVL_ERR0 TOVF_ERR0</span>
<span class="cp">#define TOVL_ERR1 TOVF_ERR1</span>
<span class="cp">#define TOVL_ERR2 TOVF_ERR2</span>
<span class="cp">#define TOVL_ERR3 TOVF_ERR3</span>
<span class="cp">#define TOVL_ERR4 TOVF_ERR4</span>
<span class="cp">#define TOVL_ERR5 TOVF_ERR5</span>
<span class="cp">#define TOVL_ERR6 TOVF_ERR6</span>
<span class="cp">#define TOVL_ERR7 TOVF_ERR7</span>
<span class="cp">#define TOVL_ERR8 TOVF_ERR8</span>
<span class="cp">#define TOVL_ERR9 TOVF_ERR9</span>
<span class="cp">#define TOVL_ERR10 TOVF_ERR10</span>
<span class="cp">#define TOVL_ERR11 TOVF_ERR11</span>
<span class="cp">#define TOVL_ERR0_P TOVF_ERR0_P</span>
<span class="cp">#define TOVL_ERR1_P TOVF_ERR1_P</span>
<span class="cp">#define TOVL_ERR2_P TOVF_ERR2_P</span>
<span class="cp">#define TOVL_ERR3_P TOVF_ERR3_P</span>
<span class="cp">#define TOVL_ERR4_P TOVF_ERR4_P</span>
<span class="cp">#define TOVL_ERR5_P TOVF_ERR5_P</span>
<span class="cp">#define TOVL_ERR6_P TOVF_ERR6_P</span>
<span class="cp">#define TOVL_ERR7_P TOVF_ERR7_P</span>
<span class="cp">#define TOVL_ERR8_P TOVF_ERR8_P</span>
<span class="cp">#define TOVL_ERR9_P TOVF_ERR9_P</span>
<span class="cp">#define TOVL_ERR10_P TOVF_ERR10_P</span>
<span class="cp">#define TOVL_ERR11_P TOVF_ERR11_P</span>

<span class="cm">/* TIMERx_CONFIG Registers */</span>
<span class="cp">#define PWM_OUT		0x0001</span>
<span class="cp">#define WDTH_CAP	0x0002</span>
<span class="cp">#define EXT_CLK		0x0003</span>
<span class="cp">#define PULSE_HI	0x0004</span>
<span class="cp">#define PERIOD_CNT	0x0008</span>
<span class="cp">#define IRQ_ENA		0x0010</span>
<span class="cp">#define TIN_SEL		0x0020</span>
<span class="cp">#define OUT_DIS		0x0040</span>
<span class="cp">#define CLK_SEL		0x0080</span>
<span class="cp">#define TOGGLE_HI	0x0100</span>
<span class="cp">#define EMU_RUN		0x0200</span>
<span class="cp">#define ERR_TYP(x)	((x &amp; 0x03) &lt;&lt; 14)</span>

<span class="cp">#define TMODE_P0		0x00</span>
<span class="cp">#define TMODE_P1		0x01</span>
<span class="cp">#define PULSE_HI_P		0x02</span>
<span class="cp">#define PERIOD_CNT_P		0x03</span>
<span class="cp">#define IRQ_ENA_P		0x04</span>
<span class="cp">#define TIN_SEL_P		0x05</span>
<span class="cp">#define OUT_DIS_P		0x06</span>
<span class="cp">#define CLK_SEL_P		0x07</span>
<span class="cp">#define TOGGLE_HI_P		0x08</span>
<span class="cp">#define EMU_RUN_P		0x09</span>
<span class="cp">#define ERR_TYP_P0		0x0E</span>
<span class="cp">#define ERR_TYP_P1		0x0F</span>

<span class="cm">/* *********************  ASYNCHRONOUS MEMORY CONTROLLER MASKS  ************* */</span>

<span class="cm">/* AMGCTL Masks */</span>
<span class="cp">#define AMCKEN			0x0001	</span><span class="cm">/* Enable CLKOUT */</span><span class="cp"></span>
<span class="cp">#define AMBEN_B0		0x0002	</span><span class="cm">/* Enable Asynchronous Memory Bank 0 only */</span><span class="cp"></span>
<span class="cp">#define AMBEN_B0_B1		0x0004	</span><span class="cm">/* Enable Asynchronous Memory Banks 0 &amp; 1 only */</span><span class="cp"></span>
<span class="cp">#define AMBEN_B0_B1_B2	0x0006	</span><span class="cm">/* Enable Asynchronous Memory Banks 0, 1, and 2 */</span><span class="cp"></span>
<span class="cp">#define AMBEN_ALL		0x0008	</span><span class="cm">/* Enable Asynchronous Memory Banks (all) 0, 1, 2, and 3 */</span><span class="cp"></span>
<span class="cp">#define B0_PEN			0x0010	</span><span class="cm">/* Enable 16-bit packing Bank 0  */</span><span class="cp"></span>
<span class="cp">#define B1_PEN			0x0020	</span><span class="cm">/* Enable 16-bit packing Bank 1  */</span><span class="cp"></span>
<span class="cp">#define B2_PEN			0x0040	</span><span class="cm">/* Enable 16-bit packing Bank 2  */</span><span class="cp"></span>
<span class="cp">#define B3_PEN			0x0080	</span><span class="cm">/* Enable 16-bit packing Bank 3  */</span><span class="cp"></span>

<span class="cm">/* AMGCTL Bit Positions */</span>
<span class="cp">#define AMCKEN_P		0x00000000	</span><span class="cm">/* Enable CLKOUT */</span><span class="cp"></span>
<span class="cp">#define AMBEN_P0		0x00000001	</span><span class="cm">/* Asynchronous Memory Enable, 000 - banks 0-3 disabled, 001 - Bank 0 enabled */</span><span class="cp"></span>
<span class="cp">#define AMBEN_P1		0x00000002	</span><span class="cm">/* Asynchronous Memory Enable, 010 - banks 0&amp;1 enabled,  011 - banks 0-3 enabled */</span><span class="cp"></span>
<span class="cp">#define AMBEN_P2		0x00000003	</span><span class="cm">/* Asynchronous Memory Enable, 1xx - All banks (bank 0, 1, 2, and 3) enabled */</span><span class="cp"></span>
<span class="cp">#define B0_PEN_P			0x004	</span><span class="cm">/* Enable 16-bit packing Bank 0  */</span><span class="cp"></span>
<span class="cp">#define B1_PEN_P			0x005	</span><span class="cm">/* Enable 16-bit packing Bank 1  */</span><span class="cp"></span>
<span class="cp">#define B2_PEN_P			0x006	</span><span class="cm">/* Enable 16-bit packing Bank 2  */</span><span class="cp"></span>
<span class="cp">#define B3_PEN_P			0x007	</span><span class="cm">/* Enable 16-bit packing Bank 3  */</span><span class="cp"></span>

<span class="cm">/* AMBCTL0 Masks */</span>
<span class="cp">#define B0RDYEN	0x00000001	</span><span class="cm">/* Bank 0 RDY Enable, 0=disable, 1=enable */</span><span class="cp"></span>
<span class="cp">#define B0RDYPOL 0x00000002	</span><span class="cm">/* Bank 0 RDY Active high, 0=active low, 1=active high */</span><span class="cp"></span>
<span class="cp">#define B0TT_1	0x00000004	</span><span class="cm">/* Bank 0 Transition Time from Read to Write = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B0TT_2	0x00000008	</span><span class="cm">/* Bank 0 Transition Time from Read to Write = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B0TT_3	0x0000000C	</span><span class="cm">/* Bank 0 Transition Time from Read to Write = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B0TT_4	0x00000000	</span><span class="cm">/* Bank 0 Transition Time from Read to Write = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B0ST_1	0x00000010	</span><span class="cm">/* Bank 0 Setup Time from AOE asserted to Read/Write asserted=1 cycle */</span><span class="cp"></span>
<span class="cp">#define B0ST_2	0x00000020	</span><span class="cm">/* Bank 0 Setup Time from AOE asserted to Read/Write asserted=2 cycles */</span><span class="cp"></span>
<span class="cp">#define B0ST_3	0x00000030	</span><span class="cm">/* Bank 0 Setup Time from AOE asserted to Read/Write asserted=3 cycles */</span><span class="cp"></span>
<span class="cp">#define B0ST_4	0x00000000	</span><span class="cm">/* Bank 0 Setup Time from AOE asserted to Read/Write asserted=4 cycles */</span><span class="cp"></span>
<span class="cp">#define B0HT_1	0x00000040	</span><span class="cm">/* Bank 0 Hold Time from Read/Write deasserted to AOE deasserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B0HT_2	0x00000080	</span><span class="cm">/* Bank 0 Hold Time from Read/Write deasserted to AOE deasserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B0HT_3	0x000000C0	</span><span class="cm">/* Bank 0 Hold Time from Read/Write deasserted to AOE deasserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B0HT_0	0x00000000	</span><span class="cm">/* Bank 0 Hold Time from Read/Write deasserted to AOE deasserted = 0 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_1			0x00000100	</span><span class="cm">/* Bank 0 Read Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B0RAT_2			0x00000200	</span><span class="cm">/* Bank 0 Read Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_3			0x00000300	</span><span class="cm">/* Bank 0 Read Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_4			0x00000400	</span><span class="cm">/* Bank 0 Read Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_5			0x00000500	</span><span class="cm">/* Bank 0 Read Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_6			0x00000600	</span><span class="cm">/* Bank 0 Read Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_7			0x00000700	</span><span class="cm">/* Bank 0 Read Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_8			0x00000800	</span><span class="cm">/* Bank 0 Read Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_9			0x00000900	</span><span class="cm">/* Bank 0 Read Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_10		0x00000A00	</span><span class="cm">/* Bank 0 Read Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_11		0x00000B00	</span><span class="cm">/* Bank 0 Read Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_12		0x00000C00	</span><span class="cm">/* Bank 0 Read Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_13		0x00000D00	</span><span class="cm">/* Bank 0 Read Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_14		0x00000E00	</span><span class="cm">/* Bank 0 Read Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B0RAT_15		0x00000F00	</span><span class="cm">/* Bank 0 Read Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_1			0x00001000	</span><span class="cm">/* Bank 0 Write Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B0WAT_2			0x00002000	</span><span class="cm">/* Bank 0 Write Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_3			0x00003000	</span><span class="cm">/* Bank 0 Write Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_4			0x00004000	</span><span class="cm">/* Bank 0 Write Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_5			0x00005000	</span><span class="cm">/* Bank 0 Write Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_6			0x00006000	</span><span class="cm">/* Bank 0 Write Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_7			0x00007000	</span><span class="cm">/* Bank 0 Write Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_8			0x00008000	</span><span class="cm">/* Bank 0 Write Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_9			0x00009000	</span><span class="cm">/* Bank 0 Write Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_10		0x0000A000	</span><span class="cm">/* Bank 0 Write Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_11		0x0000B000	</span><span class="cm">/* Bank 0 Write Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_12		0x0000C000	</span><span class="cm">/* Bank 0 Write Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_13		0x0000D000	</span><span class="cm">/* Bank 0 Write Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_14		0x0000E000	</span><span class="cm">/* Bank 0 Write Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B0WAT_15		0x0000F000	</span><span class="cm">/* Bank 0 Write Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RDYEN			0x00010000	</span><span class="cm">/* Bank 1 RDY enable, 0=disable, 1=enable */</span><span class="cp"></span>
<span class="cp">#define B1RDYPOL		0x00020000	</span><span class="cm">/* Bank 1 RDY Active high, 0=active low, 1=active high */</span><span class="cp"></span>
<span class="cp">#define B1TT_1			0x00040000	</span><span class="cm">/* Bank 1 Transition Time from Read to Write = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B1TT_2			0x00080000	</span><span class="cm">/* Bank 1 Transition Time from Read to Write = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B1TT_3			0x000C0000	</span><span class="cm">/* Bank 1 Transition Time from Read to Write = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B1TT_4			0x00000000	</span><span class="cm">/* Bank 1 Transition Time from Read to Write = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B1ST_1			0x00100000	</span><span class="cm">/* Bank 1 Setup Time from AOE asserted to Read or Write asserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B1ST_2			0x00200000	</span><span class="cm">/* Bank 1 Setup Time from AOE asserted to Read or Write asserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B1ST_3			0x00300000	</span><span class="cm">/* Bank 1 Setup Time from AOE asserted to Read or Write asserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B1ST_4			0x00000000	</span><span class="cm">/* Bank 1 Setup Time from AOE asserted to Read or Write asserted = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B1HT_1			0x00400000	</span><span class="cm">/* Bank 1 Hold Time from Read or Write deasserted to AOE deasserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B1HT_2			0x00800000	</span><span class="cm">/* Bank 1 Hold Time from Read or Write deasserted to AOE deasserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B1HT_3			0x00C00000	</span><span class="cm">/* Bank 1 Hold Time from Read or Write deasserted to AOE deasserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B1HT_0			0x00000000	</span><span class="cm">/* Bank 1 Hold Time from Read or Write deasserted to AOE deasserted = 0 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_1			0x01000000	</span><span class="cm">/* Bank 1 Read Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B1RAT_2			0x02000000	</span><span class="cm">/* Bank 1 Read Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_3			0x03000000	</span><span class="cm">/* Bank 1 Read Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_4			0x04000000	</span><span class="cm">/* Bank 1 Read Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_5			0x05000000	</span><span class="cm">/* Bank 1 Read Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_6			0x06000000	</span><span class="cm">/* Bank 1 Read Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_7			0x07000000	</span><span class="cm">/* Bank 1 Read Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_8			0x08000000	</span><span class="cm">/* Bank 1 Read Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_9			0x09000000	</span><span class="cm">/* Bank 1 Read Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_10		0x0A000000	</span><span class="cm">/* Bank 1 Read Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_11		0x0B000000	</span><span class="cm">/* Bank 1 Read Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_12		0x0C000000	</span><span class="cm">/* Bank 1 Read Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_13		0x0D000000	</span><span class="cm">/* Bank 1 Read Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_14		0x0E000000	</span><span class="cm">/* Bank 1 Read Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B1RAT_15		0x0F000000	</span><span class="cm">/* Bank 1 Read Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_1			0x10000000	</span><span class="cm">/* Bank 1 Write Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B1WAT_2			0x20000000	</span><span class="cm">/* Bank 1 Write Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_3			0x30000000	</span><span class="cm">/* Bank 1 Write Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_4			0x40000000	</span><span class="cm">/* Bank 1 Write Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_5			0x50000000	</span><span class="cm">/* Bank 1 Write Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_6			0x60000000	</span><span class="cm">/* Bank 1 Write Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_7			0x70000000	</span><span class="cm">/* Bank 1 Write Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_8			0x80000000	</span><span class="cm">/* Bank 1 Write Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_9			0x90000000	</span><span class="cm">/* Bank 1 Write Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_10		0xA0000000	</span><span class="cm">/* Bank 1 Write Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_11		0xB0000000	</span><span class="cm">/* Bank 1 Write Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_12		0xC0000000	</span><span class="cm">/* Bank 1 Write Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_13		0xD0000000	</span><span class="cm">/* Bank 1 Write Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_14		0xE0000000	</span><span class="cm">/* Bank 1 Write Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B1WAT_15		0xF0000000	</span><span class="cm">/* Bank 1 Write Access Time = 15 cycles */</span><span class="cp"></span>

<span class="cm">/* AMBCTL1 Masks */</span>
<span class="cp">#define B2RDYEN			0x00000001	</span><span class="cm">/* Bank 2 RDY Enable, 0=disable, 1=enable */</span><span class="cp"></span>
<span class="cp">#define B2RDYPOL		0x00000002	</span><span class="cm">/* Bank 2 RDY Active high, 0=active low, 1=active high */</span><span class="cp"></span>
<span class="cp">#define B2TT_1			0x00000004	</span><span class="cm">/* Bank 2 Transition Time from Read to Write = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B2TT_2			0x00000008	</span><span class="cm">/* Bank 2 Transition Time from Read to Write = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B2TT_3			0x0000000C	</span><span class="cm">/* Bank 2 Transition Time from Read to Write = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B2TT_4			0x00000000	</span><span class="cm">/* Bank 2 Transition Time from Read to Write = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B2ST_1			0x00000010	</span><span class="cm">/* Bank 2 Setup Time from AOE asserted to Read or Write asserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B2ST_2			0x00000020	</span><span class="cm">/* Bank 2 Setup Time from AOE asserted to Read or Write asserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B2ST_3			0x00000030	</span><span class="cm">/* Bank 2 Setup Time from AOE asserted to Read or Write asserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B2ST_4			0x00000000	</span><span class="cm">/* Bank 2 Setup Time from AOE asserted to Read or Write asserted = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B2HT_1			0x00000040	</span><span class="cm">/* Bank 2 Hold Time from Read or Write deasserted to AOE deasserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B2HT_2			0x00000080	</span><span class="cm">/* Bank 2 Hold Time from Read or Write deasserted to AOE deasserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B2HT_3			0x000000C0	</span><span class="cm">/* Bank 2 Hold Time from Read or Write deasserted to AOE deasserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B2HT_0			0x00000000	</span><span class="cm">/* Bank 2 Hold Time from Read or Write deasserted to AOE deasserted = 0 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_1			0x00000100	</span><span class="cm">/* Bank 2 Read Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B2RAT_2			0x00000200	</span><span class="cm">/* Bank 2 Read Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_3			0x00000300	</span><span class="cm">/* Bank 2 Read Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_4			0x00000400	</span><span class="cm">/* Bank 2 Read Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_5			0x00000500	</span><span class="cm">/* Bank 2 Read Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_6			0x00000600	</span><span class="cm">/* Bank 2 Read Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_7			0x00000700	</span><span class="cm">/* Bank 2 Read Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_8			0x00000800	</span><span class="cm">/* Bank 2 Read Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_9			0x00000900	</span><span class="cm">/* Bank 2 Read Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_10		0x00000A00	</span><span class="cm">/* Bank 2 Read Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_11		0x00000B00	</span><span class="cm">/* Bank 2 Read Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_12		0x00000C00	</span><span class="cm">/* Bank 2 Read Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_13		0x00000D00	</span><span class="cm">/* Bank 2 Read Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_14		0x00000E00	</span><span class="cm">/* Bank 2 Read Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B2RAT_15		0x00000F00	</span><span class="cm">/* Bank 2 Read Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_1			0x00001000	</span><span class="cm">/* Bank 2 Write Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B2WAT_2			0x00002000	</span><span class="cm">/* Bank 2 Write Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_3			0x00003000	</span><span class="cm">/* Bank 2 Write Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_4			0x00004000	</span><span class="cm">/* Bank 2 Write Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_5			0x00005000	</span><span class="cm">/* Bank 2 Write Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_6			0x00006000	</span><span class="cm">/* Bank 2 Write Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_7			0x00007000	</span><span class="cm">/* Bank 2 Write Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_8			0x00008000	</span><span class="cm">/* Bank 2 Write Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_9			0x00009000	</span><span class="cm">/* Bank 2 Write Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_10		0x0000A000	</span><span class="cm">/* Bank 2 Write Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_11		0x0000B000	</span><span class="cm">/* Bank 2 Write Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_12		0x0000C000	</span><span class="cm">/* Bank 2 Write Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_13		0x0000D000	</span><span class="cm">/* Bank 2 Write Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_14		0x0000E000	</span><span class="cm">/* Bank 2 Write Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B2WAT_15		0x0000F000	</span><span class="cm">/* Bank 2 Write Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RDYEN			0x00010000	</span><span class="cm">/* Bank 3 RDY enable, 0=disable, 1=enable */</span><span class="cp"></span>
<span class="cp">#define B3RDYPOL		0x00020000	</span><span class="cm">/* Bank 3 RDY Active high, 0=active low, 1=active high */</span><span class="cp"></span>
<span class="cp">#define B3TT_1			0x00040000	</span><span class="cm">/* Bank 3 Transition Time from Read to Write = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B3TT_2			0x00080000	</span><span class="cm">/* Bank 3 Transition Time from Read to Write = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B3TT_3			0x000C0000	</span><span class="cm">/* Bank 3 Transition Time from Read to Write = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B3TT_4			0x00000000	</span><span class="cm">/* Bank 3 Transition Time from Read to Write = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B3ST_1			0x00100000	</span><span class="cm">/* Bank 3 Setup Time from AOE asserted to Read or Write asserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B3ST_2			0x00200000	</span><span class="cm">/* Bank 3 Setup Time from AOE asserted to Read or Write asserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B3ST_3			0x00300000	</span><span class="cm">/* Bank 3 Setup Time from AOE asserted to Read or Write asserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B3ST_4			0x00000000	</span><span class="cm">/* Bank 3 Setup Time from AOE asserted to Read or Write asserted = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B3HT_1			0x00400000	</span><span class="cm">/* Bank 3 Hold Time from Read or Write deasserted to AOE deasserted = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B3HT_2			0x00800000	</span><span class="cm">/* Bank 3 Hold Time from Read or Write deasserted to AOE deasserted = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B3HT_3			0x00C00000	</span><span class="cm">/* Bank 3 Hold Time from Read or Write deasserted to AOE deasserted = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B3HT_0			0x00000000	</span><span class="cm">/* Bank 3 Hold Time from Read or Write deasserted to AOE deasserted = 0 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_1			0x01000000	</span><span class="cm">/* Bank 3 Read Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B3RAT_2			0x02000000	</span><span class="cm">/* Bank 3 Read Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_3			0x03000000	</span><span class="cm">/* Bank 3 Read Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_4			0x04000000	</span><span class="cm">/* Bank 3 Read Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_5			0x05000000	</span><span class="cm">/* Bank 3 Read Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_6			0x06000000	</span><span class="cm">/* Bank 3 Read Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_7			0x07000000	</span><span class="cm">/* Bank 3 Read Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_8			0x08000000	</span><span class="cm">/* Bank 3 Read Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_9			0x09000000	</span><span class="cm">/* Bank 3 Read Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_10		0x0A000000	</span><span class="cm">/* Bank 3 Read Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_11		0x0B000000	</span><span class="cm">/* Bank 3 Read Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_12		0x0C000000	</span><span class="cm">/* Bank 3 Read Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_13		0x0D000000	</span><span class="cm">/* Bank 3 Read Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_14		0x0E000000	</span><span class="cm">/* Bank 3 Read Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B3RAT_15		0x0F000000	</span><span class="cm">/* Bank 3 Read Access Time = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_1			0x10000000	</span><span class="cm">/* Bank 3 Write Access Time = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define B3WAT_2			0x20000000	</span><span class="cm">/* Bank 3 Write Access Time = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_3			0x30000000	</span><span class="cm">/* Bank 3 Write Access Time = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_4			0x40000000	</span><span class="cm">/* Bank 3 Write Access Time = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_5			0x50000000	</span><span class="cm">/* Bank 3 Write Access Time = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_6			0x60000000	</span><span class="cm">/* Bank 3 Write Access Time = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_7			0x70000000	</span><span class="cm">/* Bank 3 Write Access Time = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_8			0x80000000	</span><span class="cm">/* Bank 3 Write Access Time = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_9			0x90000000	</span><span class="cm">/* Bank 3 Write Access Time = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_10		0xA0000000	</span><span class="cm">/* Bank 3 Write Access Time = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_11		0xB0000000	</span><span class="cm">/* Bank 3 Write Access Time = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_12		0xC0000000	</span><span class="cm">/* Bank 3 Write Access Time = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_13		0xD0000000	</span><span class="cm">/* Bank 3 Write Access Time = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_14		0xE0000000	</span><span class="cm">/* Bank 3 Write Access Time = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define B3WAT_15		0xF0000000	</span><span class="cm">/* Bank 3 Write Access Time = 15 cycles */</span><span class="cp"></span>

<span class="cm">/* **********************  SDRAM CONTROLLER MASKS  *************************** */</span>

<span class="cm">/* EBIU_SDGCTL Masks */</span>
<span class="cp">#define SCTLE			0x00000001	</span><span class="cm">/* Enable SCLK[0], /SRAS, /SCAS, /SWE, SDQM[3:0] */</span><span class="cp"></span>
<span class="cp">#define CL_2			0x00000008	</span><span class="cm">/* SDRAM CAS latency = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define CL_3			0x0000000C	</span><span class="cm">/* SDRAM CAS latency = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define PFE			0x00000010	</span><span class="cm">/* Enable SDRAM prefetch */</span><span class="cp"></span>
<span class="cp">#define PFP			0x00000020	</span><span class="cm">/* Prefetch has priority over AMC requests */</span><span class="cp"></span>
<span class="cp">#define TRAS_1			0x00000040	</span><span class="cm">/* SDRAM tRAS = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define TRAS_2			0x00000080	</span><span class="cm">/* SDRAM tRAS = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_3			0x000000C0	</span><span class="cm">/* SDRAM tRAS = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_4			0x00000100	</span><span class="cm">/* SDRAM tRAS = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_5			0x00000140	</span><span class="cm">/* SDRAM tRAS = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_6			0x00000180	</span><span class="cm">/* SDRAM tRAS = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_7			0x000001C0	</span><span class="cm">/* SDRAM tRAS = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_8			0x00000200	</span><span class="cm">/* SDRAM tRAS = 8 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_9			0x00000240	</span><span class="cm">/* SDRAM tRAS = 9 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_10			0x00000280	</span><span class="cm">/* SDRAM tRAS = 10 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_11			0x000002C0	</span><span class="cm">/* SDRAM tRAS = 11 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_12			0x00000300	</span><span class="cm">/* SDRAM tRAS = 12 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_13			0x00000340	</span><span class="cm">/* SDRAM tRAS = 13 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_14			0x00000380	</span><span class="cm">/* SDRAM tRAS = 14 cycles */</span><span class="cp"></span>
<span class="cp">#define TRAS_15			0x000003C0	</span><span class="cm">/* SDRAM tRAS = 15 cycles */</span><span class="cp"></span>
<span class="cp">#define TRP_1			0x00000800	</span><span class="cm">/* SDRAM tRP = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define TRP_2			0x00001000	</span><span class="cm">/* SDRAM tRP = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define TRP_3			0x00001800	</span><span class="cm">/* SDRAM tRP = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define TRP_4			0x00002000	</span><span class="cm">/* SDRAM tRP = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define TRP_5			0x00002800	</span><span class="cm">/* SDRAM tRP = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define TRP_6			0x00003000	</span><span class="cm">/* SDRAM tRP = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define TRP_7			0x00003800	</span><span class="cm">/* SDRAM tRP = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define TRCD_1			0x00008000	</span><span class="cm">/* SDRAM tRCD = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define TRCD_2			0x00010000	</span><span class="cm">/* SDRAM tRCD = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define TRCD_3			0x00018000	</span><span class="cm">/* SDRAM tRCD = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define TRCD_4			0x00020000	</span><span class="cm">/* SDRAM tRCD = 4 cycles */</span><span class="cp"></span>
<span class="cp">#define TRCD_5			0x00028000	</span><span class="cm">/* SDRAM tRCD = 5 cycles */</span><span class="cp"></span>
<span class="cp">#define TRCD_6			0x00030000	</span><span class="cm">/* SDRAM tRCD = 6 cycles */</span><span class="cp"></span>
<span class="cp">#define TRCD_7			0x00038000	</span><span class="cm">/* SDRAM tRCD = 7 cycles */</span><span class="cp"></span>
<span class="cp">#define TWR_1			0x00080000	</span><span class="cm">/* SDRAM tWR = 1 cycle */</span><span class="cp"></span>
<span class="cp">#define TWR_2			0x00100000	</span><span class="cm">/* SDRAM tWR = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define TWR_3			0x00180000	</span><span class="cm">/* SDRAM tWR = 3 cycles */</span><span class="cp"></span>
<span class="cp">#define PUPSD			0x00200000	</span><span class="cm">/*Power-up start delay */</span><span class="cp"></span>
<span class="cp">#define PSM			0x00400000	</span><span class="cm">/* SDRAM power-up sequence = Precharge, mode register set, 8 CBR refresh cycles */</span><span class="cp"></span>
<span class="cp">#define PSS				0x00800000	</span><span class="cm">/* enable SDRAM power-up sequence on next SDRAM access */</span><span class="cp"></span>
<span class="cp">#define SRFS			0x01000000	</span><span class="cm">/* Start SDRAM self-refresh mode */</span><span class="cp"></span>
<span class="cp">#define EBUFE			0x02000000	</span><span class="cm">/* Enable external buffering timing */</span><span class="cp"></span>
<span class="cp">#define FBBRW			0x04000000	</span><span class="cm">/* Fast back-to-back read write enable */</span><span class="cp"></span>
<span class="cp">#define EMREN			0x10000000	</span><span class="cm">/* Extended mode register enable */</span><span class="cp"></span>
<span class="cp">#define TCSR			0x20000000	</span><span class="cm">/* Temp compensated self refresh value 85 deg C */</span><span class="cp"></span>
<span class="cp">#define CDDBG			0x40000000	</span><span class="cm">/* Tristate SDRAM controls during bus grant */</span><span class="cp"></span>

<span class="cm">/* EBIU_SDBCTL Masks */</span>
<span class="cp">#define EB0_E				0x00000001	</span><span class="cm">/* Enable SDRAM external bank 0 */</span><span class="cp"></span>
<span class="cp">#define EB0_SZ_16			0x00000000	</span><span class="cm">/* SDRAM external bank size = 16MB */</span><span class="cp"></span>
<span class="cp">#define EB0_SZ_32			0x00000002	</span><span class="cm">/* SDRAM external bank size = 32MB */</span><span class="cp"></span>
<span class="cp">#define EB0_SZ_64			0x00000004	</span><span class="cm">/* SDRAM external bank size = 64MB */</span><span class="cp"></span>
<span class="cp">#define EB0_SZ_128			0x00000006	</span><span class="cm">/* SDRAM external bank size = 128MB */</span><span class="cp"></span>
<span class="cp">#define EB0_CAW_8			0x00000000	</span><span class="cm">/* SDRAM external bank column address width = 8 bits */</span><span class="cp"></span>
<span class="cp">#define EB0_CAW_9			0x00000010	</span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>
<span class="cp">#define EB0_CAW_10			0x00000020	</span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>
<span class="cp">#define EB0_CAW_11			0x00000030	</span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>

<span class="cp">#define EB1_E				0x00000100	</span><span class="cm">/* Enable SDRAM external bank 1 */</span><span class="cp"></span>
<span class="cp">#define EB1__SZ_16			0x00000000	</span><span class="cm">/* SDRAM external bank size = 16MB */</span><span class="cp"></span>
<span class="cp">#define EB1__SZ_32			0x00000200	</span><span class="cm">/* SDRAM external bank size = 32MB */</span><span class="cp"></span>
<span class="cp">#define EB1__SZ_64			0x00000400	</span><span class="cm">/* SDRAM external bank size = 64MB */</span><span class="cp"></span>
<span class="cp">#define EB1__SZ_128			0x00000600	</span><span class="cm">/* SDRAM external bank size = 128MB */</span><span class="cp"></span>
<span class="cp">#define EB1__CAW_8			0x00000000	</span><span class="cm">/* SDRAM external bank column address width = 8 bits */</span><span class="cp"></span>
<span class="cp">#define EB1__CAW_9			0x00001000	</span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>
<span class="cp">#define EB1__CAW_10			0x00002000	</span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>
<span class="cp">#define EB1__CAW_11			0x00003000	</span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>

<span class="cp">#define EB2__E				0x00010000	</span><span class="cm">/* Enable SDRAM external bank 2 */</span><span class="cp"></span>
<span class="cp">#define EB2__SZ_16			0x00000000	</span><span class="cm">/* SDRAM external bank size = 16MB */</span><span class="cp"></span>
<span class="cp">#define EB2__SZ_32			0x00020000	</span><span class="cm">/* SDRAM external bank size = 32MB */</span><span class="cp"></span>
<span class="cp">#define EB2__SZ_64			0x00040000	</span><span class="cm">/* SDRAM external bank size = 64MB */</span><span class="cp"></span>
<span class="cp">#define EB2__SZ_128			0x00060000	</span><span class="cm">/* SDRAM external bank size = 128MB */</span><span class="cp"></span>
<span class="cp">#define EB2__CAW_8			0x00000000	</span><span class="cm">/* SDRAM external bank column address width = 8 bits */</span><span class="cp"></span>
<span class="cp">#define EB2__CAW_9			0x00100000	</span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>
<span class="cp">#define EB2__CAW_10			0x00200000	</span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>
<span class="cp">#define EB2__CAW_11			0x00300000	</span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>

<span class="cp">#define EB3__E				0x01000000	</span><span class="cm">/* Enable SDRAM external bank 3 */</span><span class="cp"></span>
<span class="cp">#define EB3__SZ_16			0x00000000	</span><span class="cm">/* SDRAM external bank size = 16MB */</span><span class="cp"></span>
<span class="cp">#define EB3__SZ_32			0x02000000	</span><span class="cm">/* SDRAM external bank size = 32MB */</span><span class="cp"></span>
<span class="cp">#define EB3__SZ_64			0x04000000	</span><span class="cm">/* SDRAM external bank size = 64MB */</span><span class="cp"></span>
<span class="cp">#define EB3__SZ_128			0x06000000	</span><span class="cm">/* SDRAM external bank size = 128MB */</span><span class="cp"></span>
<span class="cp">#define EB3__CAW_8			0x00000000	</span><span class="cm">/* SDRAM external bank column address width = 8 bits */</span><span class="cp"></span>
<span class="cp">#define EB3__CAW_9			0x10000000	</span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>
<span class="cp">#define EB3__CAW_10			0x20000000	</span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>
<span class="cp">#define EB3__CAW_11			0x30000000	</span><span class="cm">/* SDRAM external bank column address width = 9 bits */</span><span class="cp"></span>

<span class="cm">/* EBIU_SDSTAT Masks */</span>
<span class="cp">#define SDCI			0x00000001	</span><span class="cm">/* SDRAM controller is idle  */</span><span class="cp"></span>
<span class="cp">#define SDSRA			0x00000002	</span><span class="cm">/* SDRAM SDRAM self refresh is active */</span><span class="cp"></span>
<span class="cp">#define SDPUA			0x00000004	</span><span class="cm">/* SDRAM power up active  */</span><span class="cp"></span>
<span class="cp">#define SDRS			0x00000008	</span><span class="cm">/* SDRAM is in reset state */</span><span class="cp"></span>
<span class="cp">#define SDEASE		    0x00000010	</span><span class="cm">/* SDRAM EAB sticky error status - W1C */</span><span class="cp"></span>
<span class="cp">#define BGSTAT			0x00000020	</span><span class="cm">/* Bus granted */</span><span class="cp"></span>

<span class="cp">#endif				</span><span class="cm">/* _DEF_BF561_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
