
WSN_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a44  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000534  08008b54  08008b54  00018b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009088  08009088  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08009088  08009088  00019088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009090  08009090  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009090  08009090  00019090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009094  08009094  00019094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08009098  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000139c  20000078  08009110  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001414  08009110  00021414  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020565  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040fa  00000000  00000000  00040606  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b8  00000000  00000000  00044700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017c0  00000000  00000000  00045fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001beef  00000000  00000000  00047778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c623  00000000  00000000  00063667  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009dfc3  00000000  00000000  0007fc8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011dc4d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e4c  00000000  00000000  0011dca0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	08008b3c 	.word	0x08008b3c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	08008b3c 	.word	0x08008b3c

08000150 <__aeabi_frsub>:
 8000150:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__addsf3>
 8000156:	bf00      	nop

08000158 <__aeabi_fsub>:
 8000158:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800015c <__addsf3>:
 800015c:	0042      	lsls	r2, r0, #1
 800015e:	bf1f      	itttt	ne
 8000160:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000164:	ea92 0f03 	teqne	r2, r3
 8000168:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800016c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000170:	d06a      	beq.n	8000248 <__addsf3+0xec>
 8000172:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000176:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800017a:	bfc1      	itttt	gt
 800017c:	18d2      	addgt	r2, r2, r3
 800017e:	4041      	eorgt	r1, r0
 8000180:	4048      	eorgt	r0, r1
 8000182:	4041      	eorgt	r1, r0
 8000184:	bfb8      	it	lt
 8000186:	425b      	neglt	r3, r3
 8000188:	2b19      	cmp	r3, #25
 800018a:	bf88      	it	hi
 800018c:	4770      	bxhi	lr
 800018e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000192:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000196:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800019a:	bf18      	it	ne
 800019c:	4240      	negne	r0, r0
 800019e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001a2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4249      	negne	r1, r1
 80001ae:	ea92 0f03 	teq	r2, r3
 80001b2:	d03f      	beq.n	8000234 <__addsf3+0xd8>
 80001b4:	f1a2 0201 	sub.w	r2, r2, #1
 80001b8:	fa41 fc03 	asr.w	ip, r1, r3
 80001bc:	eb10 000c 	adds.w	r0, r0, ip
 80001c0:	f1c3 0320 	rsb	r3, r3, #32
 80001c4:	fa01 f103 	lsl.w	r1, r1, r3
 80001c8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001cc:	d502      	bpl.n	80001d4 <__addsf3+0x78>
 80001ce:	4249      	negs	r1, r1
 80001d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d8:	d313      	bcc.n	8000202 <__addsf3+0xa6>
 80001da:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001de:	d306      	bcc.n	80001ee <__addsf3+0x92>
 80001e0:	0840      	lsrs	r0, r0, #1
 80001e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e6:	f102 0201 	add.w	r2, r2, #1
 80001ea:	2afe      	cmp	r2, #254	; 0xfe
 80001ec:	d251      	bcs.n	8000292 <__addsf3+0x136>
 80001ee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f6:	bf08      	it	eq
 80001f8:	f020 0001 	biceq.w	r0, r0, #1
 80001fc:	ea40 0003 	orr.w	r0, r0, r3
 8000200:	4770      	bx	lr
 8000202:	0049      	lsls	r1, r1, #1
 8000204:	eb40 0000 	adc.w	r0, r0, r0
 8000208:	3a01      	subs	r2, #1
 800020a:	bf28      	it	cs
 800020c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000210:	d2ed      	bcs.n	80001ee <__addsf3+0x92>
 8000212:	fab0 fc80 	clz	ip, r0
 8000216:	f1ac 0c08 	sub.w	ip, ip, #8
 800021a:	ebb2 020c 	subs.w	r2, r2, ip
 800021e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000222:	bfaa      	itet	ge
 8000224:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000228:	4252      	neglt	r2, r2
 800022a:	4318      	orrge	r0, r3
 800022c:	bfbc      	itt	lt
 800022e:	40d0      	lsrlt	r0, r2
 8000230:	4318      	orrlt	r0, r3
 8000232:	4770      	bx	lr
 8000234:	f092 0f00 	teq	r2, #0
 8000238:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800023c:	bf06      	itte	eq
 800023e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000242:	3201      	addeq	r2, #1
 8000244:	3b01      	subne	r3, #1
 8000246:	e7b5      	b.n	80001b4 <__addsf3+0x58>
 8000248:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800024c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000250:	bf18      	it	ne
 8000252:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000256:	d021      	beq.n	800029c <__addsf3+0x140>
 8000258:	ea92 0f03 	teq	r2, r3
 800025c:	d004      	beq.n	8000268 <__addsf3+0x10c>
 800025e:	f092 0f00 	teq	r2, #0
 8000262:	bf08      	it	eq
 8000264:	4608      	moveq	r0, r1
 8000266:	4770      	bx	lr
 8000268:	ea90 0f01 	teq	r0, r1
 800026c:	bf1c      	itt	ne
 800026e:	2000      	movne	r0, #0
 8000270:	4770      	bxne	lr
 8000272:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000276:	d104      	bne.n	8000282 <__addsf3+0x126>
 8000278:	0040      	lsls	r0, r0, #1
 800027a:	bf28      	it	cs
 800027c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000280:	4770      	bx	lr
 8000282:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000286:	bf3c      	itt	cc
 8000288:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800028c:	4770      	bxcc	lr
 800028e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000292:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000296:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800029a:	4770      	bx	lr
 800029c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002a0:	bf16      	itet	ne
 80002a2:	4608      	movne	r0, r1
 80002a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a8:	4601      	movne	r1, r0
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	bf06      	itte	eq
 80002ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002b2:	ea90 0f01 	teqeq	r0, r1
 80002b6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002ba:	4770      	bx	lr

080002bc <__aeabi_ui2f>:
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	e004      	b.n	80002cc <__aeabi_i2f+0x8>
 80002c2:	bf00      	nop

080002c4 <__aeabi_i2f>:
 80002c4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c8:	bf48      	it	mi
 80002ca:	4240      	negmi	r0, r0
 80002cc:	ea5f 0c00 	movs.w	ip, r0
 80002d0:	bf08      	it	eq
 80002d2:	4770      	bxeq	lr
 80002d4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d8:	4601      	mov	r1, r0
 80002da:	f04f 0000 	mov.w	r0, #0
 80002de:	e01c      	b.n	800031a <__aeabi_l2f+0x2a>

080002e0 <__aeabi_ul2f>:
 80002e0:	ea50 0201 	orrs.w	r2, r0, r1
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e00a      	b.n	8000304 <__aeabi_l2f+0x14>
 80002ee:	bf00      	nop

080002f0 <__aeabi_l2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002fc:	d502      	bpl.n	8000304 <__aeabi_l2f+0x14>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	ea5f 0c01 	movs.w	ip, r1
 8000308:	bf02      	ittt	eq
 800030a:	4684      	moveq	ip, r0
 800030c:	4601      	moveq	r1, r0
 800030e:	2000      	moveq	r0, #0
 8000310:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000314:	bf08      	it	eq
 8000316:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800031a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031e:	fabc f28c 	clz	r2, ip
 8000322:	3a08      	subs	r2, #8
 8000324:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000328:	db10      	blt.n	800034c <__aeabi_l2f+0x5c>
 800032a:	fa01 fc02 	lsl.w	ip, r1, r2
 800032e:	4463      	add	r3, ip
 8000330:	fa00 fc02 	lsl.w	ip, r0, r2
 8000334:	f1c2 0220 	rsb	r2, r2, #32
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800033c:	fa20 f202 	lsr.w	r2, r0, r2
 8000340:	eb43 0002 	adc.w	r0, r3, r2
 8000344:	bf08      	it	eq
 8000346:	f020 0001 	biceq.w	r0, r0, #1
 800034a:	4770      	bx	lr
 800034c:	f102 0220 	add.w	r2, r2, #32
 8000350:	fa01 fc02 	lsl.w	ip, r1, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800035c:	fa21 f202 	lsr.w	r2, r1, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800036a:	4770      	bx	lr

0800036c <__aeabi_fmul>:
 800036c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000370:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000374:	bf1e      	ittt	ne
 8000376:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800037a:	ea92 0f0c 	teqne	r2, ip
 800037e:	ea93 0f0c 	teqne	r3, ip
 8000382:	d06f      	beq.n	8000464 <__aeabi_fmul+0xf8>
 8000384:	441a      	add	r2, r3
 8000386:	ea80 0c01 	eor.w	ip, r0, r1
 800038a:	0240      	lsls	r0, r0, #9
 800038c:	bf18      	it	ne
 800038e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000392:	d01e      	beq.n	80003d2 <__aeabi_fmul+0x66>
 8000394:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000398:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800039c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003a0:	fba0 3101 	umull	r3, r1, r0, r1
 80003a4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003ac:	bf3e      	ittt	cc
 80003ae:	0049      	lslcc	r1, r1, #1
 80003b0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b4:	005b      	lslcc	r3, r3, #1
 80003b6:	ea40 0001 	orr.w	r0, r0, r1
 80003ba:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003be:	2afd      	cmp	r2, #253	; 0xfd
 80003c0:	d81d      	bhi.n	80003fe <__aeabi_fmul+0x92>
 80003c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ca:	bf08      	it	eq
 80003cc:	f020 0001 	biceq.w	r0, r0, #1
 80003d0:	4770      	bx	lr
 80003d2:	f090 0f00 	teq	r0, #0
 80003d6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003da:	bf08      	it	eq
 80003dc:	0249      	lsleq	r1, r1, #9
 80003de:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003e2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e6:	3a7f      	subs	r2, #127	; 0x7f
 80003e8:	bfc2      	ittt	gt
 80003ea:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003f2:	4770      	bxgt	lr
 80003f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f8:	f04f 0300 	mov.w	r3, #0
 80003fc:	3a01      	subs	r2, #1
 80003fe:	dc5d      	bgt.n	80004bc <__aeabi_fmul+0x150>
 8000400:	f112 0f19 	cmn.w	r2, #25
 8000404:	bfdc      	itt	le
 8000406:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800040a:	4770      	bxle	lr
 800040c:	f1c2 0200 	rsb	r2, r2, #0
 8000410:	0041      	lsls	r1, r0, #1
 8000412:	fa21 f102 	lsr.w	r1, r1, r2
 8000416:	f1c2 0220 	rsb	r2, r2, #32
 800041a:	fa00 fc02 	lsl.w	ip, r0, r2
 800041e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000422:	f140 0000 	adc.w	r0, r0, #0
 8000426:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800042a:	bf08      	it	eq
 800042c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000430:	4770      	bx	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800043a:	bf02      	ittt	eq
 800043c:	0040      	lsleq	r0, r0, #1
 800043e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000442:	3a01      	subeq	r2, #1
 8000444:	d0f9      	beq.n	800043a <__aeabi_fmul+0xce>
 8000446:	ea40 000c 	orr.w	r0, r0, ip
 800044a:	f093 0f00 	teq	r3, #0
 800044e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000452:	bf02      	ittt	eq
 8000454:	0049      	lsleq	r1, r1, #1
 8000456:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800045a:	3b01      	subeq	r3, #1
 800045c:	d0f9      	beq.n	8000452 <__aeabi_fmul+0xe6>
 800045e:	ea41 010c 	orr.w	r1, r1, ip
 8000462:	e78f      	b.n	8000384 <__aeabi_fmul+0x18>
 8000464:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000468:	ea92 0f0c 	teq	r2, ip
 800046c:	bf18      	it	ne
 800046e:	ea93 0f0c 	teqne	r3, ip
 8000472:	d00a      	beq.n	800048a <__aeabi_fmul+0x11e>
 8000474:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000478:	bf18      	it	ne
 800047a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047e:	d1d8      	bne.n	8000432 <__aeabi_fmul+0xc6>
 8000480:	ea80 0001 	eor.w	r0, r0, r1
 8000484:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000488:	4770      	bx	lr
 800048a:	f090 0f00 	teq	r0, #0
 800048e:	bf17      	itett	ne
 8000490:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000494:	4608      	moveq	r0, r1
 8000496:	f091 0f00 	teqne	r1, #0
 800049a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049e:	d014      	beq.n	80004ca <__aeabi_fmul+0x15e>
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	d101      	bne.n	80004aa <__aeabi_fmul+0x13e>
 80004a6:	0242      	lsls	r2, r0, #9
 80004a8:	d10f      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004aa:	ea93 0f0c 	teq	r3, ip
 80004ae:	d103      	bne.n	80004b8 <__aeabi_fmul+0x14c>
 80004b0:	024b      	lsls	r3, r1, #9
 80004b2:	bf18      	it	ne
 80004b4:	4608      	movne	r0, r1
 80004b6:	d108      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004c0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c8:	4770      	bx	lr
 80004ca:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ce:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004d2:	4770      	bx	lr

080004d4 <__aeabi_fdiv>:
 80004d4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004dc:	bf1e      	ittt	ne
 80004de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004e2:	ea92 0f0c 	teqne	r2, ip
 80004e6:	ea93 0f0c 	teqne	r3, ip
 80004ea:	d069      	beq.n	80005c0 <__aeabi_fdiv+0xec>
 80004ec:	eba2 0203 	sub.w	r2, r2, r3
 80004f0:	ea80 0c01 	eor.w	ip, r0, r1
 80004f4:	0249      	lsls	r1, r1, #9
 80004f6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004fa:	d037      	beq.n	800056c <__aeabi_fdiv+0x98>
 80004fc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000500:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000504:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000508:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800050c:	428b      	cmp	r3, r1
 800050e:	bf38      	it	cc
 8000510:	005b      	lslcc	r3, r3, #1
 8000512:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000516:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800051a:	428b      	cmp	r3, r1
 800051c:	bf24      	itt	cs
 800051e:	1a5b      	subcs	r3, r3, r1
 8000520:	ea40 000c 	orrcs.w	r0, r0, ip
 8000524:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000528:	bf24      	itt	cs
 800052a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000532:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000536:	bf24      	itt	cs
 8000538:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800053c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000540:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000544:	bf24      	itt	cs
 8000546:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800054a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054e:	011b      	lsls	r3, r3, #4
 8000550:	bf18      	it	ne
 8000552:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000556:	d1e0      	bne.n	800051a <__aeabi_fdiv+0x46>
 8000558:	2afd      	cmp	r2, #253	; 0xfd
 800055a:	f63f af50 	bhi.w	80003fe <__aeabi_fmul+0x92>
 800055e:	428b      	cmp	r3, r1
 8000560:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000564:	bf08      	it	eq
 8000566:	f020 0001 	biceq.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000570:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000574:	327f      	adds	r2, #127	; 0x7f
 8000576:	bfc2      	ittt	gt
 8000578:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800057c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000580:	4770      	bxgt	lr
 8000582:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000586:	f04f 0300 	mov.w	r3, #0
 800058a:	3a01      	subs	r2, #1
 800058c:	e737      	b.n	80003fe <__aeabi_fmul+0x92>
 800058e:	f092 0f00 	teq	r2, #0
 8000592:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000596:	bf02      	ittt	eq
 8000598:	0040      	lsleq	r0, r0, #1
 800059a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059e:	3a01      	subeq	r2, #1
 80005a0:	d0f9      	beq.n	8000596 <__aeabi_fdiv+0xc2>
 80005a2:	ea40 000c 	orr.w	r0, r0, ip
 80005a6:	f093 0f00 	teq	r3, #0
 80005aa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ae:	bf02      	ittt	eq
 80005b0:	0049      	lsleq	r1, r1, #1
 80005b2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b6:	3b01      	subeq	r3, #1
 80005b8:	d0f9      	beq.n	80005ae <__aeabi_fdiv+0xda>
 80005ba:	ea41 010c 	orr.w	r1, r1, ip
 80005be:	e795      	b.n	80004ec <__aeabi_fdiv+0x18>
 80005c0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c4:	ea92 0f0c 	teq	r2, ip
 80005c8:	d108      	bne.n	80005dc <__aeabi_fdiv+0x108>
 80005ca:	0242      	lsls	r2, r0, #9
 80005cc:	f47f af7d 	bne.w	80004ca <__aeabi_fmul+0x15e>
 80005d0:	ea93 0f0c 	teq	r3, ip
 80005d4:	f47f af70 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e776      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	d104      	bne.n	80005ec <__aeabi_fdiv+0x118>
 80005e2:	024b      	lsls	r3, r1, #9
 80005e4:	f43f af4c 	beq.w	8000480 <__aeabi_fmul+0x114>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e76e      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005ec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005f0:	bf18      	it	ne
 80005f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f6:	d1ca      	bne.n	800058e <__aeabi_fdiv+0xba>
 80005f8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005fc:	f47f af5c 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 8000600:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000604:	f47f af3c 	bne.w	8000480 <__aeabi_fmul+0x114>
 8000608:	e75f      	b.n	80004ca <__aeabi_fmul+0x15e>
 800060a:	bf00      	nop

0800060c <__aeabi_f2uiz>:
 800060c:	0042      	lsls	r2, r0, #1
 800060e:	d20e      	bcs.n	800062e <__aeabi_f2uiz+0x22>
 8000610:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000614:	d30b      	bcc.n	800062e <__aeabi_f2uiz+0x22>
 8000616:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800061a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061e:	d409      	bmi.n	8000634 <__aeabi_f2uiz+0x28>
 8000620:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000624:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000628:	fa23 f002 	lsr.w	r0, r3, r2
 800062c:	4770      	bx	lr
 800062e:	f04f 0000 	mov.w	r0, #0
 8000632:	4770      	bx	lr
 8000634:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000638:	d101      	bne.n	800063e <__aeabi_f2uiz+0x32>
 800063a:	0242      	lsls	r2, r0, #9
 800063c:	d102      	bne.n	8000644 <__aeabi_f2uiz+0x38>
 800063e:	f04f 30ff 	mov.w	r0, #4294967295
 8000642:	4770      	bx	lr
 8000644:	f04f 0000 	mov.w	r0, #0
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop

0800064c <__aeabi_uldivmod>:
 800064c:	b953      	cbnz	r3, 8000664 <__aeabi_uldivmod+0x18>
 800064e:	b94a      	cbnz	r2, 8000664 <__aeabi_uldivmod+0x18>
 8000650:	2900      	cmp	r1, #0
 8000652:	bf08      	it	eq
 8000654:	2800      	cmpeq	r0, #0
 8000656:	bf1c      	itt	ne
 8000658:	f04f 31ff 	movne.w	r1, #4294967295
 800065c:	f04f 30ff 	movne.w	r0, #4294967295
 8000660:	f000 b96e 	b.w	8000940 <__aeabi_idiv0>
 8000664:	f1ad 0c08 	sub.w	ip, sp, #8
 8000668:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800066c:	f000 f806 	bl	800067c <__udivmoddi4>
 8000670:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000674:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000678:	b004      	add	sp, #16
 800067a:	4770      	bx	lr

0800067c <__udivmoddi4>:
 800067c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000680:	9e08      	ldr	r6, [sp, #32]
 8000682:	460d      	mov	r5, r1
 8000684:	4604      	mov	r4, r0
 8000686:	468e      	mov	lr, r1
 8000688:	2b00      	cmp	r3, #0
 800068a:	f040 8083 	bne.w	8000794 <__udivmoddi4+0x118>
 800068e:	428a      	cmp	r2, r1
 8000690:	4617      	mov	r7, r2
 8000692:	d947      	bls.n	8000724 <__udivmoddi4+0xa8>
 8000694:	fab2 f382 	clz	r3, r2
 8000698:	b14b      	cbz	r3, 80006ae <__udivmoddi4+0x32>
 800069a:	f1c3 0120 	rsb	r1, r3, #32
 800069e:	fa05 fe03 	lsl.w	lr, r5, r3
 80006a2:	fa20 f101 	lsr.w	r1, r0, r1
 80006a6:	409f      	lsls	r7, r3
 80006a8:	ea41 0e0e 	orr.w	lr, r1, lr
 80006ac:	409c      	lsls	r4, r3
 80006ae:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80006b2:	fbbe fcf8 	udiv	ip, lr, r8
 80006b6:	fa1f f987 	uxth.w	r9, r7
 80006ba:	fb08 e21c 	mls	r2, r8, ip, lr
 80006be:	fb0c f009 	mul.w	r0, ip, r9
 80006c2:	0c21      	lsrs	r1, r4, #16
 80006c4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80006c8:	4290      	cmp	r0, r2
 80006ca:	d90a      	bls.n	80006e2 <__udivmoddi4+0x66>
 80006cc:	18ba      	adds	r2, r7, r2
 80006ce:	f10c 31ff 	add.w	r1, ip, #4294967295
 80006d2:	f080 8118 	bcs.w	8000906 <__udivmoddi4+0x28a>
 80006d6:	4290      	cmp	r0, r2
 80006d8:	f240 8115 	bls.w	8000906 <__udivmoddi4+0x28a>
 80006dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006e0:	443a      	add	r2, r7
 80006e2:	1a12      	subs	r2, r2, r0
 80006e4:	fbb2 f0f8 	udiv	r0, r2, r8
 80006e8:	fb08 2210 	mls	r2, r8, r0, r2
 80006ec:	fb00 f109 	mul.w	r1, r0, r9
 80006f0:	b2a4      	uxth	r4, r4
 80006f2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80006f6:	42a1      	cmp	r1, r4
 80006f8:	d909      	bls.n	800070e <__udivmoddi4+0x92>
 80006fa:	193c      	adds	r4, r7, r4
 80006fc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000700:	f080 8103 	bcs.w	800090a <__udivmoddi4+0x28e>
 8000704:	42a1      	cmp	r1, r4
 8000706:	f240 8100 	bls.w	800090a <__udivmoddi4+0x28e>
 800070a:	3802      	subs	r0, #2
 800070c:	443c      	add	r4, r7
 800070e:	1a64      	subs	r4, r4, r1
 8000710:	2100      	movs	r1, #0
 8000712:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000716:	b11e      	cbz	r6, 8000720 <__udivmoddi4+0xa4>
 8000718:	2200      	movs	r2, #0
 800071a:	40dc      	lsrs	r4, r3
 800071c:	e9c6 4200 	strd	r4, r2, [r6]
 8000720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000724:	b902      	cbnz	r2, 8000728 <__udivmoddi4+0xac>
 8000726:	deff      	udf	#255	; 0xff
 8000728:	fab2 f382 	clz	r3, r2
 800072c:	2b00      	cmp	r3, #0
 800072e:	d14f      	bne.n	80007d0 <__udivmoddi4+0x154>
 8000730:	1a8d      	subs	r5, r1, r2
 8000732:	2101      	movs	r1, #1
 8000734:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000738:	fa1f f882 	uxth.w	r8, r2
 800073c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000740:	fb0e 551c 	mls	r5, lr, ip, r5
 8000744:	fb08 f00c 	mul.w	r0, r8, ip
 8000748:	0c22      	lsrs	r2, r4, #16
 800074a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800074e:	42a8      	cmp	r0, r5
 8000750:	d907      	bls.n	8000762 <__udivmoddi4+0xe6>
 8000752:	197d      	adds	r5, r7, r5
 8000754:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000758:	d202      	bcs.n	8000760 <__udivmoddi4+0xe4>
 800075a:	42a8      	cmp	r0, r5
 800075c:	f200 80e9 	bhi.w	8000932 <__udivmoddi4+0x2b6>
 8000760:	4694      	mov	ip, r2
 8000762:	1a2d      	subs	r5, r5, r0
 8000764:	fbb5 f0fe 	udiv	r0, r5, lr
 8000768:	fb0e 5510 	mls	r5, lr, r0, r5
 800076c:	fb08 f800 	mul.w	r8, r8, r0
 8000770:	b2a4      	uxth	r4, r4
 8000772:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000776:	45a0      	cmp	r8, r4
 8000778:	d907      	bls.n	800078a <__udivmoddi4+0x10e>
 800077a:	193c      	adds	r4, r7, r4
 800077c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000780:	d202      	bcs.n	8000788 <__udivmoddi4+0x10c>
 8000782:	45a0      	cmp	r8, r4
 8000784:	f200 80d9 	bhi.w	800093a <__udivmoddi4+0x2be>
 8000788:	4610      	mov	r0, r2
 800078a:	eba4 0408 	sub.w	r4, r4, r8
 800078e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000792:	e7c0      	b.n	8000716 <__udivmoddi4+0x9a>
 8000794:	428b      	cmp	r3, r1
 8000796:	d908      	bls.n	80007aa <__udivmoddi4+0x12e>
 8000798:	2e00      	cmp	r6, #0
 800079a:	f000 80b1 	beq.w	8000900 <__udivmoddi4+0x284>
 800079e:	2100      	movs	r1, #0
 80007a0:	e9c6 0500 	strd	r0, r5, [r6]
 80007a4:	4608      	mov	r0, r1
 80007a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007aa:	fab3 f183 	clz	r1, r3
 80007ae:	2900      	cmp	r1, #0
 80007b0:	d14b      	bne.n	800084a <__udivmoddi4+0x1ce>
 80007b2:	42ab      	cmp	r3, r5
 80007b4:	d302      	bcc.n	80007bc <__udivmoddi4+0x140>
 80007b6:	4282      	cmp	r2, r0
 80007b8:	f200 80b9 	bhi.w	800092e <__udivmoddi4+0x2b2>
 80007bc:	1a84      	subs	r4, r0, r2
 80007be:	eb65 0303 	sbc.w	r3, r5, r3
 80007c2:	2001      	movs	r0, #1
 80007c4:	469e      	mov	lr, r3
 80007c6:	2e00      	cmp	r6, #0
 80007c8:	d0aa      	beq.n	8000720 <__udivmoddi4+0xa4>
 80007ca:	e9c6 4e00 	strd	r4, lr, [r6]
 80007ce:	e7a7      	b.n	8000720 <__udivmoddi4+0xa4>
 80007d0:	409f      	lsls	r7, r3
 80007d2:	f1c3 0220 	rsb	r2, r3, #32
 80007d6:	40d1      	lsrs	r1, r2
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fbb1 f0fe 	udiv	r0, r1, lr
 80007e0:	fa1f f887 	uxth.w	r8, r7
 80007e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80007e8:	fa24 f202 	lsr.w	r2, r4, r2
 80007ec:	409d      	lsls	r5, r3
 80007ee:	fb00 fc08 	mul.w	ip, r0, r8
 80007f2:	432a      	orrs	r2, r5
 80007f4:	0c15      	lsrs	r5, r2, #16
 80007f6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80007fa:	45ac      	cmp	ip, r5
 80007fc:	fa04 f403 	lsl.w	r4, r4, r3
 8000800:	d909      	bls.n	8000816 <__udivmoddi4+0x19a>
 8000802:	197d      	adds	r5, r7, r5
 8000804:	f100 31ff 	add.w	r1, r0, #4294967295
 8000808:	f080 808f 	bcs.w	800092a <__udivmoddi4+0x2ae>
 800080c:	45ac      	cmp	ip, r5
 800080e:	f240 808c 	bls.w	800092a <__udivmoddi4+0x2ae>
 8000812:	3802      	subs	r0, #2
 8000814:	443d      	add	r5, r7
 8000816:	eba5 050c 	sub.w	r5, r5, ip
 800081a:	fbb5 f1fe 	udiv	r1, r5, lr
 800081e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000822:	fb01 f908 	mul.w	r9, r1, r8
 8000826:	b295      	uxth	r5, r2
 8000828:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800082c:	45a9      	cmp	r9, r5
 800082e:	d907      	bls.n	8000840 <__udivmoddi4+0x1c4>
 8000830:	197d      	adds	r5, r7, r5
 8000832:	f101 32ff 	add.w	r2, r1, #4294967295
 8000836:	d274      	bcs.n	8000922 <__udivmoddi4+0x2a6>
 8000838:	45a9      	cmp	r9, r5
 800083a:	d972      	bls.n	8000922 <__udivmoddi4+0x2a6>
 800083c:	3902      	subs	r1, #2
 800083e:	443d      	add	r5, r7
 8000840:	eba5 0509 	sub.w	r5, r5, r9
 8000844:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000848:	e778      	b.n	800073c <__udivmoddi4+0xc0>
 800084a:	f1c1 0720 	rsb	r7, r1, #32
 800084e:	408b      	lsls	r3, r1
 8000850:	fa22 fc07 	lsr.w	ip, r2, r7
 8000854:	ea4c 0c03 	orr.w	ip, ip, r3
 8000858:	fa25 f407 	lsr.w	r4, r5, r7
 800085c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000860:	fbb4 f9fe 	udiv	r9, r4, lr
 8000864:	fa1f f88c 	uxth.w	r8, ip
 8000868:	fb0e 4419 	mls	r4, lr, r9, r4
 800086c:	fa20 f307 	lsr.w	r3, r0, r7
 8000870:	fb09 fa08 	mul.w	sl, r9, r8
 8000874:	408d      	lsls	r5, r1
 8000876:	431d      	orrs	r5, r3
 8000878:	0c2b      	lsrs	r3, r5, #16
 800087a:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800087e:	45a2      	cmp	sl, r4
 8000880:	fa02 f201 	lsl.w	r2, r2, r1
 8000884:	fa00 f301 	lsl.w	r3, r0, r1
 8000888:	d909      	bls.n	800089e <__udivmoddi4+0x222>
 800088a:	eb1c 0404 	adds.w	r4, ip, r4
 800088e:	f109 30ff 	add.w	r0, r9, #4294967295
 8000892:	d248      	bcs.n	8000926 <__udivmoddi4+0x2aa>
 8000894:	45a2      	cmp	sl, r4
 8000896:	d946      	bls.n	8000926 <__udivmoddi4+0x2aa>
 8000898:	f1a9 0902 	sub.w	r9, r9, #2
 800089c:	4464      	add	r4, ip
 800089e:	eba4 040a 	sub.w	r4, r4, sl
 80008a2:	fbb4 f0fe 	udiv	r0, r4, lr
 80008a6:	fb0e 4410 	mls	r4, lr, r0, r4
 80008aa:	fb00 fa08 	mul.w	sl, r0, r8
 80008ae:	b2ad      	uxth	r5, r5
 80008b0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80008b4:	45a2      	cmp	sl, r4
 80008b6:	d908      	bls.n	80008ca <__udivmoddi4+0x24e>
 80008b8:	eb1c 0404 	adds.w	r4, ip, r4
 80008bc:	f100 35ff 	add.w	r5, r0, #4294967295
 80008c0:	d22d      	bcs.n	800091e <__udivmoddi4+0x2a2>
 80008c2:	45a2      	cmp	sl, r4
 80008c4:	d92b      	bls.n	800091e <__udivmoddi4+0x2a2>
 80008c6:	3802      	subs	r0, #2
 80008c8:	4464      	add	r4, ip
 80008ca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80008ce:	fba0 8902 	umull	r8, r9, r0, r2
 80008d2:	eba4 040a 	sub.w	r4, r4, sl
 80008d6:	454c      	cmp	r4, r9
 80008d8:	46c6      	mov	lr, r8
 80008da:	464d      	mov	r5, r9
 80008dc:	d319      	bcc.n	8000912 <__udivmoddi4+0x296>
 80008de:	d016      	beq.n	800090e <__udivmoddi4+0x292>
 80008e0:	b15e      	cbz	r6, 80008fa <__udivmoddi4+0x27e>
 80008e2:	ebb3 020e 	subs.w	r2, r3, lr
 80008e6:	eb64 0405 	sbc.w	r4, r4, r5
 80008ea:	fa04 f707 	lsl.w	r7, r4, r7
 80008ee:	fa22 f301 	lsr.w	r3, r2, r1
 80008f2:	431f      	orrs	r7, r3
 80008f4:	40cc      	lsrs	r4, r1
 80008f6:	e9c6 7400 	strd	r7, r4, [r6]
 80008fa:	2100      	movs	r1, #0
 80008fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000900:	4631      	mov	r1, r6
 8000902:	4630      	mov	r0, r6
 8000904:	e70c      	b.n	8000720 <__udivmoddi4+0xa4>
 8000906:	468c      	mov	ip, r1
 8000908:	e6eb      	b.n	80006e2 <__udivmoddi4+0x66>
 800090a:	4610      	mov	r0, r2
 800090c:	e6ff      	b.n	800070e <__udivmoddi4+0x92>
 800090e:	4543      	cmp	r3, r8
 8000910:	d2e6      	bcs.n	80008e0 <__udivmoddi4+0x264>
 8000912:	ebb8 0e02 	subs.w	lr, r8, r2
 8000916:	eb69 050c 	sbc.w	r5, r9, ip
 800091a:	3801      	subs	r0, #1
 800091c:	e7e0      	b.n	80008e0 <__udivmoddi4+0x264>
 800091e:	4628      	mov	r0, r5
 8000920:	e7d3      	b.n	80008ca <__udivmoddi4+0x24e>
 8000922:	4611      	mov	r1, r2
 8000924:	e78c      	b.n	8000840 <__udivmoddi4+0x1c4>
 8000926:	4681      	mov	r9, r0
 8000928:	e7b9      	b.n	800089e <__udivmoddi4+0x222>
 800092a:	4608      	mov	r0, r1
 800092c:	e773      	b.n	8000816 <__udivmoddi4+0x19a>
 800092e:	4608      	mov	r0, r1
 8000930:	e749      	b.n	80007c6 <__udivmoddi4+0x14a>
 8000932:	f1ac 0c02 	sub.w	ip, ip, #2
 8000936:	443d      	add	r5, r7
 8000938:	e713      	b.n	8000762 <__udivmoddi4+0xe6>
 800093a:	3802      	subs	r0, #2
 800093c:	443c      	add	r4, r7
 800093e:	e724      	b.n	800078a <__udivmoddi4+0x10e>

08000940 <__aeabi_idiv0>:
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop

08000944 <aht10_init>:




void aht10_init(I2C_HandleTypeDef *i2c, uint8_t i2c_addr)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b086      	sub	sp, #24
 8000948:	af02      	add	r7, sp, #8
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	460b      	mov	r3, r1
 800094e:	70fb      	strb	r3, [r7, #3]
	uint8_t init_cmd[3] = {0xAC, 0x33, 0x00}; //init, data0, data1
 8000950:	4a0c      	ldr	r2, [pc, #48]	; (8000984 <aht10_init+0x40>)
 8000952:	f107 030c 	add.w	r3, r7, #12
 8000956:	6812      	ldr	r2, [r2, #0]
 8000958:	4611      	mov	r1, r2
 800095a:	8019      	strh	r1, [r3, #0]
 800095c:	3302      	adds	r3, #2
 800095e:	0c12      	lsrs	r2, r2, #16
 8000960:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(i2c, i2c_addr, init_cmd, sizeof(init_cmd), 100);
 8000962:	78fb      	ldrb	r3, [r7, #3]
 8000964:	b299      	uxth	r1, r3
 8000966:	f107 020c 	add.w	r2, r7, #12
 800096a:	2364      	movs	r3, #100	; 0x64
 800096c:	9300      	str	r3, [sp, #0]
 800096e:	2303      	movs	r3, #3
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f002 fc1d 	bl	80031b0 <HAL_I2C_Master_Transmit>
	HAL_Delay(80);
 8000976:	2050      	movs	r0, #80	; 0x50
 8000978:	f001 fe0c 	bl	8002594 <HAL_Delay>
}
 800097c:	bf00      	nop
 800097e:	3710      	adds	r7, #16
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	08008b54 	.word	0x08008b54

08000988 <aht10_get_data>:

int aht10_get_data(I2C_HandleTypeDef *i2c, uint8_t i2c_addr, sensor_typedef *m_sensor)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b08a      	sub	sp, #40	; 0x28
 800098c:	af02      	add	r7, sp, #8
 800098e:	60f8      	str	r0, [r7, #12]
 8000990:	460b      	mov	r3, r1
 8000992:	607a      	str	r2, [r7, #4]
 8000994:	72fb      	strb	r3, [r7, #11]
	uint8_t receive_buff[6] = {0};
 8000996:	2300      	movs	r3, #0
 8000998:	613b      	str	r3, [r7, #16]
 800099a:	2300      	movs	r3, #0
 800099c:	82bb      	strh	r3, [r7, #20]
	uint32_t raw_RH;
	uint32_t raw_temp;

	aht10_init(i2c, i2c_addr);
 800099e:	7afb      	ldrb	r3, [r7, #11]
 80009a0:	4619      	mov	r1, r3
 80009a2:	68f8      	ldr	r0, [r7, #12]
 80009a4:	f7ff ffce 	bl	8000944 <aht10_init>

	HAL_I2C_Master_Receive(i2c, i2c_addr, receive_buff, sizeof(receive_buff), 100);
 80009a8:	7afb      	ldrb	r3, [r7, #11]
 80009aa:	b299      	uxth	r1, r3
 80009ac:	f107 0210 	add.w	r2, r7, #16
 80009b0:	2364      	movs	r3, #100	; 0x64
 80009b2:	9300      	str	r3, [sp, #0]
 80009b4:	2306      	movs	r3, #6
 80009b6:	68f8      	ldr	r0, [r7, #12]
 80009b8:	f002 fcf8 	bl	80033ac <HAL_I2C_Master_Receive>
	if ((receive_buff[0] & 0x80)) return 0;
 80009bc:	7c3b      	ldrb	r3, [r7, #16]
 80009be:	b25b      	sxtb	r3, r3
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	da01      	bge.n	80009c8 <aht10_get_data+0x40>
 80009c4:	2300      	movs	r3, #0
 80009c6:	e055      	b.n	8000a74 <aht10_get_data+0xec>
	else
	if (!(receive_buff[0] & 0x80))
 80009c8:	7c3b      	ldrb	r3, [r7, #16]
 80009ca:	b25b      	sxtb	r3, r3
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	db50      	blt.n	8000a72 <aht10_get_data+0xea>
	{
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80009d0:	7c7b      	ldrb	r3, [r7, #17]
 80009d2:	031a      	lsls	r2, r3, #12
		                 ((uint16_t)receive_buff[2] << 4)  |
 80009d4:	7cbb      	ldrb	r3, [r7, #18]
 80009d6:	011b      	lsls	r3, r3, #4
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80009d8:	4313      	orrs	r3, r2
		                 (receive_buff[3] >> 4);
 80009da:	7cfa      	ldrb	r2, [r7, #19]
 80009dc:	0912      	lsrs	r2, r2, #4
 80009de:	b2d2      	uxtb	r2, r2
		                 ((uint16_t)receive_buff[2] << 4)  |
 80009e0:	4313      	orrs	r3, r2
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80009e2:	61fb      	str	r3, [r7, #28]
		     m_sensor->humidity =(uint16_t) (((float)raw_RH * 100.0f / 1048576.0f)*100);
 80009e4:	69f8      	ldr	r0, [r7, #28]
 80009e6:	f7ff fc69 	bl	80002bc <__aeabi_ui2f>
 80009ea:	4603      	mov	r3, r0
 80009ec:	4923      	ldr	r1, [pc, #140]	; (8000a7c <aht10_get_data+0xf4>)
 80009ee:	4618      	mov	r0, r3
 80009f0:	f7ff fcbc 	bl	800036c <__aeabi_fmul>
 80009f4:	4603      	mov	r3, r0
 80009f6:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 80009fa:	4618      	mov	r0, r3
 80009fc:	f7ff fd6a 	bl	80004d4 <__aeabi_fdiv>
 8000a00:	4603      	mov	r3, r0
 8000a02:	491e      	ldr	r1, [pc, #120]	; (8000a7c <aht10_get_data+0xf4>)
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff fcb1 	bl	800036c <__aeabi_fmul>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f7ff fdfd 	bl	800060c <__aeabi_f2uiz>
 8000a12:	4603      	mov	r3, r0
 8000a14:	b29a      	uxth	r2, r3
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	801a      	strh	r2, [r3, #0]

		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 8000a1a:	7cfb      	ldrb	r3, [r7, #19]
 8000a1c:	041b      	lsls	r3, r3, #16
 8000a1e:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
		                    ((uint16_t)receive_buff[4] << 8)         |
 8000a22:	7d3b      	ldrb	r3, [r7, #20]
 8000a24:	021b      	lsls	r3, r3, #8
		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 8000a26:	4313      	orrs	r3, r2
		                     receive_buff[5];
 8000a28:	7d7a      	ldrb	r2, [r7, #21]
		                    ((uint16_t)receive_buff[4] << 8)         |
 8000a2a:	4313      	orrs	r3, r2
		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 8000a2c:	61bb      	str	r3, [r7, #24]
		     m_sensor->temp =(uint16_t) (((float)raw_temp * 200.0f / 1048576.0f - 50.0f)*100);
 8000a2e:	69b8      	ldr	r0, [r7, #24]
 8000a30:	f7ff fc44 	bl	80002bc <__aeabi_ui2f>
 8000a34:	4603      	mov	r3, r0
 8000a36:	4912      	ldr	r1, [pc, #72]	; (8000a80 <aht10_get_data+0xf8>)
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff fc97 	bl	800036c <__aeabi_fmul>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff fd45 	bl	80004d4 <__aeabi_fdiv>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	490d      	ldr	r1, [pc, #52]	; (8000a84 <aht10_get_data+0xfc>)
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f7ff fb82 	bl	8000158 <__aeabi_fsub>
 8000a54:	4603      	mov	r3, r0
 8000a56:	4909      	ldr	r1, [pc, #36]	; (8000a7c <aht10_get_data+0xf4>)
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f7ff fc87 	bl	800036c <__aeabi_fmul>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	4618      	mov	r0, r3
 8000a62:	f7ff fdd3 	bl	800060c <__aeabi_f2uiz>
 8000a66:	4603      	mov	r3, r0
 8000a68:	b29a      	uxth	r2, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	805a      	strh	r2, [r3, #2]
		     return 1;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	e000      	b.n	8000a74 <aht10_get_data+0xec>
	}
	return 1;
 8000a72:	2301      	movs	r3, #1
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	3720      	adds	r7, #32
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	42c80000 	.word	0x42c80000
 8000a80:	43480000 	.word	0x43480000
 8000a84:	42480000 	.word	0x42480000

08000a88 <SX1278_SPIRead>:
 */

#include "SX1278.h"
#include <string.h>

uint8_t SX1278_SPIRead(SX1278_t *module, uint8_t addr) {
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	460b      	mov	r3, r1
 8000a92:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	78fa      	ldrb	r2, [r7, #3]
 8000a9a:	4611      	mov	r1, r2
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f000 fbd0 	bl	8001242 <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f000 fbeb 	bl	8001282 <SX1278_hw_SPIReadByte>
 8000aac:	4603      	mov	r3, r0
 8000aae:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	2101      	movs	r1, #1
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f000 fb88 	bl	80011cc <SX1278_hw_SetNSS>
	return tmp;
 8000abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3710      	adds	r7, #16
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t *module, uint8_t addr, uint8_t cmd) {
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	b082      	sub	sp, #8
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	6078      	str	r0, [r7, #4]
 8000ace:	460b      	mov	r3, r1
 8000ad0:	70fb      	strb	r3, [r7, #3]
 8000ad2:	4613      	mov	r3, r2
 8000ad4:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	2100      	movs	r1, #0
 8000adc:	4618      	mov	r0, r3
 8000ade:	f000 fb75 	bl	80011cc <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	78fb      	ldrb	r3, [r7, #3]
 8000ae8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	4619      	mov	r1, r3
 8000af0:	4610      	mov	r0, r2
 8000af2:	f000 fba6 	bl	8001242 <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	78ba      	ldrb	r2, [r7, #2]
 8000afc:	4611      	mov	r1, r2
 8000afe:	4618      	mov	r0, r3
 8000b00:	f000 fb9f 	bl	8001242 <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	2101      	movs	r1, #1
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f000 fb5e 	bl	80011cc <SX1278_hw_SetNSS>
}
 8000b10:	bf00      	nop
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <SX1278_SPIBurstRead>:

void SX1278_SPIBurstRead(SX1278_t *module, uint8_t addr, uint8_t *rxBuf,
		uint8_t length) {
 8000b18:	b590      	push	{r4, r7, lr}
 8000b1a:	b087      	sub	sp, #28
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	60f8      	str	r0, [r7, #12]
 8000b20:	607a      	str	r2, [r7, #4]
 8000b22:	461a      	mov	r2, r3
 8000b24:	460b      	mov	r3, r1
 8000b26:	72fb      	strb	r3, [r7, #11]
 8000b28:	4613      	mov	r3, r2
 8000b2a:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	if (length <= 1) {
 8000b2c:	7abb      	ldrb	r3, [r7, #10]
 8000b2e:	2b01      	cmp	r3, #1
 8000b30:	d927      	bls.n	8000b82 <SX1278_SPIBurstRead+0x6a>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	2100      	movs	r1, #0
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f000 fb47 	bl	80011cc <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr);
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	7afa      	ldrb	r2, [r7, #11]
 8000b44:	4611      	mov	r1, r2
 8000b46:	4618      	mov	r0, r3
 8000b48:	f000 fb7b 	bl	8001242 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	75fb      	strb	r3, [r7, #23]
 8000b50:	e00c      	b.n	8000b6c <SX1278_SPIBurstRead+0x54>
			*(rxBuf + i) = SX1278_hw_SPIReadByte(module->hw);
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	6819      	ldr	r1, [r3, #0]
 8000b56:	7dfb      	ldrb	r3, [r7, #23]
 8000b58:	687a      	ldr	r2, [r7, #4]
 8000b5a:	18d4      	adds	r4, r2, r3
 8000b5c:	4608      	mov	r0, r1
 8000b5e:	f000 fb90 	bl	8001282 <SX1278_hw_SPIReadByte>
 8000b62:	4603      	mov	r3, r0
 8000b64:	7023      	strb	r3, [r4, #0]
		for (i = 0; i < length; i++) {
 8000b66:	7dfb      	ldrb	r3, [r7, #23]
 8000b68:	3301      	adds	r3, #1
 8000b6a:	75fb      	strb	r3, [r7, #23]
 8000b6c:	7dfa      	ldrb	r2, [r7, #23]
 8000b6e:	7abb      	ldrb	r3, [r7, #10]
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d3ee      	bcc.n	8000b52 <SX1278_SPIBurstRead+0x3a>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	2101      	movs	r1, #1
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f000 fb26 	bl	80011cc <SX1278_hw_SetNSS>
 8000b80:	e000      	b.n	8000b84 <SX1278_SPIBurstRead+0x6c>
		return;
 8000b82:	bf00      	nop
	}
}
 8000b84:	371c      	adds	r7, #28
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd90      	pop	{r4, r7, pc}

08000b8a <SX1278_SPIBurstWrite>:

void SX1278_SPIBurstWrite(SX1278_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length) {
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	b086      	sub	sp, #24
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	60f8      	str	r0, [r7, #12]
 8000b92:	607a      	str	r2, [r7, #4]
 8000b94:	461a      	mov	r2, r3
 8000b96:	460b      	mov	r3, r1
 8000b98:	72fb      	strb	r3, [r7, #11]
 8000b9a:	4613      	mov	r3, r2
 8000b9c:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 8000b9e:	7abb      	ldrb	r3, [r7, #10]
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d929      	bls.n	8000bf8 <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2100      	movs	r1, #0
 8000baa:	4618      	mov	r0, r3
 8000bac:	f000 fb0e 	bl	80011cc <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	7afb      	ldrb	r3, [r7, #11]
 8000bb6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	4610      	mov	r0, r2
 8000bc0:	f000 fb3f 	bl	8001242 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	75fb      	strb	r3, [r7, #23]
 8000bc8:	e00b      	b.n	8000be2 <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	6818      	ldr	r0, [r3, #0]
 8000bce:	7dfb      	ldrb	r3, [r7, #23]
 8000bd0:	687a      	ldr	r2, [r7, #4]
 8000bd2:	4413      	add	r3, r2
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	f000 fb33 	bl	8001242 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000bdc:	7dfb      	ldrb	r3, [r7, #23]
 8000bde:	3301      	adds	r3, #1
 8000be0:	75fb      	strb	r3, [r7, #23]
 8000be2:	7dfa      	ldrb	r2, [r7, #23]
 8000be4:	7abb      	ldrb	r3, [r7, #10]
 8000be6:	429a      	cmp	r2, r3
 8000be8:	d3ef      	bcc.n	8000bca <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	2101      	movs	r1, #1
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f000 faeb 	bl	80011cc <SX1278_hw_SetNSS>
 8000bf6:	e000      	b.n	8000bfa <SX1278_SPIBurstWrite+0x70>
		return;
 8000bf8:	bf00      	nop
	}
}
 8000bfa:	3718      	adds	r7, #24
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <SX1278_config>:

void SX1278_config(SX1278_t *module) {
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 8000c08:	6878      	ldr	r0, [r7, #4]
 8000c0a:	f000 f90d 	bl	8000e28 <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 8000c0e:	200f      	movs	r0, #15
 8000c10:	f000 fb5d 	bl	80012ce <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 8000c14:	6878      	ldr	r0, [r7, #4]
 8000c16:	f000 f917 	bl	8000e48 <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	uint64_t freq = ((uint64_t) module->frequency << 19) / 32000000;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	f04f 0100 	mov.w	r1, #0
 8000c28:	04d9      	lsls	r1, r3, #19
 8000c2a:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 8000c2e:	04d0      	lsls	r0, r2, #19
 8000c30:	4a6f      	ldr	r2, [pc, #444]	; (8000df0 <SX1278_config+0x1f0>)
 8000c32:	f04f 0300 	mov.w	r3, #0
 8000c36:	f7ff fd09 	bl	800064c <__aeabi_uldivmod>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	460b      	mov	r3, r1
 8000c3e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 8000c42:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000c46:	f04f 0200 	mov.w	r2, #0
 8000c4a:	f04f 0300 	mov.w	r3, #0
 8000c4e:	0c02      	lsrs	r2, r0, #16
 8000c50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c54:	0c0b      	lsrs	r3, r1, #16
 8000c56:	b2d3      	uxtb	r3, r2
 8000c58:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 8000c5a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000c5e:	f04f 0200 	mov.w	r2, #0
 8000c62:	f04f 0300 	mov.w	r3, #0
 8000c66:	0a02      	lsrs	r2, r0, #8
 8000c68:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000c6c:	0a0b      	lsrs	r3, r1, #8
 8000c6e:	b2d3      	uxtb	r3, r2
 8000c70:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 8000c72:	7c3b      	ldrb	r3, [r7, #16]
 8000c74:	73bb      	strb	r3, [r7, #14]
	SX1278_SPIBurstWrite(module, LR_RegFrMsb, (uint8_t*) freq_reg, 3); //setting  frequency parameter
 8000c76:	f107 020c 	add.w	r2, r7, #12
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	2106      	movs	r1, #6
 8000c7e:	6878      	ldr	r0, [r7, #4]
 8000c80:	f7ff ff83 	bl	8000b8a <SX1278_SPIBurstWrite>

	SX1278_SPIWrite(module, RegSyncWord, 0x34);
 8000c84:	2234      	movs	r2, #52	; 0x34
 8000c86:	2139      	movs	r1, #57	; 0x39
 8000c88:	6878      	ldr	r0, [r7, #4]
 8000c8a:	f7ff ff1c 	bl	8000ac6 <SX1278_SPIWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, SX1278_Power[module->power]); //Setting output power parameter
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	7c1b      	ldrb	r3, [r3, #16]
 8000c92:	461a      	mov	r2, r3
 8000c94:	4b57      	ldr	r3, [pc, #348]	; (8000df4 <SX1278_config+0x1f4>)
 8000c96:	5c9b      	ldrb	r3, [r3, r2]
 8000c98:	461a      	mov	r2, r3
 8000c9a:	2109      	movs	r1, #9
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f7ff ff12 	bl	8000ac6 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8000ca2:	220b      	movs	r2, #11
 8000ca4:	210b      	movs	r1, #11
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f7ff ff0d 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 8000cac:	2223      	movs	r2, #35	; 0x23
 8000cae:	210c      	movs	r1, #12
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff ff08 	bl	8000ac6 <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[module->LoRa_SF] == 6) {	//SFactor=6
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	7c5b      	ldrb	r3, [r3, #17]
 8000cba:	461a      	mov	r2, r3
 8000cbc:	4b4e      	ldr	r3, [pc, #312]	; (8000df8 <SX1278_config+0x1f8>)
 8000cbe:	5c9b      	ldrb	r3, [r3, r2]
 8000cc0:	2b06      	cmp	r3, #6
 8000cc2:	d147      	bne.n	8000d54 <SX1278_config+0x154>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	7c9b      	ldrb	r3, [r3, #18]
 8000cc8:	461a      	mov	r2, r3
 8000cca:	4b4c      	ldr	r3, [pc, #304]	; (8000dfc <SX1278_config+0x1fc>)
 8000ccc:	5c9b      	ldrb	r3, [r3, r2]
 8000cce:	011b      	lsls	r3, r3, #4
 8000cd0:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	7cdb      	ldrb	r3, [r3, #19]
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4b49      	ldr	r3, [pc, #292]	; (8000e00 <SX1278_config+0x200>)
 8000cda:	5c5b      	ldrb	r3, [r3, r1]
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	4413      	add	r3, r2
 8000ce2:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	461a      	mov	r2, r3
 8000cea:	211d      	movs	r1, #29
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	f7ff feea 	bl	8000ac6 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	7c5b      	ldrb	r3, [r3, #17]
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	4b3f      	ldr	r3, [pc, #252]	; (8000df8 <SX1278_config+0x1f8>)
 8000cfa:	5c9b      	ldrb	r3, [r3, r2]
 8000cfc:	011b      	lsls	r3, r3, #4
 8000cfe:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x03));
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	7d1b      	ldrb	r3, [r3, #20]
 8000d04:	4619      	mov	r1, r3
 8000d06:	4b3f      	ldr	r3, [pc, #252]	; (8000e04 <SX1278_config+0x204>)
 8000d08:	5c5b      	ldrb	r3, [r3, r1]
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	4413      	add	r3, r2
 8000d10:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000d12:	3303      	adds	r3, #3
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	461a      	mov	r2, r3
 8000d18:	211e      	movs	r1, #30
 8000d1a:	6878      	ldr	r0, [r7, #4]
 8000d1c:	f7ff fed3 	bl	8000ac6 <SX1278_SPIWrite>

		tmp = SX1278_SPIRead(module, 0x31);
 8000d20:	2131      	movs	r1, #49	; 0x31
 8000d22:	6878      	ldr	r0, [r7, #4]
 8000d24:	f7ff feb0 	bl	8000a88 <SX1278_SPIRead>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 8000d2c:	7bfb      	ldrb	r3, [r7, #15]
 8000d2e:	f023 0307 	bic.w	r3, r3, #7
 8000d32:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 8000d34:	7bfb      	ldrb	r3, [r7, #15]
 8000d36:	f043 0305 	orr.w	r3, r3, #5
 8000d3a:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 8000d3c:	7bfb      	ldrb	r3, [r7, #15]
 8000d3e:	461a      	mov	r2, r3
 8000d40:	2131      	movs	r1, #49	; 0x31
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f7ff febf 	bl	8000ac6 <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 8000d48:	220c      	movs	r2, #12
 8000d4a:	2137      	movs	r1, #55	; 0x37
 8000d4c:	6878      	ldr	r0, [r7, #4]
 8000d4e:	f7ff feba 	bl	8000ac6 <SX1278_SPIWrite>
 8000d52:	e029      	b.n	8000da8 <SX1278_config+0x1a8>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	7c9b      	ldrb	r3, [r3, #18]
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4b28      	ldr	r3, [pc, #160]	; (8000dfc <SX1278_config+0x1fc>)
 8000d5c:	5c9b      	ldrb	r3, [r3, r2]
 8000d5e:	011b      	lsls	r3, r3, #4
 8000d60:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	7cdb      	ldrb	r3, [r3, #19]
 8000d66:	4619      	mov	r1, r3
 8000d68:	4b25      	ldr	r3, [pc, #148]	; (8000e00 <SX1278_config+0x200>)
 8000d6a:	5c5b      	ldrb	r3, [r3, r1]
 8000d6c:	005b      	lsls	r3, r3, #1
 8000d6e:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000d70:	4413      	add	r3, r2
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	461a      	mov	r2, r3
 8000d76:	211d      	movs	r1, #29
 8000d78:	6878      	ldr	r0, [r7, #4]
 8000d7a:	f7ff fea4 	bl	8000ac6 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	7c5b      	ldrb	r3, [r3, #17]
 8000d82:	461a      	mov	r2, r3
 8000d84:	4b1c      	ldr	r3, [pc, #112]	; (8000df8 <SX1278_config+0x1f8>)
 8000d86:	5c9b      	ldrb	r3, [r3, r2]
 8000d88:	011b      	lsls	r3, r3, #4
 8000d8a:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x00)); //SFactor &  LNA gain set by the internal AGC loop
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	7d1b      	ldrb	r3, [r3, #20]
 8000d90:	4619      	mov	r1, r3
 8000d92:	4b1c      	ldr	r3, [pc, #112]	; (8000e04 <SX1278_config+0x204>)
 8000d94:	5c5b      	ldrb	r3, [r3, r1]
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000d9a:	4413      	add	r3, r2
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	461a      	mov	r2, r3
 8000da0:	211e      	movs	r1, #30
 8000da2:	6878      	ldr	r0, [r7, #4]
 8000da4:	f7ff fe8f 	bl	8000ac6 <SX1278_SPIWrite>
	}

	SX1278_SPIWrite(module, LR_RegModemConfig3, 0x04);
 8000da8:	2204      	movs	r2, #4
 8000daa:	2126      	movs	r1, #38	; 0x26
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f7ff fe8a 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0x08); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8000db2:	2208      	movs	r2, #8
 8000db4:	211f      	movs	r1, #31
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f7ff fe85 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2120      	movs	r1, #32
 8000dc0:	6878      	ldr	r0, [r7, #4]
 8000dc2:	f7ff fe80 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 8); //RegPreambleLsb 8+4=12byte Preamble
 8000dc6:	2208      	movs	r2, #8
 8000dc8:	2121      	movs	r1, #33	; 0x21
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	f7ff fe7b 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	2141      	movs	r1, #65	; 0x41
 8000dd4:	6878      	ldr	r0, [r7, #4]
 8000dd6:	f7ff fe76 	bl	8000ac6 <SX1278_SPIWrite>
	module->readBytes = 0;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	SX1278_standby(module); //Entry standby mode
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f000 f810 	bl	8000e08 <SX1278_standby>
}
 8000de8:	bf00      	nop
 8000dea:	3718      	adds	r7, #24
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	01e84800 	.word	0x01e84800
 8000df4:	08008fa8 	.word	0x08008fa8
 8000df8:	08008fac 	.word	0x08008fac
 8000dfc:	08008fb4 	.word	0x08008fb4
 8000e00:	08008fc0 	.word	0x08008fc0
 8000e04:	08008fc4 	.word	0x08008fc4

08000e08 <SX1278_standby>:

void SX1278_standby(SX1278_t *module) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 8000e10:	2209      	movs	r2, #9
 8000e12:	2101      	movs	r1, #1
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f7ff fe56 	bl	8000ac6 <SX1278_SPIWrite>
	module->status = STANDBY;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	759a      	strb	r2, [r3, #22]
}
 8000e20:	bf00      	nop
 8000e22:	3708      	adds	r7, #8
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <SX1278_sleep>:

void SX1278_sleep(SX1278_t *module) {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 8000e30:	2208      	movs	r2, #8
 8000e32:	2101      	movs	r1, #1
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f7ff fe46 	bl	8000ac6 <SX1278_SPIWrite>
	module->status = SLEEP;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	759a      	strb	r2, [r3, #22]
}
 8000e40:	bf00      	nop
 8000e42:	3708      	adds	r7, #8
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t *module) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8000e50:	2288      	movs	r2, #136	; 0x88
 8000e52:	2101      	movs	r1, #1
 8000e54:	6878      	ldr	r0, [r7, #4]
 8000e56:	f7ff fe36 	bl	8000ac6 <SX1278_SPIWrite>
}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}

08000e62 <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t *module) {
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b082      	sub	sp, #8
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 8000e6a:	22ff      	movs	r2, #255	; 0xff
 8000e6c:	2112      	movs	r1, #18
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f7ff fe29 	bl	8000ac6 <SX1278_SPIWrite>
}
 8000e74:	bf00      	nop
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <SX1278_LoRaEntryRx>:

int SX1278_LoRaEntryRx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	60f8      	str	r0, [r7, #12]
 8000e84:	460b      	mov	r3, r1
 8000e86:	607a      	str	r2, [r7, #4]
 8000e88:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	7afa      	ldrb	r2, [r7, #11]
 8000e8e:	755a      	strb	r2, [r3, #21]

	SX1278_config(module);		//Setting base parameter
 8000e90:	68f8      	ldr	r0, [r7, #12]
 8000e92:	f7ff feb5 	bl	8000c00 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8000e96:	2284      	movs	r2, #132	; 0x84
 8000e98:	214d      	movs	r1, #77	; 0x4d
 8000e9a:	68f8      	ldr	r0, [r7, #12]
 8000e9c:	f7ff fe13 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 8000ea0:	22ff      	movs	r2, #255	; 0xff
 8000ea2:	2124      	movs	r1, #36	; 0x24
 8000ea4:	68f8      	ldr	r0, [r7, #12]
 8000ea6:	f7ff fe0e 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 8000eaa:	2201      	movs	r2, #1
 8000eac:	2140      	movs	r1, #64	; 0x40
 8000eae:	68f8      	ldr	r0, [r7, #12]
 8000eb0:	f7ff fe09 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 8000eb4:	223f      	movs	r2, #63	; 0x3f
 8000eb6:	2111      	movs	r1, #17
 8000eb8:	68f8      	ldr	r0, [r7, #12]
 8000eba:	f7ff fe04 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 8000ebe:	68f8      	ldr	r0, [r7, #12]
 8000ec0:	f7ff ffcf 	bl	8000e62 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 8000ec4:	7afb      	ldrb	r3, [r7, #11]
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	2122      	movs	r1, #34	; 0x22
 8000eca:	68f8      	ldr	r0, [r7, #12]
 8000ecc:	f7ff fdfb 	bl	8000ac6 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 8000ed0:	210f      	movs	r1, #15
 8000ed2:	68f8      	ldr	r0, [r7, #12]
 8000ed4:	f7ff fdd8 	bl	8000a88 <SX1278_SPIRead>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 8000edc:	7dfb      	ldrb	r3, [r7, #23]
 8000ede:	461a      	mov	r2, r3
 8000ee0:	210d      	movs	r1, #13
 8000ee2:	68f8      	ldr	r0, [r7, #12]
 8000ee4:	f7ff fdef 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 8000ee8:	228d      	movs	r2, #141	; 0x8d
 8000eea:	2101      	movs	r1, #1
 8000eec:	68f8      	ldr	r0, [r7, #12]
 8000eee:	f7ff fdea 	bl	8000ac6 <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8000efa:	2118      	movs	r1, #24
 8000efc:	68f8      	ldr	r0, [r7, #12]
 8000efe:	f7ff fdc3 	bl	8000a88 <SX1278_SPIRead>
 8000f02:	4603      	mov	r3, r0
 8000f04:	f003 0304 	and.w	r3, r3, #4
 8000f08:	2b04      	cmp	r3, #4
 8000f0a:	d104      	bne.n	8000f16 <SX1278_LoRaEntryRx+0x9a>
			module->status = RX;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	2203      	movs	r2, #3
 8000f10:	759a      	strb	r2, [r3, #22]
			return 1;
 8000f12:	2301      	movs	r3, #1
 8000f14:	e013      	b.n	8000f3e <SX1278_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	3b01      	subs	r3, #1
 8000f1a:	607b      	str	r3, [r7, #4]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d109      	bne.n	8000f36 <SX1278_LoRaEntryRx+0xba>
			SX1278_hw_Reset(module->hw);
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4618      	mov	r0, r3
 8000f28:	f000 f967 	bl	80011fa <SX1278_hw_Reset>
			SX1278_config(module);
 8000f2c:	68f8      	ldr	r0, [r7, #12]
 8000f2e:	f7ff fe67 	bl	8000c00 <SX1278_config>
			return 0;
 8000f32:	2300      	movs	r3, #0
 8000f34:	e003      	b.n	8000f3e <SX1278_LoRaEntryRx+0xc2>
		}
		SX1278_hw_DelayMs(1);
 8000f36:	2001      	movs	r0, #1
 8000f38:	f000 f9c9 	bl	80012ce <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8000f3c:	e7dd      	b.n	8000efa <SX1278_LoRaEntryRx+0x7e>
	}
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3718      	adds	r7, #24
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <SX1278_LoRaRxPacket>:

uint8_t SX1278_LoRaRxPacket(SX1278_t *module) {
 8000f46:	b580      	push	{r7, lr}
 8000f48:	b084      	sub	sp, #16
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
	unsigned char addr;
	unsigned char packet_size;

	if (SX1278_hw_GetDIO0(module->hw)) {
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 f9c6 	bl	80012e4 <SX1278_hw_GetDIO0>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d030      	beq.n	8000fc0 <SX1278_LoRaRxPacket+0x7a>
		memset(module->rxBuffer, 0x00, SX1278_MAX_PACKET);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	3317      	adds	r3, #23
 8000f62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f66:	2100      	movs	r1, #0
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f007 f931 	bl	80081d0 <memset>

		addr = SX1278_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 8000f6e:	2110      	movs	r1, #16
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f7ff fd89 	bl	8000a88 <SX1278_SPIRead>
 8000f76:	4603      	mov	r3, r0
 8000f78:	73bb      	strb	r3, [r7, #14]
		SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 8000f7a:	7bbb      	ldrb	r3, [r7, #14]
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	210d      	movs	r1, #13
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f7ff fda0 	bl	8000ac6 <SX1278_SPIWrite>

		if (module->LoRa_SF == SX1278_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	7c5b      	ldrb	r3, [r3, #17]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d103      	bne.n	8000f96 <SX1278_LoRaRxPacket+0x50>
			packet_size = module->packetLength;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	7d5b      	ldrb	r3, [r3, #21]
 8000f92:	73fb      	strb	r3, [r7, #15]
 8000f94:	e005      	b.n	8000fa2 <SX1278_LoRaRxPacket+0x5c>
		} else {
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 8000f96:	2113      	movs	r1, #19
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f7ff fd75 	bl	8000a88 <SX1278_SPIRead>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	73fb      	strb	r3, [r7, #15]
		}

		SX1278_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	f103 0217 	add.w	r2, r3, #23
 8000fa8:	7bfb      	ldrb	r3, [r7, #15]
 8000faa:	2100      	movs	r1, #0
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff fdb3 	bl	8000b18 <SX1278_SPIBurstRead>
		module->readBytes = packet_size;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	7bfa      	ldrb	r2, [r7, #15]
 8000fb6:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
		SX1278_clearLoRaIrq(module);
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f7ff ff51 	bl	8000e62 <SX1278_clearLoRaIrq>
	}
	return module->readBytes;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <SX1278_LoRaEntryTx>:

int SX1278_LoRaEntryTx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b086      	sub	sp, #24
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	60f8      	str	r0, [r7, #12]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	607a      	str	r2, [r7, #4]
 8000fda:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	7afa      	ldrb	r2, [r7, #11]
 8000fe0:	755a      	strb	r2, [r3, #21]

	SX1278_config(module); //setting base parameter
 8000fe2:	68f8      	ldr	r0, [r7, #12]
 8000fe4:	f7ff fe0c 	bl	8000c00 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 8000fe8:	2287      	movs	r2, #135	; 0x87
 8000fea:	214d      	movs	r1, #77	; 0x4d
 8000fec:	68f8      	ldr	r0, [r7, #12]
 8000fee:	f7ff fd6a 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2124      	movs	r1, #36	; 0x24
 8000ff6:	68f8      	ldr	r0, [r7, #12]
 8000ff8:	f7ff fd65 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 8000ffc:	2241      	movs	r2, #65	; 0x41
 8000ffe:	2140      	movs	r1, #64	; 0x40
 8001000:	68f8      	ldr	r0, [r7, #12]
 8001002:	f7ff fd60 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 8001006:	68f8      	ldr	r0, [r7, #12]
 8001008:	f7ff ff2b 	bl	8000e62 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 800100c:	22f7      	movs	r2, #247	; 0xf7
 800100e:	2111      	movs	r1, #17
 8001010:	68f8      	ldr	r0, [r7, #12]
 8001012:	f7ff fd58 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 8001016:	7afb      	ldrb	r3, [r7, #11]
 8001018:	461a      	mov	r2, r3
 800101a:	2122      	movs	r1, #34	; 0x22
 800101c:	68f8      	ldr	r0, [r7, #12]
 800101e:	f7ff fd52 	bl	8000ac6 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 8001022:	210e      	movs	r1, #14
 8001024:	68f8      	ldr	r0, [r7, #12]
 8001026:	f7ff fd2f 	bl	8000a88 <SX1278_SPIRead>
 800102a:	4603      	mov	r3, r0
 800102c:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 800102e:	7dfb      	ldrb	r3, [r7, #23]
 8001030:	461a      	mov	r2, r3
 8001032:	210d      	movs	r1, #13
 8001034:	68f8      	ldr	r0, [r7, #12]
 8001036:	f7ff fd46 	bl	8000ac6 <SX1278_SPIWrite>

	while (1) {
		temp = SX1278_SPIRead(module, LR_RegPayloadLength);
 800103a:	2122      	movs	r1, #34	; 0x22
 800103c:	68f8      	ldr	r0, [r7, #12]
 800103e:	f7ff fd23 	bl	8000a88 <SX1278_SPIRead>
 8001042:	4603      	mov	r3, r0
 8001044:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 8001046:	7dba      	ldrb	r2, [r7, #22]
 8001048:	7afb      	ldrb	r3, [r7, #11]
 800104a:	429a      	cmp	r2, r3
 800104c:	d104      	bne.n	8001058 <SX1278_LoRaEntryTx+0x8a>
			module->status = TX;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	2202      	movs	r2, #2
 8001052:	759a      	strb	r2, [r3, #22]
			return 1;
 8001054:	2301      	movs	r3, #1
 8001056:	e00e      	b.n	8001076 <SX1278_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	3b01      	subs	r3, #1
 800105c:	607b      	str	r3, [r7, #4]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d1ea      	bne.n	800103a <SX1278_LoRaEntryTx+0x6c>
			SX1278_hw_Reset(module->hw);
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4618      	mov	r0, r3
 800106a:	f000 f8c6 	bl	80011fa <SX1278_hw_Reset>
			SX1278_config(module);
 800106e:	68f8      	ldr	r0, [r7, #12]
 8001070:	f7ff fdc6 	bl	8000c00 <SX1278_config>
			return 0;
 8001074:	2300      	movs	r3, #0
		}
	}
}
 8001076:	4618      	mov	r0, r3
 8001078:	3718      	adds	r7, #24
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}

0800107e <SX1278_LoRaTxPacket>:

int SX1278_LoRaTxPacket(SX1278_t *module, uint8_t *txBuffer, uint8_t length,
		uint32_t timeout) {
 800107e:	b580      	push	{r7, lr}
 8001080:	b084      	sub	sp, #16
 8001082:	af00      	add	r7, sp, #0
 8001084:	60f8      	str	r0, [r7, #12]
 8001086:	60b9      	str	r1, [r7, #8]
 8001088:	603b      	str	r3, [r7, #0]
 800108a:	4613      	mov	r3, r2
 800108c:	71fb      	strb	r3, [r7, #7]
	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	68ba      	ldr	r2, [r7, #8]
 8001092:	2100      	movs	r1, #0
 8001094:	68f8      	ldr	r0, [r7, #12]
 8001096:	f7ff fd78 	bl	8000b8a <SX1278_SPIBurstWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 800109a:	228b      	movs	r2, #139	; 0x8b
 800109c:	2101      	movs	r1, #1
 800109e:	68f8      	ldr	r0, [r7, #12]
 80010a0:	f7ff fd11 	bl	8000ac6 <SX1278_SPIWrite>
	while (1) {
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f000 f91b 	bl	80012e4 <SX1278_hw_GetDIO0>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d00b      	beq.n	80010cc <SX1278_LoRaTxPacket+0x4e>
			SX1278_SPIRead(module, LR_RegIrqFlags);
 80010b4:	2112      	movs	r1, #18
 80010b6:	68f8      	ldr	r0, [r7, #12]
 80010b8:	f7ff fce6 	bl	8000a88 <SX1278_SPIRead>
			SX1278_clearLoRaIrq(module); //Clear irq
 80010bc:	68f8      	ldr	r0, [r7, #12]
 80010be:	f7ff fed0 	bl	8000e62 <SX1278_clearLoRaIrq>
			SX1278_standby(module); //Entry Standby mode
 80010c2:	68f8      	ldr	r0, [r7, #12]
 80010c4:	f7ff fea0 	bl	8000e08 <SX1278_standby>
			return 1;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e013      	b.n	80010f4 <SX1278_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	3b01      	subs	r3, #1
 80010d0:	603b      	str	r3, [r7, #0]
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d109      	bne.n	80010ec <SX1278_LoRaTxPacket+0x6e>
			SX1278_hw_Reset(module->hw);
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4618      	mov	r0, r3
 80010de:	f000 f88c 	bl	80011fa <SX1278_hw_Reset>
			SX1278_config(module);
 80010e2:	68f8      	ldr	r0, [r7, #12]
 80010e4:	f7ff fd8c 	bl	8000c00 <SX1278_config>
			return 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	e003      	b.n	80010f4 <SX1278_LoRaTxPacket+0x76>
		}
		SX1278_hw_DelayMs(1);
 80010ec:	2001      	movs	r0, #1
 80010ee:	f000 f8ee 	bl	80012ce <SX1278_hw_DelayMs>
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 80010f2:	e7d7      	b.n	80010a4 <SX1278_LoRaTxPacket+0x26>
	}
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <SX1278_init>:

void SX1278_init(SX1278_t *module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_SF, uint8_t LoRa_BW, uint8_t LoRa_CR,
		uint8_t LoRa_CRC_sum, uint8_t packetLength) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	e9c7 2300 	strd	r2, r3, [r7]
	SX1278_hw_init(module->hw);
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4618      	mov	r0, r3
 800110e:	f000 f848 	bl	80011a2 <SX1278_hw_init>
	module->frequency = frequency;
 8001112:	68f9      	ldr	r1, [r7, #12]
 8001114:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001118:	e9c1 2302 	strd	r2, r3, [r1, #8]
	module->power = power;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	7e3a      	ldrb	r2, [r7, #24]
 8001120:	741a      	strb	r2, [r3, #16]
	module->LoRa_SF = LoRa_SF;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	7f3a      	ldrb	r2, [r7, #28]
 8001126:	745a      	strb	r2, [r3, #17]
	module->LoRa_BW = LoRa_BW;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800112e:	749a      	strb	r2, [r3, #18]
	module->LoRa_CR = LoRa_CR;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001136:	74da      	strb	r2, [r3, #19]
	module->LoRa_CRC_sum = LoRa_CRC_sum;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800113e:	751a      	strb	r2, [r3, #20]
	module->packetLength = packetLength;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001146:	755a      	strb	r2, [r3, #21]
	SX1278_config(module);
 8001148:	68f8      	ldr	r0, [r7, #12]
 800114a:	f7ff fd59 	bl	8000c00 <SX1278_config>
}
 800114e:	bf00      	nop
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <SX1278_read>:

uint8_t SX1278_available(SX1278_t *module) {
	return SX1278_LoRaRxPacket(module);
}

uint8_t SX1278_read(SX1278_t *module, uint8_t *rxBuf, uint8_t length) {
 8001156:	b580      	push	{r7, lr}
 8001158:	b084      	sub	sp, #16
 800115a:	af00      	add	r7, sp, #0
 800115c:	60f8      	str	r0, [r7, #12]
 800115e:	60b9      	str	r1, [r7, #8]
 8001160:	4613      	mov	r3, r2
 8001162:	71fb      	strb	r3, [r7, #7]
	if (length != module->readBytes)
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 800116a:	79fa      	ldrb	r2, [r7, #7]
 800116c:	429a      	cmp	r2, r3
 800116e:	d003      	beq.n	8001178 <SX1278_read+0x22>
		length = module->readBytes;
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 8001176:	71fb      	strb	r3, [r7, #7]
	memcpy(rxBuf, module->rxBuffer, length);
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	3317      	adds	r3, #23
 800117c:	79fa      	ldrb	r2, [r7, #7]
 800117e:	4619      	mov	r1, r3
 8001180:	68b8      	ldr	r0, [r7, #8]
 8001182:	f007 f817 	bl	80081b4 <memcpy>
	rxBuf[length] = '\0';
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	68ba      	ldr	r2, [r7, #8]
 800118a:	4413      	add	r3, r2
 800118c:	2200      	movs	r2, #0
 800118e:	701a      	strb	r2, [r3, #0]
	module->readBytes = 0;
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	2200      	movs	r2, #0
 8001194:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	return length;
 8001198:	79fb      	ldrb	r3, [r7, #7]
}
 800119a:	4618      	mov	r0, r3
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <SX1278_hw_init>:

#include "SX1278_hw.h"
#include <string.h>


__weak void SX1278_hw_init(SX1278_hw_t *hw) {
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b082      	sub	sp, #8
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 80011aa:	2101      	movs	r1, #1
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f000 f80d 	bl	80011cc <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6858      	ldr	r0, [r3, #4]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	2201      	movs	r2, #1
 80011be:	4619      	mov	r1, r3
 80011c0:	f001 fe99 	bl	8002ef6 <HAL_GPIO_WritePin>
}
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <SX1278_hw_SetNSS>:

__weak void SX1278_hw_SetNSS(SX1278_hw_t *hw, int value) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6958      	ldr	r0, [r3, #20]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	691b      	ldr	r3, [r3, #16]
 80011de:	b299      	uxth	r1, r3
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	bf0c      	ite	eq
 80011e6:	2301      	moveq	r3, #1
 80011e8:	2300      	movne	r3, #0
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	461a      	mov	r2, r3
 80011ee:	f001 fe82 	bl	8002ef6 <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}

080011fa <SX1278_hw_Reset>:

__weak void SX1278_hw_Reset(SX1278_hw_t *hw) {
 80011fa:	b580      	push	{r7, lr}
 80011fc:	b082      	sub	sp, #8
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8001202:	2101      	movs	r1, #1
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff ffe1 	bl	80011cc <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6858      	ldr	r0, [r3, #4]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	b29b      	uxth	r3, r3
 8001214:	2200      	movs	r2, #0
 8001216:	4619      	mov	r1, r3
 8001218:	f001 fe6d 	bl	8002ef6 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 800121c:	2001      	movs	r0, #1
 800121e:	f000 f856 	bl	80012ce <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6858      	ldr	r0, [r3, #4]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	b29b      	uxth	r3, r3
 800122c:	2201      	movs	r2, #1
 800122e:	4619      	mov	r1, r3
 8001230:	f001 fe61 	bl	8002ef6 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 8001234:	2064      	movs	r0, #100	; 0x64
 8001236:	f000 f84a 	bl	80012ce <SX1278_hw_DelayMs>
}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}

08001242 <SX1278_hw_SPICommand>:

__weak void SX1278_hw_SPICommand(SX1278_hw_t *hw, uint8_t cmd) {
 8001242:	b580      	push	{r7, lr}
 8001244:	b082      	sub	sp, #8
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
 800124a:	460b      	mov	r3, r1
 800124c:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 800124e:	2100      	movs	r1, #0
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f7ff ffbb 	bl	80011cc <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6998      	ldr	r0, [r3, #24]
 800125a:	1cf9      	adds	r1, r7, #3
 800125c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001260:	2201      	movs	r2, #1
 8001262:	f003 fc0d 	bl	8004a80 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8001266:	bf00      	nop
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	4618      	mov	r0, r3
 800126e:	f003 fef4 	bl	800505a <HAL_SPI_GetState>
 8001272:	4603      	mov	r3, r0
 8001274:	2b01      	cmp	r3, #1
 8001276:	d1f7      	bne.n	8001268 <SX1278_hw_SPICommand+0x26>
		;
}
 8001278:	bf00      	nop
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}

08001282 <SX1278_hw_SPIReadByte>:

__weak uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t *hw) {
 8001282:	b580      	push	{r7, lr}
 8001284:	b086      	sub	sp, #24
 8001286:	af02      	add	r7, sp, #8
 8001288:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 800128a:	2300      	movs	r3, #0
 800128c:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 800128e:	2300      	movs	r3, #0
 8001290:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 8001292:	2100      	movs	r1, #0
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff ff99 	bl	80011cc <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6998      	ldr	r0, [r3, #24]
 800129e:	f107 020e 	add.w	r2, r7, #14
 80012a2:	f107 010f 	add.w	r1, r7, #15
 80012a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	2301      	movs	r3, #1
 80012ae:	f003 fd2b 	bl	8004d08 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 80012b2:	bf00      	nop
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	699b      	ldr	r3, [r3, #24]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f003 fece 	bl	800505a <HAL_SPI_GetState>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d1f7      	bne.n	80012b4 <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 80012c4:	7bbb      	ldrb	r3, [r7, #14]
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <SX1278_hw_DelayMs>:

__weak void SX1278_hw_DelayMs(uint32_t msec) {
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b082      	sub	sp, #8
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	f001 f95c 	bl	8002594 <HAL_Delay>
}
 80012dc:	bf00      	nop
 80012de:	3708      	adds	r7, #8
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <SX1278_hw_GetDIO0>:

__weak int SX1278_hw_GetDIO0(SX1278_hw_t *hw) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	68da      	ldr	r2, [r3, #12]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	4619      	mov	r1, r3
 80012f8:	4610      	mov	r0, r2
 80012fa:	f001 fde5 	bl	8002ec8 <HAL_GPIO_ReadPin>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b01      	cmp	r3, #1
 8001302:	bf0c      	ite	eq
 8001304:	2301      	moveq	r3, #1
 8001306:	2300      	movne	r3, #0
 8001308:	b2db      	uxtb	r3, r3
}
 800130a:	4618      	mov	r0, r3
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
	...

08001314 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	60f8      	str	r0, [r7, #12]
 800131c:	60b9      	str	r1, [r7, #8]
 800131e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	4a06      	ldr	r2, [pc, #24]	; (800133c <vApplicationGetIdleTaskMemory+0x28>)
 8001324:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	4a05      	ldr	r2, [pc, #20]	; (8001340 <vApplicationGetIdleTaskMemory+0x2c>)
 800132a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2280      	movs	r2, #128	; 0x80
 8001330:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001332:	bf00      	nop
 8001334:	3714      	adds	r7, #20
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr
 800133c:	20000094 	.word	0x20000094
 8001340:	20000148 	.word	0x20000148

08001344 <uart_printf>:
void TransmitTaskInit(void const * argument);
void SensorTaskInit(void const * argument);

/* USER CODE BEGIN PFP */
void uart_printf(const char *format,...)
{
 8001344:	b40f      	push	{r0, r1, r2, r3}
 8001346:	b580      	push	{r7, lr}
 8001348:	b0a2      	sub	sp, #136	; 0x88
 800134a:	af00      	add	r7, sp, #0
	char packet[128];
	va_list args;
	va_start(args, format);
 800134c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001350:	603b      	str	r3, [r7, #0]
	int len = vsnprintf(packet, sizeof(packet), format, args);
 8001352:	1d38      	adds	r0, r7, #4
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800135a:	2180      	movs	r1, #128	; 0x80
 800135c:	f007 f840 	bl	80083e0 <vsniprintf>
 8001360:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	va_end(args);

	if (len > 0) {
 8001364:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001368:	2b00      	cmp	r3, #0
 800136a:	dd0f      	ble.n	800138c <uart_printf+0x48>
	    if (len > sizeof(packet)) len = sizeof(packet);
 800136c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001370:	2b80      	cmp	r3, #128	; 0x80
 8001372:	d902      	bls.n	800137a <uart_printf+0x36>
 8001374:	2380      	movs	r3, #128	; 0x80
 8001376:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	    HAL_UART_Transmit(&huart1, (uint8_t*)packet, len, 500);
 800137a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800137e:	b29a      	uxth	r2, r3
 8001380:	1d39      	adds	r1, r7, #4
 8001382:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001386:	4805      	ldr	r0, [pc, #20]	; (800139c <uart_printf+0x58>)
 8001388:	f004 f9bc 	bl	8005704 <HAL_UART_Transmit>
	}
}
 800138c:	bf00      	nop
 800138e:	3788      	adds	r7, #136	; 0x88
 8001390:	46bd      	mov	sp, r7
 8001392:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001396:	b004      	add	sp, #16
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	200011a0 	.word	0x200011a0

080013a0 <transmit_mode>:


int transmit_mode(uint8_t* packet, uint32_t size)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
    HAL_Delay(100);
 80013aa:	2064      	movs	r0, #100	; 0x64
 80013ac:	f001 f8f2 	bl	8002594 <HAL_Delay>
    uart_printf("[TX] Sending package...\n");
 80013b0:	4824      	ldr	r0, [pc, #144]	; (8001444 <transmit_mode+0xa4>)
 80013b2:	f7ff ffc7 	bl	8001344 <uart_printf>
    HAL_Delay(200);
 80013b6:	20c8      	movs	r0, #200	; 0xc8
 80013b8:	f001 f8ec 	bl	8002594 <HAL_Delay>
    int ret = SX1278_LoRaEntryTx(&SX1278, size, 2000);
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80013c4:	4619      	mov	r1, r3
 80013c6:	4820      	ldr	r0, [pc, #128]	; (8001448 <transmit_mode+0xa8>)
 80013c8:	f7ff fe01 	bl	8000fce <SX1278_LoRaEntryTx>
 80013cc:	60b8      	str	r0, [r7, #8]
    uart_printf("[TX] Entry: %d\n", ret);
 80013ce:	68b9      	ldr	r1, [r7, #8]
 80013d0:	481e      	ldr	r0, [pc, #120]	; (800144c <transmit_mode+0xac>)
 80013d2:	f7ff ffb7 	bl	8001344 <uart_printf>
    if (!ret) return 0;
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d101      	bne.n	80013e0 <transmit_mode+0x40>
 80013dc:	2300      	movs	r3, #0
 80013de:	e02d      	b.n	800143c <transmit_mode+0x9c>

    uart_printf("[TX] TX HEX: ");
 80013e0:	481b      	ldr	r0, [pc, #108]	; (8001450 <transmit_mode+0xb0>)
 80013e2:	f7ff ffaf 	bl	8001344 <uart_printf>
    for(int i=0;i<size;i++)
 80013e6:	2300      	movs	r3, #0
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	e00a      	b.n	8001402 <transmit_mode+0x62>
        uart_printf("%02X ", packet[i]);
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	687a      	ldr	r2, [r7, #4]
 80013f0:	4413      	add	r3, r2
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	4619      	mov	r1, r3
 80013f6:	4817      	ldr	r0, [pc, #92]	; (8001454 <transmit_mode+0xb4>)
 80013f8:	f7ff ffa4 	bl	8001344 <uart_printf>
    for(int i=0;i<size;i++)
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	3301      	adds	r3, #1
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	683a      	ldr	r2, [r7, #0]
 8001406:	429a      	cmp	r2, r3
 8001408:	d8f0      	bhi.n	80013ec <transmit_mode+0x4c>
    uart_printf("\n");
 800140a:	4813      	ldr	r0, [pc, #76]	; (8001458 <transmit_mode+0xb8>)
 800140c:	f7ff ff9a 	bl	8001344 <uart_printf>

    ret = SX1278_LoRaTxPacket(&SX1278, packet, size, 2000);
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	b2da      	uxtb	r2, r3
 8001414:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001418:	6879      	ldr	r1, [r7, #4]
 800141a:	480b      	ldr	r0, [pc, #44]	; (8001448 <transmit_mode+0xa8>)
 800141c:	f7ff fe2f 	bl	800107e <SX1278_LoRaTxPacket>
 8001420:	60b8      	str	r0, [r7, #8]
    if (!ret) return 0;
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d101      	bne.n	800142c <transmit_mode+0x8c>
 8001428:	2300      	movs	r3, #0
 800142a:	e007      	b.n	800143c <transmit_mode+0x9c>
    uart_printf("[TX] Transmission: %d\n", ret);
 800142c:	68b9      	ldr	r1, [r7, #8]
 800142e:	480b      	ldr	r0, [pc, #44]	; (800145c <transmit_mode+0xbc>)
 8001430:	f7ff ff88 	bl	8001344 <uart_printf>
    uart_printf("[TX] Package sent...\n");
 8001434:	480a      	ldr	r0, [pc, #40]	; (8001460 <transmit_mode+0xc0>)
 8001436:	f7ff ff85 	bl	8001344 <uart_printf>

    return 1;
 800143a:	2301      	movs	r3, #1
}
 800143c:	4618      	mov	r0, r3
 800143e:	3710      	adds	r7, #16
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	08008b70 	.word	0x08008b70
 8001448:	20001280 	.word	0x20001280
 800144c:	08008b8c 	.word	0x08008b8c
 8001450:	08008b9c 	.word	0x08008b9c
 8001454:	08008bac 	.word	0x08008bac
 8001458:	08008bb4 	.word	0x08008bb4
 800145c:	08008bb8 	.word	0x08008bb8
 8001460:	08008bd0 	.word	0x08008bd0

08001464 <receive_mode>:

int receive_mode(uint8_t* packet,uint32_t size)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	6039      	str	r1, [r7, #0]
    int ret;
    ret = SX1278_LoRaEntryRx(&SX1278, size, 2000);
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	b2db      	uxtb	r3, r3
 8001472:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001476:	4619      	mov	r1, r3
 8001478:	4828      	ldr	r0, [pc, #160]	; (800151c <receive_mode+0xb8>)
 800147a:	f7ff fcff 	bl	8000e7c <SX1278_LoRaEntryRx>
 800147e:	60b8      	str	r0, [r7, #8]
    uart_printf("[RX] enter receive mode: %d\n", ret);
 8001480:	68b9      	ldr	r1, [r7, #8]
 8001482:	4827      	ldr	r0, [pc, #156]	; (8001520 <receive_mode+0xbc>)
 8001484:	f7ff ff5e 	bl	8001344 <uart_printf>
    if (!ret) return 0;
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d101      	bne.n	8001492 <receive_mode+0x2e>
 800148e:	2300      	movs	r3, #0
 8001490:	e040      	b.n	8001514 <receive_mode+0xb0>

    HAL_Delay(800);
 8001492:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001496:	f001 f87d 	bl	8002594 <HAL_Delay>

    uart_printf("[RX] Receiving package...\n");
 800149a:	4822      	ldr	r0, [pc, #136]	; (8001524 <receive_mode+0xc0>)
 800149c:	f7ff ff52 	bl	8001344 <uart_printf>

    ret = SX1278_LoRaRxPacket(&SX1278);
 80014a0:	481e      	ldr	r0, [pc, #120]	; (800151c <receive_mode+0xb8>)
 80014a2:	f7ff fd50 	bl	8000f46 <SX1278_LoRaRxPacket>
 80014a6:	4603      	mov	r3, r0
 80014a8:	60bb      	str	r3, [r7, #8]
    uart_printf("[RX] Received: %d bytes\n", ret);
 80014aa:	68b9      	ldr	r1, [r7, #8]
 80014ac:	481e      	ldr	r0, [pc, #120]	; (8001528 <receive_mode+0xc4>)
 80014ae:	f7ff ff49 	bl	8001344 <uart_printf>

    if (ret > 0)
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	dd29      	ble.n	800150c <receive_mode+0xa8>
    {
        SX1278_read(&SX1278, packet, ret);
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	461a      	mov	r2, r3
 80014be:	6879      	ldr	r1, [r7, #4]
 80014c0:	4816      	ldr	r0, [pc, #88]	; (800151c <receive_mode+0xb8>)
 80014c2:	f7ff fe48 	bl	8001156 <SX1278_read>

        uart_printf("[RX] Content HEX: ");
 80014c6:	4819      	ldr	r0, [pc, #100]	; (800152c <receive_mode+0xc8>)
 80014c8:	f7ff ff3c 	bl	8001344 <uart_printf>
        for(int i=0;i<ret;i++)
 80014cc:	2300      	movs	r3, #0
 80014ce:	60fb      	str	r3, [r7, #12]
 80014d0:	e015      	b.n	80014fe <receive_mode+0x9a>
        {
            uart_printf("%02X ", packet[i]);
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	4413      	add	r3, r2
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	4619      	mov	r1, r3
 80014dc:	4814      	ldr	r0, [pc, #80]	; (8001530 <receive_mode+0xcc>)
 80014de:	f7ff ff31 	bl	8001344 <uart_printf>
            //get dest = ack
            if (i == 0) packet[i] = packet[i];
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d107      	bne.n	80014f8 <receive_mode+0x94>
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	441a      	add	r2, r3
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	6879      	ldr	r1, [r7, #4]
 80014f2:	440b      	add	r3, r1
 80014f4:	7812      	ldrb	r2, [r2, #0]
 80014f6:	701a      	strb	r2, [r3, #0]
        for(int i=0;i<ret;i++)
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	3301      	adds	r3, #1
 80014fc:	60fb      	str	r3, [r7, #12]
 80014fe:	68fa      	ldr	r2, [r7, #12]
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	429a      	cmp	r2, r3
 8001504:	dbe5      	blt.n	80014d2 <receive_mode+0x6e>
        }
        uart_printf("\n");
 8001506:	480b      	ldr	r0, [pc, #44]	; (8001534 <receive_mode+0xd0>)
 8001508:	f7ff ff1c 	bl	8001344 <uart_printf>
    }

    uart_printf("[RX] Package received...\n");
 800150c:	480a      	ldr	r0, [pc, #40]	; (8001538 <receive_mode+0xd4>)
 800150e:	f7ff ff19 	bl	8001344 <uart_printf>
    return ret;   // <-- IMPORTANT: return number of bytes!
 8001512:	68bb      	ldr	r3, [r7, #8]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3710      	adds	r7, #16
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20001280 	.word	0x20001280
 8001520:	08008be8 	.word	0x08008be8
 8001524:	08008c08 	.word	0x08008c08
 8001528:	08008c24 	.word	0x08008c24
 800152c:	08008c40 	.word	0x08008c40
 8001530:	08008bac 	.word	0x08008bac
 8001534:	08008bb4 	.word	0x08008bb4
 8001538:	08008c54 	.word	0x08008c54

0800153c <merge_packet>:

uint32_t merge_packet(uint8_t *transmit_packet,
                      uint32_t tx_size,
                      uint8_t target_id)
{
 800153c:	b480      	push	{r7}
 800153e:	b08b      	sub	sp, #44	; 0x2c
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	4613      	mov	r3, r2
 8001548:	71fb      	strb	r3, [r7, #7]
    const uint32_t SEARCH_LEN = sizeof(receive_packet);
 800154a:	233c      	movs	r3, #60	; 0x3c
 800154c:	61bb      	str	r3, [r7, #24]
    const uint32_t MERGE_LEN  = 10;
 800154e:	230a      	movs	r3, #10
 8001550:	617b      	str	r3, [r7, #20]
    int location = -1;
 8001552:	f04f 33ff 	mov.w	r3, #4294967295
 8001556:	627b      	str	r3, [r7, #36]	; 0x24

    // 1. Search for pattern: 0x02, dev_id, target_id
    for (uint32_t i = 0; i + 2 < SEARCH_LEN; i++)
 8001558:	2300      	movs	r3, #0
 800155a:	623b      	str	r3, [r7, #32]
 800155c:	e019      	b.n	8001592 <merge_packet+0x56>
    {
        if (receive_packet[i]     == 0x02 &&
 800155e:	4a24      	ldr	r2, [pc, #144]	; (80015f0 <merge_packet+0xb4>)
 8001560:	6a3b      	ldr	r3, [r7, #32]
 8001562:	4413      	add	r3, r2
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	2b02      	cmp	r3, #2
 8001568:	d110      	bne.n	800158c <merge_packet+0x50>
            receive_packet[i + 1] == dev_id &&
 800156a:	6a3b      	ldr	r3, [r7, #32]
 800156c:	3301      	adds	r3, #1
 800156e:	4a20      	ldr	r2, [pc, #128]	; (80015f0 <merge_packet+0xb4>)
 8001570:	5cd3      	ldrb	r3, [r2, r3]
        if (receive_packet[i]     == 0x02 &&
 8001572:	2b99      	cmp	r3, #153	; 0x99
 8001574:	d10a      	bne.n	800158c <merge_packet+0x50>
            receive_packet[i + 2] == target_id)
 8001576:	6a3b      	ldr	r3, [r7, #32]
 8001578:	3302      	adds	r3, #2
 800157a:	4a1d      	ldr	r2, [pc, #116]	; (80015f0 <merge_packet+0xb4>)
 800157c:	5cd3      	ldrb	r3, [r2, r3]
            receive_packet[i + 1] == dev_id &&
 800157e:	79fa      	ldrb	r2, [r7, #7]
 8001580:	429a      	cmp	r2, r3
 8001582:	d103      	bne.n	800158c <merge_packet+0x50>
        {
            location = i + 2;   // start copying FROM byte [id]
 8001584:	6a3b      	ldr	r3, [r7, #32]
 8001586:	3302      	adds	r3, #2
 8001588:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800158a:	e007      	b.n	800159c <merge_packet+0x60>
    for (uint32_t i = 0; i + 2 < SEARCH_LEN; i++)
 800158c:	6a3b      	ldr	r3, [r7, #32]
 800158e:	3301      	adds	r3, #1
 8001590:	623b      	str	r3, [r7, #32]
 8001592:	6a3b      	ldr	r3, [r7, #32]
 8001594:	3302      	adds	r3, #2
 8001596:	69ba      	ldr	r2, [r7, #24]
 8001598:	429a      	cmp	r2, r3
 800159a:	d8e0      	bhi.n	800155e <merge_packet+0x22>
        }
    }

    // 2. If not found, return unchanged size
    if (location < 0)
 800159c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800159e:	2b00      	cmp	r3, #0
 80015a0:	da01      	bge.n	80015a6 <merge_packet+0x6a>
        return tx_size;
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	e01f      	b.n	80015e6 <merge_packet+0xaa>

    // 3. Ensure we dont copy out of bounds
    if (location + MERGE_LEN > SEARCH_LEN)
 80015a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	4413      	add	r3, r2
 80015ac:	69ba      	ldr	r2, [r7, #24]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d201      	bcs.n	80015b6 <merge_packet+0x7a>
        return tx_size;
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	e017      	b.n	80015e6 <merge_packet+0xaa>

    // 4. Copy 10 bytes into transmit_packet
    for (uint32_t i = 0; i < MERGE_LEN; i++)
 80015b6:	2300      	movs	r3, #0
 80015b8:	61fb      	str	r3, [r7, #28]
 80015ba:	e00d      	b.n	80015d8 <merge_packet+0x9c>
    {
        transmit_packet[tx_size + i] = receive_packet[location + i];
 80015bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	441a      	add	r2, r3
 80015c2:	68b9      	ldr	r1, [r7, #8]
 80015c4:	69fb      	ldr	r3, [r7, #28]
 80015c6:	440b      	add	r3, r1
 80015c8:	68f9      	ldr	r1, [r7, #12]
 80015ca:	440b      	add	r3, r1
 80015cc:	4908      	ldr	r1, [pc, #32]	; (80015f0 <merge_packet+0xb4>)
 80015ce:	5c8a      	ldrb	r2, [r1, r2]
 80015d0:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < MERGE_LEN; i++)
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	3301      	adds	r3, #1
 80015d6:	61fb      	str	r3, [r7, #28]
 80015d8:	69fa      	ldr	r2, [r7, #28]
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	429a      	cmp	r2, r3
 80015de:	d3ed      	bcc.n	80015bc <merge_packet+0x80>
    }

    // 5. Return new packet length
    return tx_size + MERGE_LEN;
 80015e0:	68ba      	ldr	r2, [r7, #8]
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	4413      	add	r3, r2
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	372c      	adds	r7, #44	; 0x2c
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bc80      	pop	{r7}
 80015ee:	4770      	bx	lr
 80015f0:	20001240 	.word	0x20001240

080015f4 <packet_build>:
    return i;   // number of valid bytes until first zero
}


uint32_t packet_build(uint8_t cmd, uint8_t *transmit_packet)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b088      	sub	sp, #32
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	6039      	str	r1, [r7, #0]
 80015fe:	71fb      	strb	r3, [r7, #7]
    if (transmit_packet == NULL) return 0;
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d101      	bne.n	800160a <packet_build+0x16>
 8001606:	2300      	movs	r3, #0
 8001608:	e090      	b.n	800172c <packet_build+0x138>

    switch (cmd)
 800160a:	79fb      	ldrb	r3, [r7, #7]
 800160c:	2b10      	cmp	r3, #16
 800160e:	d072      	beq.n	80016f6 <packet_build+0x102>
 8001610:	2b10      	cmp	r3, #16
 8001612:	f300 808a 	bgt.w	800172a <packet_build+0x136>
 8001616:	2b01      	cmp	r3, #1
 8001618:	d002      	beq.n	8001620 <packet_build+0x2c>
 800161a:	2b02      	cmp	r3, #2
 800161c:	d01e      	beq.n	800165c <packet_build+0x68>
 800161e:	e084      	b.n	800172a <packet_build+0x136>
    {
        case 0x01:
            // Gateway broadcast response / connection handshake packet

            transmit_packet[0] = 0x01;
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	2201      	movs	r2, #1
 8001624:	701a      	strb	r2, [r3, #0]
            transmit_packet[1] = 0xFF;         // gateway broadcast dest
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	3301      	adds	r3, #1
 800162a:	22ff      	movs	r2, #255	; 0xff
 800162c:	701a      	strb	r2, [r3, #0]
            transmit_packet[2] = dev_id;
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	3302      	adds	r3, #2
 8001632:	2299      	movs	r2, #153	; 0x99
 8001634:	701a      	strb	r2, [r3, #0]
            for (int i = 3; i < 8; i++)
 8001636:	2303      	movs	r3, #3
 8001638:	61fb      	str	r3, [r7, #28]
 800163a:	e00a      	b.n	8001652 <packet_build+0x5e>
            {
                // connected_node index range: 0..4 maps to transmit_packet[3..7]
                transmit_packet[i] = connected_node[i - 3];
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	1eda      	subs	r2, r3, #3
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	6839      	ldr	r1, [r7, #0]
 8001644:	440b      	add	r3, r1
 8001646:	493b      	ldr	r1, [pc, #236]	; (8001734 <packet_build+0x140>)
 8001648:	5c8a      	ldrb	r2, [r1, r2]
 800164a:	701a      	strb	r2, [r3, #0]
            for (int i = 3; i < 8; i++)
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	3301      	adds	r3, #1
 8001650:	61fb      	str	r3, [r7, #28]
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	2b07      	cmp	r3, #7
 8001656:	ddf1      	ble.n	800163c <packet_build+0x48>
            }
            return 8;
 8001658:	2308      	movs	r3, #8
 800165a:	e067      	b.n	800172c <packet_build+0x138>
            break;

        case 0x02:
            // Data packet: copy sensor_packet into bytes 3..10 (8 bytes)
            transmit_packet[0] = 0x02;
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	2202      	movs	r2, #2
 8001660:	701a      	strb	r2, [r3, #0]
            transmit_packet[1] = dest;         // send to current dest
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	3301      	adds	r3, #1
 8001666:	4a34      	ldr	r2, [pc, #208]	; (8001738 <packet_build+0x144>)
 8001668:	7812      	ldrb	r2, [r2, #0]
 800166a:	701a      	strb	r2, [r3, #0]
            transmit_packet[2] = dev_id;
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	3302      	adds	r3, #2
 8001670:	2299      	movs	r2, #153	; 0x99
 8001672:	701a      	strb	r2, [r3, #0]
            // Defensive copy: ensure sensor_packet has SENSOR_PACKET_LEN bytes
            for (int i = 3; i < 11; i++)
 8001674:	2303      	movs	r3, #3
 8001676:	61bb      	str	r3, [r7, #24]
 8001678:	e016      	b.n	80016a8 <packet_build+0xb4>
            {
                int idx = i - 3;
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	3b03      	subs	r3, #3
 800167e:	60bb      	str	r3, [r7, #8]
                if (idx < SENSOR_PACKET_LEN)
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	2b07      	cmp	r3, #7
 8001684:	dc08      	bgt.n	8001698 <packet_build+0xa4>
                    transmit_packet[i] = sensor_packet[idx];
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	683a      	ldr	r2, [r7, #0]
 800168a:	4413      	add	r3, r2
 800168c:	492b      	ldr	r1, [pc, #172]	; (800173c <packet_build+0x148>)
 800168e:	68ba      	ldr	r2, [r7, #8]
 8001690:	440a      	add	r2, r1
 8001692:	7812      	ldrb	r2, [r2, #0]
 8001694:	701a      	strb	r2, [r3, #0]
 8001696:	e004      	b.n	80016a2 <packet_build+0xae>
                else
                    transmit_packet[i] = 0;
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	683a      	ldr	r2, [r7, #0]
 800169c:	4413      	add	r3, r2
 800169e:	2200      	movs	r2, #0
 80016a0:	701a      	strb	r2, [r3, #0]
            for (int i = 3; i < 11; i++)
 80016a2:	69bb      	ldr	r3, [r7, #24]
 80016a4:	3301      	adds	r3, #1
 80016a6:	61bb      	str	r3, [r7, #24]
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	2b0a      	cmp	r3, #10
 80016ac:	dde5      	ble.n	800167a <packet_build+0x86>
            }
            int size = 11;
 80016ae:	230b      	movs	r3, #11
 80016b0:	617b      	str	r3, [r7, #20]
            // Optionally merge/aggregate per connected nodes
            for (int i = 0; i < con_dev; i++)
 80016b2:	2300      	movs	r3, #0
 80016b4:	613b      	str	r3, [r7, #16]
 80016b6:	e016      	b.n	80016e6 <packet_build+0xf2>
            {
                if (i < CONNECTED_NODE_COUNT && connected_node[i] != 0)
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	2b04      	cmp	r3, #4
 80016bc:	dc10      	bgt.n	80016e0 <packet_build+0xec>
 80016be:	4a1d      	ldr	r2, [pc, #116]	; (8001734 <packet_build+0x140>)
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	4413      	add	r3, r2
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d00a      	beq.n	80016e0 <packet_build+0xec>
                {
                    size = merge_packet(transmit_packet, size, connected_node[i]);
 80016ca:	6979      	ldr	r1, [r7, #20]
 80016cc:	4a19      	ldr	r2, [pc, #100]	; (8001734 <packet_build+0x140>)
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	4413      	add	r3, r2
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	461a      	mov	r2, r3
 80016d6:	6838      	ldr	r0, [r7, #0]
 80016d8:	f7ff ff30 	bl	800153c <merge_packet>
 80016dc:	4603      	mov	r3, r0
 80016de:	617b      	str	r3, [r7, #20]
            for (int i = 0; i < con_dev; i++)
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	3301      	adds	r3, #1
 80016e4:	613b      	str	r3, [r7, #16]
 80016e6:	4b16      	ldr	r3, [pc, #88]	; (8001740 <packet_build+0x14c>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	461a      	mov	r2, r3
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	4293      	cmp	r3, r2
 80016f0:	dbe2      	blt.n	80016b8 <packet_build+0xc4>
                }
            }

            return size;
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	e01a      	b.n	800172c <packet_build+0x138>

        case 0x10:
            // response with 0x11 (you previously set 0x11 for response)
            // but when building 0x10 we will construct a 0x11 response packet

            transmit_packet[0] = 0x11;
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	2211      	movs	r2, #17
 80016fa:	701a      	strb	r2, [r3, #0]
            transmit_packet[1] = dev_id;
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	3301      	adds	r3, #1
 8001700:	2299      	movs	r2, #153	; 0x99
 8001702:	701a      	strb	r2, [r3, #0]

            for (int i = 2; i < 7; i++)
 8001704:	2302      	movs	r3, #2
 8001706:	60fb      	str	r3, [r7, #12]
 8001708:	e00a      	b.n	8001720 <packet_build+0x12c>
            {
                transmit_packet[i] = connected_node[i - 2];
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	1e9a      	subs	r2, r3, #2
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	6839      	ldr	r1, [r7, #0]
 8001712:	440b      	add	r3, r1
 8001714:	4907      	ldr	r1, [pc, #28]	; (8001734 <packet_build+0x140>)
 8001716:	5c8a      	ldrb	r2, [r1, r2]
 8001718:	701a      	strb	r2, [r3, #0]
            for (int i = 2; i < 7; i++)
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	3301      	adds	r3, #1
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	2b06      	cmp	r3, #6
 8001724:	ddf1      	ble.n	800170a <packet_build+0x116>
            }
            return 7;
 8001726:	2307      	movs	r3, #7
 8001728:	e000      	b.n	800172c <packet_build+0x138>
            break;

        default:
            // unknown command  leave packet zeroed or set an error code
        	return 0;
 800172a:	2300      	movs	r3, #0
            break;
    }
}
 800172c:	4618      	mov	r0, r3
 800172e:	3720      	adds	r7, #32
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000390 	.word	0x20000390
 8001738:	20000000 	.word	0x20000000
 800173c:	20000384 	.word	0x20000384
 8001740:	2000038c 	.word	0x2000038c

08001744 <packet_process>:

/* ======= Corrected packet_process ======= */
void packet_process(uint8_t *receive_packet, uint8_t size)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08a      	sub	sp, #40	; 0x28
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	460b      	mov	r3, r1
 800174e:	70fb      	strb	r3, [r7, #3]
    if (receive_packet == NULL || size == 0) return;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2b00      	cmp	r3, #0
 8001754:	f000 8148 	beq.w	80019e8 <packet_process+0x2a4>
 8001758:	78fb      	ldrb	r3, [r7, #3]
 800175a:	2b00      	cmp	r3, #0
 800175c:	f000 8144 	beq.w	80019e8 <packet_process+0x2a4>

    uint8_t cmd = receive_packet[0];
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	72fb      	strb	r3, [r7, #11]

    switch (cmd)
 8001766:	7afb      	ldrb	r3, [r7, #11]
 8001768:	3b01      	subs	r3, #1
 800176a:	2b10      	cmp	r3, #16
 800176c:	f200 813e 	bhi.w	80019ec <packet_process+0x2a8>
 8001770:	a201      	add	r2, pc, #4	; (adr r2, 8001778 <packet_process+0x34>)
 8001772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001776:	bf00      	nop
 8001778:	080017bd 	.word	0x080017bd
 800177c:	08001871 	.word	0x08001871
 8001780:	080019ed 	.word	0x080019ed
 8001784:	080019ed 	.word	0x080019ed
 8001788:	080019ed 	.word	0x080019ed
 800178c:	080019ed 	.word	0x080019ed
 8001790:	080019ed 	.word	0x080019ed
 8001794:	080019ed 	.word	0x080019ed
 8001798:	080019ed 	.word	0x080019ed
 800179c:	080019ed 	.word	0x080019ed
 80017a0:	080019ed 	.word	0x080019ed
 80017a4:	080019ed 	.word	0x080019ed
 80017a8:	080019ed 	.word	0x080019ed
 80017ac:	080019ed 	.word	0x080019ed
 80017b0:	080019ed 	.word	0x080019ed
 80017b4:	080018d9 	.word	0x080018d9
 80017b8:	08001959 	.word	0x08001959
    {
        case 0x01:   // gateway broadcast: check slots / join logic
        {
            // Expect at least 7 bytes (0..6) for the list check
            if (size < 7)
 80017bc:	78fb      	ldrb	r3, [r7, #3]
 80017be:	2b06      	cmp	r3, #6
 80017c0:	d805      	bhi.n	80017ce <packet_process+0x8a>
            {
                uart_printf("pkt 0x01 too short (size=%d)\n", size);
 80017c2:	78fb      	ldrb	r3, [r7, #3]
 80017c4:	4619      	mov	r1, r3
 80017c6:	4891      	ldr	r0, [pc, #580]	; (8001a0c <packet_process+0x2c8>)
 80017c8:	f7ff fdbc 	bl	8001344 <uart_printf>
                break;
 80017cc:	e11b      	b.n	8001a06 <packet_process+0x2c2>
            }

            if (receive_packet[1] != 0xFF)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	3301      	adds	r3, #1
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2bff      	cmp	r3, #255	; 0xff
 80017d6:	f040 810b 	bne.w	80019f0 <packet_process+0x2ac>
            {
                // Not gateway broadcast
                break;
            }

            uart_printf("[RX] connecting...\n");
 80017da:	488d      	ldr	r0, [pc, #564]	; (8001a10 <packet_process+0x2cc>)
 80017dc:	f7ff fdb2 	bl	8001344 <uart_printf>

            uint8_t connected = 0;
 80017e0:	2300      	movs	r3, #0
 80017e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            uint8_t empty_slot = 0;
 80017e6:	2300      	movs	r3, #0
 80017e8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

            // fields 2..6 are nodes list
            for (int i = 2; i <= 6; i++)
 80017ec:	2302      	movs	r3, #2
 80017ee:	623b      	str	r3, [r7, #32]
 80017f0:	e015      	b.n	800181e <packet_process+0xda>
            {
                if (receive_packet[i] == dev_id)
 80017f2:	6a3b      	ldr	r3, [r7, #32]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	4413      	add	r3, r2
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b99      	cmp	r3, #153	; 0x99
 80017fc:	d103      	bne.n	8001806 <packet_process+0xc2>
                {
                    connected = 1;
 80017fe:	2301      	movs	r3, #1
 8001800:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

                    break; // already listed
 8001804:	e00e      	b.n	8001824 <packet_process+0xe0>
                }
                if (receive_packet[i] == 0)
 8001806:	6a3b      	ldr	r3, [r7, #32]
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	4413      	add	r3, r2
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d102      	bne.n	8001818 <packet_process+0xd4>
                {
                    empty_slot = 1;
 8001812:	2301      	movs	r3, #1
 8001814:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            for (int i = 2; i <= 6; i++)
 8001818:	6a3b      	ldr	r3, [r7, #32]
 800181a:	3301      	adds	r3, #1
 800181c:	623b      	str	r3, [r7, #32]
 800181e:	6a3b      	ldr	r3, [r7, #32]
 8001820:	2b06      	cmp	r3, #6
 8001822:	dde6      	ble.n	80017f2 <packet_process+0xae>
                }
            }

            if (connected)
 8001824:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001828:	2b00      	cmp	r3, #0
 800182a:	d00b      	beq.n	8001844 <packet_process+0x100>
            {
                uart_printf("[RX] already in connection\n");
 800182c:	4879      	ldr	r0, [pc, #484]	; (8001a14 <packet_process+0x2d0>)
 800182e:	f7ff fd89 	bl	8001344 <uart_printf>
                connected_to_gateway = 1;
 8001832:	4b79      	ldr	r3, [pc, #484]	; (8001a18 <packet_process+0x2d4>)
 8001834:	2201      	movs	r2, #1
 8001836:	701a      	strb	r2, [r3, #0]
                gateway_timeout_check = HAL_GetTick();
 8001838:	f000 fea2 	bl	8002580 <HAL_GetTick>
 800183c:	4603      	mov	r3, r0
 800183e:	4a77      	ldr	r2, [pc, #476]	; (8001a1c <packet_process+0x2d8>)
 8001840:	6013      	str	r3, [r2, #0]
            {
                uart_printf("[RX] no empty slot, cannot join\n");
                // Build a response packet showing our connected list (or indicate can't join)
            }
        }
        break;
 8001842:	e0e0      	b.n	8001a06 <packet_process+0x2c2>
            else if (empty_slot)
 8001844:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001848:	2b00      	cmp	r3, #0
 800184a:	d00d      	beq.n	8001868 <packet_process+0x124>
                uart_printf("[RX] remain slot, add gateway to dest\n");
 800184c:	4874      	ldr	r0, [pc, #464]	; (8001a20 <packet_process+0x2dc>)
 800184e:	f7ff fd79 	bl	8001344 <uart_printf>
                dest = 0xFF;
 8001852:	4b74      	ldr	r3, [pc, #464]	; (8001a24 <packet_process+0x2e0>)
 8001854:	22ff      	movs	r2, #255	; 0xff
 8001856:	701a      	strb	r2, [r3, #0]
                transmit_packet_size = packet_build(0x01, transmit_packet);
 8001858:	4973      	ldr	r1, [pc, #460]	; (8001a28 <packet_process+0x2e4>)
 800185a:	2001      	movs	r0, #1
 800185c:	f7ff feca 	bl	80015f4 <packet_build>
 8001860:	4603      	mov	r3, r0
 8001862:	4a72      	ldr	r2, [pc, #456]	; (8001a2c <packet_process+0x2e8>)
 8001864:	6013      	str	r3, [r2, #0]
        break;
 8001866:	e0ce      	b.n	8001a06 <packet_process+0x2c2>
                uart_printf("[RX] no empty slot, cannot join\n");
 8001868:	4871      	ldr	r0, [pc, #452]	; (8001a30 <packet_process+0x2ec>)
 800186a:	f7ff fd6b 	bl	8001344 <uart_printf>
        break;
 800186e:	e0ca      	b.n	8001a06 <packet_process+0x2c2>

        case 0x02:  // data packet from another node
        {
            // Ensure packet has minimal expected length (at least headers + sensor)
            if (size < 3)
 8001870:	78fb      	ldrb	r3, [r7, #3]
 8001872:	2b02      	cmp	r3, #2
 8001874:	d803      	bhi.n	800187e <packet_process+0x13a>
            {
                uart_printf("pkt 0x02 too short\n");
 8001876:	486f      	ldr	r0, [pc, #444]	; (8001a34 <packet_process+0x2f0>)
 8001878:	f7ff fd64 	bl	8001344 <uart_printf>
                break;
 800187c:	e0c3      	b.n	8001a06 <packet_process+0x2c2>
            }

            // If packet is not addressed to this node, ignore
            if (receive_packet[1] != dev_id)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	3301      	adds	r3, #1
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	2b99      	cmp	r3, #153	; 0x99
 8001886:	f040 80b5 	bne.w	80019f4 <packet_process+0x2b0>
            {
                break;
            }

            uart_printf("[RX] receive data from %02X\n", receive_packet[2]);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	3302      	adds	r3, #2
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	4619      	mov	r1, r3
 8001892:	4869      	ldr	r0, [pc, #420]	; (8001a38 <packet_process+0x2f4>)
 8001894:	f7ff fd56 	bl	8001344 <uart_printf>

            // If we have any connected nodes, forward/aggregate
            uint8_t any_connected = 0;
 8001898:	2300      	movs	r3, #0
 800189a:	77fb      	strb	r3, [r7, #31]
            for (int i = 0; i < con_dev; i++)
 800189c:	2300      	movs	r3, #0
 800189e:	61bb      	str	r3, [r7, #24]
 80018a0:	e00b      	b.n	80018ba <packet_process+0x176>
            {
                if (connected_node[i] != 0)
 80018a2:	4a66      	ldr	r2, [pc, #408]	; (8001a3c <packet_process+0x2f8>)
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	4413      	add	r3, r2
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d002      	beq.n	80018b4 <packet_process+0x170>
                {
                    any_connected = 1;
 80018ae:	2301      	movs	r3, #1
 80018b0:	77fb      	strb	r3, [r7, #31]
                    break;
 80018b2:	e008      	b.n	80018c6 <packet_process+0x182>
            for (int i = 0; i < con_dev; i++)
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	3301      	adds	r3, #1
 80018b8:	61bb      	str	r3, [r7, #24]
 80018ba:	4b61      	ldr	r3, [pc, #388]	; (8001a40 <packet_process+0x2fc>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	461a      	mov	r2, r3
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	4293      	cmp	r3, r2
 80018c4:	dbed      	blt.n	80018a2 <packet_process+0x15e>
                }
            }

            if (any_connected)
 80018c6:	7ffb      	ldrb	r3, [r7, #31]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	f000 8095 	beq.w	80019f8 <packet_process+0x2b4>
            {

                // Build a transmit packet for forwarding
                packet_build(0x02, transmit_packet);
 80018ce:	4956      	ldr	r1, [pc, #344]	; (8001a28 <packet_process+0x2e4>)
 80018d0:	2002      	movs	r0, #2
 80018d2:	f7ff fe8f 	bl	80015f4 <packet_build>
            }
        }
        break;
 80018d6:	e08f      	b.n	80019f8 <packet_process+0x2b4>

        case 0x10:  // node join request to this node
        {
            if (size < 3) break;
 80018d8:	78fb      	ldrb	r3, [r7, #3]
 80018da:	2b02      	cmp	r3, #2
 80018dc:	f240 808e 	bls.w	80019fc <packet_process+0x2b8>
            // If the packet isn't for this device, ignore
            if (receive_packet[1] != dev_id) break;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	3301      	adds	r3, #1
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	2b99      	cmp	r3, #153	; 0x99
 80018e8:	f040 808a 	bne.w	8001a00 <packet_process+0x2bc>

            // If node list is full (connected_node[4] != 0), ignore
            if (connected_node[CONNECTED_NODE_COUNT - 1] != 0) break;
 80018ec:	4b53      	ldr	r3, [pc, #332]	; (8001a3c <packet_process+0x2f8>)
 80018ee:	791b      	ldrb	r3, [r3, #4]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	f040 8087 	bne.w	8001a04 <packet_process+0x2c0>

            // Try to register the new node id (receive_packet[2]) in first free slot
            uint8_t new_node = receive_packet[2];
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	789b      	ldrb	r3, [r3, #2]
 80018fa:	72bb      	strb	r3, [r7, #10]
            for (int i = 0; i < CONNECTED_NODE_COUNT; i++)
 80018fc:	2300      	movs	r3, #0
 80018fe:	617b      	str	r3, [r7, #20]
 8001900:	e025      	b.n	800194e <packet_process+0x20a>
            {
                if (connected_node[i] == new_node)
 8001902:	4a4e      	ldr	r2, [pc, #312]	; (8001a3c <packet_process+0x2f8>)
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	4413      	add	r3, r2
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	7aba      	ldrb	r2, [r7, #10]
 800190c:	429a      	cmp	r2, r3
 800190e:	d103      	bne.n	8001918 <packet_process+0x1d4>
                {
                    uart_printf("node already connected\n");
 8001910:	484c      	ldr	r0, [pc, #304]	; (8001a44 <packet_process+0x300>)
 8001912:	f7ff fd17 	bl	8001344 <uart_printf>
                    break;
 8001916:	e01e      	b.n	8001956 <packet_process+0x212>
                }
                else if (connected_node[i] == 0)
 8001918:	4a48      	ldr	r2, [pc, #288]	; (8001a3c <packet_process+0x2f8>)
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	4413      	add	r3, r2
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d111      	bne.n	8001948 <packet_process+0x204>
                {
                    connected_node[i] = new_node;
 8001924:	4a45      	ldr	r2, [pc, #276]	; (8001a3c <packet_process+0x2f8>)
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	4413      	add	r3, r2
 800192a:	7aba      	ldrb	r2, [r7, #10]
 800192c:	701a      	strb	r2, [r3, #0]
                    con_dev++; // increment count (make sure con_dev stays consistent)
 800192e:	4b44      	ldr	r3, [pc, #272]	; (8001a40 <packet_process+0x2fc>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	3301      	adds	r3, #1
 8001934:	b2da      	uxtb	r2, r3
 8001936:	4b42      	ldr	r3, [pc, #264]	; (8001a40 <packet_process+0x2fc>)
 8001938:	701a      	strb	r2, [r3, #0]
                    uart_printf("node %02X added at slot %d\n", new_node, i);
 800193a:	7abb      	ldrb	r3, [r7, #10]
 800193c:	697a      	ldr	r2, [r7, #20]
 800193e:	4619      	mov	r1, r3
 8001940:	4841      	ldr	r0, [pc, #260]	; (8001a48 <packet_process+0x304>)
 8001942:	f7ff fcff 	bl	8001344 <uart_printf>
                    break;
 8001946:	e006      	b.n	8001956 <packet_process+0x212>
            for (int i = 0; i < CONNECTED_NODE_COUNT; i++)
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	3301      	adds	r3, #1
 800194c:	617b      	str	r3, [r7, #20]
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	2b04      	cmp	r3, #4
 8001952:	ddd6      	ble.n	8001902 <packet_process+0x1be>
                }
            }
        }
        break;
 8001954:	e057      	b.n	8001a06 <packet_process+0x2c2>
 8001956:	e056      	b.n	8001a06 <packet_process+0x2c2>

        case 0x11:  // gateway response to a join (or similar)
        {
            // Expect the packet to include gateway id in receive_packet[1] and the node list in 2..6
            if (size < 7)
 8001958:	78fb      	ldrb	r3, [r7, #3]
 800195a:	2b06      	cmp	r3, #6
 800195c:	d803      	bhi.n	8001966 <packet_process+0x222>
            {
                uart_printf("pkt 0x11 too short\n");
 800195e:	483b      	ldr	r0, [pc, #236]	; (8001a4c <packet_process+0x308>)
 8001960:	f7ff fcf0 	bl	8001344 <uart_printf>
                break;
 8001964:	e04f      	b.n	8001a06 <packet_process+0x2c2>
            }

            uart_printf("gateway response received\n");
 8001966:	483a      	ldr	r0, [pc, #232]	; (8001a50 <packet_process+0x30c>)
 8001968:	f7ff fcec 	bl	8001344 <uart_printf>

            uint8_t connected = 0;
 800196c:	2300      	movs	r3, #0
 800196e:	74fb      	strb	r3, [r7, #19]
            uint8_t empty_slot = 0;
 8001970:	2300      	movs	r3, #0
 8001972:	74bb      	strb	r3, [r7, #18]

            for (int i = 2; i <= 6; i++)
 8001974:	2302      	movs	r3, #2
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	e016      	b.n	80019a8 <packet_process+0x264>
            {
                if (receive_packet[i] == dev_id)
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	4413      	add	r3, r2
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	2b99      	cmp	r3, #153	; 0x99
 8001984:	d105      	bne.n	8001992 <packet_process+0x24e>
                {
                    connected = 1;
 8001986:	2301      	movs	r3, #1
 8001988:	74fb      	strb	r3, [r7, #19]
                    connected_to_node = 1;
 800198a:	4b32      	ldr	r3, [pc, #200]	; (8001a54 <packet_process+0x310>)
 800198c:	2201      	movs	r2, #1
 800198e:	701a      	strb	r2, [r3, #0]
                    break;
 8001990:	e00d      	b.n	80019ae <packet_process+0x26a>
                }
                if (receive_packet[i] == 0)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	4413      	add	r3, r2
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d101      	bne.n	80019a2 <packet_process+0x25e>
                {
                    empty_slot = 1;
 800199e:	2301      	movs	r3, #1
 80019a0:	74bb      	strb	r3, [r7, #18]
            for (int i = 2; i <= 6; i++)
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	3301      	adds	r3, #1
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2b06      	cmp	r3, #6
 80019ac:	dde5      	ble.n	800197a <packet_process+0x236>
                }
            }

            if (connected)
 80019ae:	7cfb      	ldrb	r3, [r7, #19]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d006      	beq.n	80019c2 <packet_process+0x27e>
            {
                uart_printf("already in connection\n");
 80019b4:	4828      	ldr	r0, [pc, #160]	; (8001a58 <packet_process+0x314>)
 80019b6:	f7ff fcc5 	bl	8001344 <uart_printf>
                connected_to_node = 1;
 80019ba:	4b26      	ldr	r3, [pc, #152]	; (8001a54 <packet_process+0x310>)
 80019bc:	2201      	movs	r2, #1
 80019be:	701a      	strb	r2, [r3, #0]
            else
            {
                uart_printf("no empty slot, cannot join\n");
            }
        }
        break;
 80019c0:	e021      	b.n	8001a06 <packet_process+0x2c2>
            else if (empty_slot)
 80019c2:	7cbb      	ldrb	r3, [r7, #18]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d00b      	beq.n	80019e0 <packet_process+0x29c>
                uart_printf("remain slot, add gateway to dest\n");
 80019c8:	4824      	ldr	r0, [pc, #144]	; (8001a5c <packet_process+0x318>)
 80019ca:	f7ff fcbb 	bl	8001344 <uart_printf>
                dest = receive_packet[1];
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	785a      	ldrb	r2, [r3, #1]
 80019d2:	4b14      	ldr	r3, [pc, #80]	; (8001a24 <packet_process+0x2e0>)
 80019d4:	701a      	strb	r2, [r3, #0]
                packet_build(0x10, transmit_packet);
 80019d6:	4914      	ldr	r1, [pc, #80]	; (8001a28 <packet_process+0x2e4>)
 80019d8:	2010      	movs	r0, #16
 80019da:	f7ff fe0b 	bl	80015f4 <packet_build>
        break;
 80019de:	e012      	b.n	8001a06 <packet_process+0x2c2>
                uart_printf("no empty slot, cannot join\n");
 80019e0:	481f      	ldr	r0, [pc, #124]	; (8001a60 <packet_process+0x31c>)
 80019e2:	f7ff fcaf 	bl	8001344 <uart_printf>
        break;
 80019e6:	e00e      	b.n	8001a06 <packet_process+0x2c2>
    if (receive_packet == NULL || size == 0) return;
 80019e8:	bf00      	nop
 80019ea:	e00c      	b.n	8001a06 <packet_process+0x2c2>

        default:
            // unknown command
            break;
 80019ec:	bf00      	nop
 80019ee:	e00a      	b.n	8001a06 <packet_process+0x2c2>
                break;
 80019f0:	bf00      	nop
 80019f2:	e008      	b.n	8001a06 <packet_process+0x2c2>
                break;
 80019f4:	bf00      	nop
 80019f6:	e006      	b.n	8001a06 <packet_process+0x2c2>
        break;
 80019f8:	bf00      	nop
 80019fa:	e004      	b.n	8001a06 <packet_process+0x2c2>
            if (size < 3) break;
 80019fc:	bf00      	nop
 80019fe:	e002      	b.n	8001a06 <packet_process+0x2c2>
            if (receive_packet[1] != dev_id) break;
 8001a00:	bf00      	nop
 8001a02:	e000      	b.n	8001a06 <packet_process+0x2c2>
            if (connected_node[CONNECTED_NODE_COUNT - 1] != 0) break;
 8001a04:	bf00      	nop
    }
}
 8001a06:	3728      	adds	r7, #40	; 0x28
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	08008c70 	.word	0x08008c70
 8001a10:	08008c90 	.word	0x08008c90
 8001a14:	08008ca4 	.word	0x08008ca4
 8001a18:	20000395 	.word	0x20000395
 8001a1c:	20001160 	.word	0x20001160
 8001a20:	08008cc0 	.word	0x08008cc0
 8001a24:	20000000 	.word	0x20000000
 8001a28:	20000348 	.word	0x20000348
 8001a2c:	2000116c 	.word	0x2000116c
 8001a30:	08008ce8 	.word	0x08008ce8
 8001a34:	08008d0c 	.word	0x08008d0c
 8001a38:	08008d20 	.word	0x08008d20
 8001a3c:	20000390 	.word	0x20000390
 8001a40:	2000038c 	.word	0x2000038c
 8001a44:	08008d40 	.word	0x08008d40
 8001a48:	08008d58 	.word	0x08008d58
 8001a4c:	08008d74 	.word	0x08008d74
 8001a50:	08008d88 	.word	0x08008d88
 8001a54:	20000396 	.word	0x20000396
 8001a58:	08008da4 	.word	0x08008da4
 8001a5c:	08008dbc 	.word	0x08008dbc
 8001a60:	08008de0 	.word	0x08008de0
 8001a64:	00000000 	.word	0x00000000

08001a68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a68:	b5b0      	push	{r4, r5, r7, lr}
 8001a6a:	b09a      	sub	sp, #104	; 0x68
 8001a6c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a6e:	f000 fd5f 	bl	8002530 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a72:	f000 f8b3 	bl	8001bdc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a76:	f000 f9d7 	bl	8001e28 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001a7a:	f000 f947 	bl	8001d0c <MX_I2C1_Init>
  MX_SPI1_Init();
 8001a7e:	f000 f973 	bl	8001d68 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001a82:	f000 f9a7 	bl	8001dd4 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001a86:	f000 f903 	bl	8001c90 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  SX1278_hw.dio0.port =GPIOA;
 8001a8a:	4b47      	ldr	r3, [pc, #284]	; (8001ba8 <main+0x140>)
 8001a8c:	4a47      	ldr	r2, [pc, #284]	; (8001bac <main+0x144>)
 8001a8e:	60da      	str	r2, [r3, #12]
    	SX1278_hw.dio0.pin = GPIO_PIN_2;
 8001a90:	4b45      	ldr	r3, [pc, #276]	; (8001ba8 <main+0x140>)
 8001a92:	2204      	movs	r2, #4
 8001a94:	609a      	str	r2, [r3, #8]
    	SX1278_hw.nss.port = GPIOA;
 8001a96:	4b44      	ldr	r3, [pc, #272]	; (8001ba8 <main+0x140>)
 8001a98:	4a44      	ldr	r2, [pc, #272]	; (8001bac <main+0x144>)
 8001a9a:	615a      	str	r2, [r3, #20]
    	SX1278_hw.nss.pin = GPIO_PIN_4;
 8001a9c:	4b42      	ldr	r3, [pc, #264]	; (8001ba8 <main+0x140>)
 8001a9e:	2210      	movs	r2, #16
 8001aa0:	611a      	str	r2, [r3, #16]
    	SX1278_hw.reset.port = GPIOA;
 8001aa2:	4b41      	ldr	r3, [pc, #260]	; (8001ba8 <main+0x140>)
 8001aa4:	4a41      	ldr	r2, [pc, #260]	; (8001bac <main+0x144>)
 8001aa6:	605a      	str	r2, [r3, #4]
    	SX1278_hw.reset.pin = GPIO_PIN_3;
 8001aa8:	4b3f      	ldr	r3, [pc, #252]	; (8001ba8 <main+0x140>)
 8001aaa:	2208      	movs	r2, #8
 8001aac:	601a      	str	r2, [r3, #0]
    	SX1278_hw.spi = &hspi1;
 8001aae:	4b3e      	ldr	r3, [pc, #248]	; (8001ba8 <main+0x140>)
 8001ab0:	4a3f      	ldr	r2, [pc, #252]	; (8001bb0 <main+0x148>)
 8001ab2:	619a      	str	r2, [r3, #24]

    	SX1278.hw = &SX1278_hw;
 8001ab4:	4b3f      	ldr	r3, [pc, #252]	; (8001bb4 <main+0x14c>)
 8001ab6:	4a3c      	ldr	r2, [pc, #240]	; (8001ba8 <main+0x140>)
 8001ab8:	601a      	str	r2, [r3, #0]

    	uart_printf("Configuring LoRa module\r\n");
 8001aba:	483f      	ldr	r0, [pc, #252]	; (8001bb8 <main+0x150>)
 8001abc:	f7ff fc42 	bl	8001344 <uart_printf>
    	SX1278_init(&SX1278, 434000000, SX1278_POWER_20DBM, SX1278_LORA_SF_7,
 8001ac0:	230a      	movs	r3, #10
 8001ac2:	9305      	str	r3, [sp, #20]
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	9304      	str	r3, [sp, #16]
 8001ac8:	2300      	movs	r3, #0
 8001aca:	9303      	str	r3, [sp, #12]
 8001acc:	2307      	movs	r3, #7
 8001ace:	9302      	str	r3, [sp, #8]
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	9301      	str	r3, [sp, #4]
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	9300      	str	r3, [sp, #0]
 8001ad8:	a331      	add	r3, pc, #196	; (adr r3, 8001ba0 <main+0x138>)
 8001ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ade:	4835      	ldr	r0, [pc, #212]	; (8001bb4 <main+0x14c>)
 8001ae0:	f7ff fb0c 	bl	80010fc <SX1278_init>
    	SX1278_LORA_BW_125KHZ, SX1278_LORA_CR_4_5, SX1278_LORA_CRC_EN, 10);
    	uart_printf("Done configuring LoRaModule\r\n");
 8001ae4:	4835      	ldr	r0, [pc, #212]	; (8001bbc <main+0x154>)
 8001ae6:	f7ff fc2d 	bl	8001344 <uart_printf>
    	SX1278_LoRaEntryRx(&SX1278, 16, 2000);
 8001aea:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001aee:	2110      	movs	r1, #16
 8001af0:	4830      	ldr	r0, [pc, #192]	; (8001bb4 <main+0x14c>)
 8001af2:	f7ff f9c3 	bl	8000e7c <SX1278_LoRaEntryRx>
  /* USER CODE BEGIN RTOS_MUTEX */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of dataReady */
  osSemaphoreDef(dataReady);
 8001af6:	2300      	movs	r3, #0
 8001af8:	64bb      	str	r3, [r7, #72]	; 0x48
 8001afa:	2300      	movs	r3, #0
 8001afc:	64fb      	str	r3, [r7, #76]	; 0x4c
  dataReadyHandle = osSemaphoreCreate(osSemaphore(dataReady), 1);
 8001afe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b02:	2101      	movs	r1, #1
 8001b04:	4618      	mov	r0, r3
 8001b06:	f004 f860 	bl	8005bca <osSemaphoreCreate>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	4a2c      	ldr	r2, [pc, #176]	; (8001bc0 <main+0x158>)
 8001b0e:	6013      	str	r3, [r2, #0]

  /* definition and creation of transmitSuccess */
  osSemaphoreDef(transmitSuccess);
 8001b10:	2300      	movs	r3, #0
 8001b12:	643b      	str	r3, [r7, #64]	; 0x40
 8001b14:	2300      	movs	r3, #0
 8001b16:	647b      	str	r3, [r7, #68]	; 0x44
  transmitSuccessHandle = osSemaphoreCreate(osSemaphore(transmitSuccess), 1);
 8001b18:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b1c:	2101      	movs	r1, #1
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f004 f853 	bl	8005bca <osSemaphoreCreate>
 8001b24:	4603      	mov	r3, r0
 8001b26:	4a27      	ldr	r2, [pc, #156]	; (8001bc4 <main+0x15c>)
 8001b28:	6013      	str	r3, [r2, #0]

  /* definition and creation of retry */
  osSemaphoreDef(retry);
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b2e:	2300      	movs	r3, #0
 8001b30:	63fb      	str	r3, [r7, #60]	; 0x3c
  retryHandle = osSemaphoreCreate(osSemaphore(retry), 1);
 8001b32:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001b36:	2101      	movs	r1, #1
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f004 f846 	bl	8005bca <osSemaphoreCreate>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	4a21      	ldr	r2, [pc, #132]	; (8001bc8 <main+0x160>)
 8001b42:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_QUEUES */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of ReceiveTask */
  osThreadDef(ReceiveTask, ReceiveTaskInit, osPriorityNormal, 0, 256);
 8001b44:	4b21      	ldr	r3, [pc, #132]	; (8001bcc <main+0x164>)
 8001b46:	f107 041c 	add.w	r4, r7, #28
 8001b4a:	461d      	mov	r5, r3
 8001b4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b50:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b54:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReceiveTaskHandle = osThreadCreate(osThread(ReceiveTask), NULL);
 8001b58:	f107 031c 	add.w	r3, r7, #28
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f003 ffd3 	bl	8005b0a <osThreadCreate>
 8001b64:	4603      	mov	r3, r0
 8001b66:	4a1a      	ldr	r2, [pc, #104]	; (8001bd0 <main+0x168>)
 8001b68:	6013      	str	r3, [r2, #0]



  /* definition and creation of SensorTask */
  osThreadDef(SensorTask, SensorTaskInit, osPriorityBelowNormal, 0, 256);
 8001b6a:	4b1a      	ldr	r3, [pc, #104]	; (8001bd4 <main+0x16c>)
 8001b6c:	463c      	mov	r4, r7
 8001b6e:	461d      	mov	r5, r3
 8001b70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b74:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b78:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 8001b7c:	463b      	mov	r3, r7
 8001b7e:	2100      	movs	r1, #0
 8001b80:	4618      	mov	r0, r3
 8001b82:	f003 ffc2 	bl	8005b0a <osThreadCreate>
 8001b86:	4603      	mov	r3, r0
 8001b88:	4a13      	ldr	r2, [pc, #76]	; (8001bd8 <main+0x170>)
 8001b8a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001b8c:	f003 ffb6 	bl	8005afc <osKernelStart>
 8001b90:	2300      	movs	r3, #0
  /* USER CODE BEGIN WHILE */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3750      	adds	r7, #80	; 0x50
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bdb0      	pop	{r4, r5, r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	f3af 8000 	nop.w
 8001ba0:	19de5080 	.word	0x19de5080
 8001ba4:	00000000 	.word	0x00000000
 8001ba8:	20001398 	.word	0x20001398
 8001bac:	40010800 	.word	0x40010800
 8001bb0:	200011e8 	.word	0x200011e8
 8001bb4:	20001280 	.word	0x20001280
 8001bb8:	08008e14 	.word	0x08008e14
 8001bbc:	08008e30 	.word	0x08008e30
 8001bc0:	20001164 	.word	0x20001164
 8001bc4:	2000115c 	.word	0x2000115c
 8001bc8:	200010fc 	.word	0x200010fc
 8001bcc:	08008e50 	.word	0x08008e50
 8001bd0:	20001168 	.word	0x20001168
 8001bd4:	08008e6c 	.word	0x08008e6c
 8001bd8:	200010f8 	.word	0x200010f8

08001bdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b094      	sub	sp, #80	; 0x50
 8001be0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001be2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001be6:	2228      	movs	r2, #40	; 0x28
 8001be8:	2100      	movs	r1, #0
 8001bea:	4618      	mov	r0, r3
 8001bec:	f006 faf0 	bl	80081d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bf0:	f107 0314 	add.w	r3, r7, #20
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c00:	1d3b      	adds	r3, r7, #4
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
 8001c06:	605a      	str	r2, [r3, #4]
 8001c08:	609a      	str	r2, [r3, #8]
 8001c0a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c14:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001c16:	2300      	movs	r3, #0
 8001c18:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c1e:	2302      	movs	r3, #2
 8001c20:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c22:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c26:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c2c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c30:	4618      	mov	r0, r3
 8001c32:	f002 f9ad 	bl	8003f90 <HAL_RCC_OscConfig>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001c3c:	f000 fa50 	bl	80020e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c40:	230f      	movs	r3, #15
 8001c42:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c44:	2302      	movs	r3, #2
 8001c46:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001c48:	2380      	movs	r3, #128	; 0x80
 8001c4a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c50:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c56:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001c58:	f107 0314 	add.w	r3, r7, #20
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f002 fc16 	bl	8004490 <HAL_RCC_ClockConfig>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001c6a:	f000 fa39 	bl	80020e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001c6e:	2302      	movs	r3, #2
 8001c70:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001c72:	2300      	movs	r3, #0
 8001c74:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c76:	1d3b      	adds	r3, r7, #4
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f002 fdc7 	bl	800480c <HAL_RCCEx_PeriphCLKConfig>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001c84:	f000 fa2c 	bl	80020e0 <Error_Handler>
  }
}
 8001c88:	bf00      	nop
 8001c8a:	3750      	adds	r7, #80	; 0x50
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */
  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c96:	1d3b      	adds	r3, r7, #4
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN ADC1_Init 1 */
  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001ca0:	4b18      	ldr	r3, [pc, #96]	; (8001d04 <MX_ADC1_Init+0x74>)
 8001ca2:	4a19      	ldr	r2, [pc, #100]	; (8001d08 <MX_ADC1_Init+0x78>)
 8001ca4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ca6:	4b17      	ldr	r3, [pc, #92]	; (8001d04 <MX_ADC1_Init+0x74>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001cac:	4b15      	ldr	r3, [pc, #84]	; (8001d04 <MX_ADC1_Init+0x74>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001cb2:	4b14      	ldr	r3, [pc, #80]	; (8001d04 <MX_ADC1_Init+0x74>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001cb8:	4b12      	ldr	r3, [pc, #72]	; (8001d04 <MX_ADC1_Init+0x74>)
 8001cba:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001cbe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cc0:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <MX_ADC1_Init+0x74>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001cc6:	4b0f      	ldr	r3, [pc, #60]	; (8001d04 <MX_ADC1_Init+0x74>)
 8001cc8:	2201      	movs	r2, #1
 8001cca:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ccc:	480d      	ldr	r0, [pc, #52]	; (8001d04 <MX_ADC1_Init+0x74>)
 8001cce:	f000 fc85 	bl	80025dc <HAL_ADC_Init>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001cd8:	f000 fa02 	bl	80020e0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ce8:	1d3b      	adds	r3, r7, #4
 8001cea:	4619      	mov	r1, r3
 8001cec:	4805      	ldr	r0, [pc, #20]	; (8001d04 <MX_ADC1_Init+0x74>)
 8001cee:	f000 fd4d 	bl	800278c <HAL_ADC_ConfigChannel>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001cf8:	f000 f9f2 	bl	80020e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  /* USER CODE END ADC1_Init 2 */

}
 8001cfc:	bf00      	nop
 8001cfe:	3710      	adds	r7, #16
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	20001170 	.word	0x20001170
 8001d08:	40012400 	.word	0x40012400

08001d0c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d10:	4b12      	ldr	r3, [pc, #72]	; (8001d5c <MX_I2C1_Init+0x50>)
 8001d12:	4a13      	ldr	r2, [pc, #76]	; (8001d60 <MX_I2C1_Init+0x54>)
 8001d14:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d16:	4b11      	ldr	r3, [pc, #68]	; (8001d5c <MX_I2C1_Init+0x50>)
 8001d18:	4a12      	ldr	r2, [pc, #72]	; (8001d64 <MX_I2C1_Init+0x58>)
 8001d1a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d1c:	4b0f      	ldr	r3, [pc, #60]	; (8001d5c <MX_I2C1_Init+0x50>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d22:	4b0e      	ldr	r3, [pc, #56]	; (8001d5c <MX_I2C1_Init+0x50>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d28:	4b0c      	ldr	r3, [pc, #48]	; (8001d5c <MX_I2C1_Init+0x50>)
 8001d2a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d2e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d30:	4b0a      	ldr	r3, [pc, #40]	; (8001d5c <MX_I2C1_Init+0x50>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d36:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <MX_I2C1_Init+0x50>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d3c:	4b07      	ldr	r3, [pc, #28]	; (8001d5c <MX_I2C1_Init+0x50>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d42:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <MX_I2C1_Init+0x50>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d48:	4804      	ldr	r0, [pc, #16]	; (8001d5c <MX_I2C1_Init+0x50>)
 8001d4a:	f001 f8ed 	bl	8002f28 <HAL_I2C_Init>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d54:	f000 f9c4 	bl	80020e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 8001d58:	bf00      	nop
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20001100 	.word	0x20001100
 8001d60:	40005400 	.word	0x40005400
 8001d64:	000186a0 	.word	0x000186a0

08001d68 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001d6c:	4b17      	ldr	r3, [pc, #92]	; (8001dcc <MX_SPI1_Init+0x64>)
 8001d6e:	4a18      	ldr	r2, [pc, #96]	; (8001dd0 <MX_SPI1_Init+0x68>)
 8001d70:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d72:	4b16      	ldr	r3, [pc, #88]	; (8001dcc <MX_SPI1_Init+0x64>)
 8001d74:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d78:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d7a:	4b14      	ldr	r3, [pc, #80]	; (8001dcc <MX_SPI1_Init+0x64>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d80:	4b12      	ldr	r3, [pc, #72]	; (8001dcc <MX_SPI1_Init+0x64>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d86:	4b11      	ldr	r3, [pc, #68]	; (8001dcc <MX_SPI1_Init+0x64>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d8c:	4b0f      	ldr	r3, [pc, #60]	; (8001dcc <MX_SPI1_Init+0x64>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d92:	4b0e      	ldr	r3, [pc, #56]	; (8001dcc <MX_SPI1_Init+0x64>)
 8001d94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d98:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001d9a:	4b0c      	ldr	r3, [pc, #48]	; (8001dcc <MX_SPI1_Init+0x64>)
 8001d9c:	2218      	movs	r2, #24
 8001d9e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001da0:	4b0a      	ldr	r3, [pc, #40]	; (8001dcc <MX_SPI1_Init+0x64>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001da6:	4b09      	ldr	r3, [pc, #36]	; (8001dcc <MX_SPI1_Init+0x64>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dac:	4b07      	ldr	r3, [pc, #28]	; (8001dcc <MX_SPI1_Init+0x64>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001db2:	4b06      	ldr	r3, [pc, #24]	; (8001dcc <MX_SPI1_Init+0x64>)
 8001db4:	220a      	movs	r2, #10
 8001db6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001db8:	4804      	ldr	r0, [pc, #16]	; (8001dcc <MX_SPI1_Init+0x64>)
 8001dba:	f002 fddd 	bl	8004978 <HAL_SPI_Init>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001dc4:	f000 f98c 	bl	80020e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  /* USER CODE END SPI1_Init 2 */

}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	200011e8 	.word	0x200011e8
 8001dd0:	40013000 	.word	0x40013000

08001dd4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001dd8:	4b11      	ldr	r3, [pc, #68]	; (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001dda:	4a12      	ldr	r2, [pc, #72]	; (8001e24 <MX_USART1_UART_Init+0x50>)
 8001ddc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001dde:	4b10      	ldr	r3, [pc, #64]	; (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001de0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001de4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001de6:	4b0e      	ldr	r3, [pc, #56]	; (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001dec:	4b0c      	ldr	r3, [pc, #48]	; (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001df2:	4b0b      	ldr	r3, [pc, #44]	; (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001df8:	4b09      	ldr	r3, [pc, #36]	; (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001dfa:	220c      	movs	r2, #12
 8001dfc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dfe:	4b08      	ldr	r3, [pc, #32]	; (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e04:	4b06      	ldr	r3, [pc, #24]	; (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e0a:	4805      	ldr	r0, [pc, #20]	; (8001e20 <MX_USART1_UART_Init+0x4c>)
 8001e0c:	f003 fc2a 	bl	8005664 <HAL_UART_Init>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e16:	f000 f963 	bl	80020e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	200011a0 	.word	0x200011a0
 8001e24:	40013800 	.word	0x40013800

08001e28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b088      	sub	sp, #32
 8001e2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2e:	f107 0310 	add.w	r3, r7, #16
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	605a      	str	r2, [r3, #4]
 8001e38:	609a      	str	r2, [r3, #8]
 8001e3a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e3c:	4b33      	ldr	r3, [pc, #204]	; (8001f0c <MX_GPIO_Init+0xe4>)
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	4a32      	ldr	r2, [pc, #200]	; (8001f0c <MX_GPIO_Init+0xe4>)
 8001e42:	f043 0310 	orr.w	r3, r3, #16
 8001e46:	6193      	str	r3, [r2, #24]
 8001e48:	4b30      	ldr	r3, [pc, #192]	; (8001f0c <MX_GPIO_Init+0xe4>)
 8001e4a:	699b      	ldr	r3, [r3, #24]
 8001e4c:	f003 0310 	and.w	r3, r3, #16
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e54:	4b2d      	ldr	r3, [pc, #180]	; (8001f0c <MX_GPIO_Init+0xe4>)
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	4a2c      	ldr	r2, [pc, #176]	; (8001f0c <MX_GPIO_Init+0xe4>)
 8001e5a:	f043 0320 	orr.w	r3, r3, #32
 8001e5e:	6193      	str	r3, [r2, #24]
 8001e60:	4b2a      	ldr	r3, [pc, #168]	; (8001f0c <MX_GPIO_Init+0xe4>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	f003 0320 	and.w	r3, r3, #32
 8001e68:	60bb      	str	r3, [r7, #8]
 8001e6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6c:	4b27      	ldr	r3, [pc, #156]	; (8001f0c <MX_GPIO_Init+0xe4>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	4a26      	ldr	r2, [pc, #152]	; (8001f0c <MX_GPIO_Init+0xe4>)
 8001e72:	f043 0304 	orr.w	r3, r3, #4
 8001e76:	6193      	str	r3, [r2, #24]
 8001e78:	4b24      	ldr	r3, [pc, #144]	; (8001f0c <MX_GPIO_Init+0xe4>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	f003 0304 	and.w	r3, r3, #4
 8001e80:	607b      	str	r3, [r7, #4]
 8001e82:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e84:	4b21      	ldr	r3, [pc, #132]	; (8001f0c <MX_GPIO_Init+0xe4>)
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	4a20      	ldr	r2, [pc, #128]	; (8001f0c <MX_GPIO_Init+0xe4>)
 8001e8a:	f043 0308 	orr.w	r3, r3, #8
 8001e8e:	6193      	str	r3, [r2, #24]
 8001e90:	4b1e      	ldr	r3, [pc, #120]	; (8001f0c <MX_GPIO_Init+0xe4>)
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	f003 0308 	and.w	r3, r3, #8
 8001e98:	603b      	str	r3, [r7, #0]
 8001e9a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, GPIO_PIN_RESET);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ea2:	481b      	ldr	r0, [pc, #108]	; (8001f10 <MX_GPIO_Init+0xe8>)
 8001ea4:	f001 f827 	bl	8002ef6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RESET_PIN_Pin|NSS_PIN_Pin, GPIO_PIN_RESET);
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	2118      	movs	r1, #24
 8001eac:	4819      	ldr	r0, [pc, #100]	; (8001f14 <MX_GPIO_Init+0xec>)
 8001eae:	f001 f822 	bl	8002ef6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_PIN_Pin */
  GPIO_InitStruct.Pin = LED_PIN_Pin;
 8001eb2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001eb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_PIN_GPIO_Port, &GPIO_InitStruct);
 8001ec4:	f107 0310 	add.w	r3, r7, #16
 8001ec8:	4619      	mov	r1, r3
 8001eca:	4811      	ldr	r0, [pc, #68]	; (8001f10 <MX_GPIO_Init+0xe8>)
 8001ecc:	f000 fe78 	bl	8002bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO_PIN_Pin */
  GPIO_InitStruct.Pin = DIO_PIN_Pin;
 8001ed0:	2304      	movs	r3, #4
 8001ed2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO_PIN_GPIO_Port, &GPIO_InitStruct);
 8001edc:	f107 0310 	add.w	r3, r7, #16
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	480c      	ldr	r0, [pc, #48]	; (8001f14 <MX_GPIO_Init+0xec>)
 8001ee4:	f000 fe6c 	bl	8002bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_PIN_Pin NSS_PIN_Pin */
  GPIO_InitStruct.Pin = RESET_PIN_Pin|NSS_PIN_Pin;
 8001ee8:	2318      	movs	r3, #24
 8001eea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eec:	2301      	movs	r3, #1
 8001eee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef8:	f107 0310 	add.w	r3, r7, #16
 8001efc:	4619      	mov	r1, r3
 8001efe:	4805      	ldr	r0, [pc, #20]	; (8001f14 <MX_GPIO_Init+0xec>)
 8001f00:	f000 fe5e 	bl	8002bc0 <HAL_GPIO_Init>

}
 8001f04:	bf00      	nop
 8001f06:	3720      	adds	r7, #32
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	40011000 	.word	0x40011000
 8001f14:	40010800 	.word	0x40010800

08001f18 <ReceiveTaskInit>:

void ReceiveTaskInit(void const * argument)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]

    while(1)
    {

        int len = receive_mode(receive_packet,sizeof(receive_packet));
 8001f20:	213c      	movs	r1, #60	; 0x3c
 8001f22:	480f      	ldr	r0, [pc, #60]	; (8001f60 <ReceiveTaskInit+0x48>)
 8001f24:	f7ff fa9e 	bl	8001464 <receive_mode>
 8001f28:	60f8      	str	r0, [r7, #12]

        if (len > 0)
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	dd03      	ble.n	8001f38 <ReceiveTaskInit+0x20>
        {
            uart_printf("[RX] receive success\n");
 8001f30:	480c      	ldr	r0, [pc, #48]	; (8001f64 <ReceiveTaskInit+0x4c>)
 8001f32:	f7ff fa07 	bl	8001344 <uart_printf>
 8001f36:	e002      	b.n	8001f3e <ReceiveTaskInit+0x26>
        }
        else
        {
            uart_printf("[RX] receive fail, retry...\n");
 8001f38:	480b      	ldr	r0, [pc, #44]	; (8001f68 <ReceiveTaskInit+0x50>)
 8001f3a:	f7ff fa03 	bl	8001344 <uart_printf>

        }

        packet_process(receive_packet,len);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	4619      	mov	r1, r3
 8001f44:	4806      	ldr	r0, [pc, #24]	; (8001f60 <ReceiveTaskInit+0x48>)
 8001f46:	f7ff fbfd 	bl	8001744 <packet_process>
        osSemaphoreRelease(dataReadyHandle);
 8001f4a:	4b08      	ldr	r3, [pc, #32]	; (8001f6c <ReceiveTaskInit+0x54>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f003 febc 	bl	8005ccc <osSemaphoreRelease>
        osDelay(500);
 8001f54:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001f58:	f003 fe23 	bl	8005ba2 <osDelay>
    {
 8001f5c:	e7e0      	b.n	8001f20 <ReceiveTaskInit+0x8>
 8001f5e:	bf00      	nop
 8001f60:	20001240 	.word	0x20001240
 8001f64:	08008e88 	.word	0x08008e88
 8001f68:	08008ea0 	.word	0x08008ea0
 8001f6c:	20001164 	.word	0x20001164

08001f70 <SensorTaskInit>:
}



void SensorTaskInit(void const * argument)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
    while (1)
    {
        if (osSemaphoreWait(dataReadyHandle, osWaitForever) != osOK)
 8001f78:	4b42      	ldr	r3, [pc, #264]	; (8002084 <SensorTaskInit+0x114>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f80:	4618      	mov	r0, r3
 8001f82:	f003 fe55 	bl	8005c30 <osSemaphoreWait>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d178      	bne.n	800207e <SensorTaskInit+0x10e>
            continue;

        /* ------------------------------------------------------
         *  1. JOIN NETWORK (only once)
         * ------------------------------------------------------ */
        while(!(connected_to_gateway || connected_to_node))
 8001f8c:	e025      	b.n	8001fda <SensorTaskInit+0x6a>
        {
        	 /* Send broadcast connect packet 0x01 */
        	        uint32_t    size = packet_build(0x01, transmit_packet);
 8001f8e:	493e      	ldr	r1, [pc, #248]	; (8002088 <SensorTaskInit+0x118>)
 8001f90:	2001      	movs	r0, #1
 8001f92:	f7ff fb2f 	bl	80015f4 <packet_build>
 8001f96:	60f8      	str	r0, [r7, #12]
        	            uart_printf("[TX] Send broadcast (0x01)\n");
 8001f98:	483c      	ldr	r0, [pc, #240]	; (800208c <SensorTaskInit+0x11c>)
 8001f9a:	f7ff f9d3 	bl	8001344 <uart_printf>
        	            transmit_mode(transmit_packet, size);
 8001f9e:	68f9      	ldr	r1, [r7, #12]
 8001fa0:	4839      	ldr	r0, [pc, #228]	; (8002088 <SensorTaskInit+0x118>)
 8001fa2:	f7ff f9fd 	bl	80013a0 <transmit_mode>


            osDelay(200);
 8001fa6:	20c8      	movs	r0, #200	; 0xc8
 8001fa8:	f003 fdfb 	bl	8005ba2 <osDelay>

            if (connected_to_gateway || connected_to_node)
 8001fac:	4b38      	ldr	r3, [pc, #224]	; (8002090 <SensorTaskInit+0x120>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d11a      	bne.n	8001fea <SensorTaskInit+0x7a>
 8001fb4:	4b37      	ldr	r3, [pc, #220]	; (8002094 <SensorTaskInit+0x124>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d116      	bne.n	8001fea <SensorTaskInit+0x7a>
                break;
            else
            {
            /* Send join request 0x10 */
                        size = packet_build(0x10, transmit_packet);
 8001fbc:	4932      	ldr	r1, [pc, #200]	; (8002088 <SensorTaskInit+0x118>)
 8001fbe:	2010      	movs	r0, #16
 8001fc0:	f7ff fb18 	bl	80015f4 <packet_build>
 8001fc4:	60f8      	str	r0, [r7, #12]
                        uart_printf("[TX] Send join request (0x10)\n");
 8001fc6:	4834      	ldr	r0, [pc, #208]	; (8002098 <SensorTaskInit+0x128>)
 8001fc8:	f7ff f9bc 	bl	8001344 <uart_printf>
                        transmit_mode(transmit_packet, size);
 8001fcc:	68f9      	ldr	r1, [r7, #12]
 8001fce:	482e      	ldr	r0, [pc, #184]	; (8002088 <SensorTaskInit+0x118>)
 8001fd0:	f7ff f9e6 	bl	80013a0 <transmit_mode>
            }

            osDelay(200);
 8001fd4:	20c8      	movs	r0, #200	; 0xc8
 8001fd6:	f003 fde4 	bl	8005ba2 <osDelay>
        while(!(connected_to_gateway || connected_to_node))
 8001fda:	4b2d      	ldr	r3, [pc, #180]	; (8002090 <SensorTaskInit+0x120>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d103      	bne.n	8001fea <SensorTaskInit+0x7a>
 8001fe2:	4b2c      	ldr	r3, [pc, #176]	; (8002094 <SensorTaskInit+0x124>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d0d1      	beq.n	8001f8e <SensorTaskInit+0x1e>
        }

        /* ------------------------------------------------------
         *  2. READ SENSOR DATA
         * ------------------------------------------------------ */
        if (!aht10_get_data(&hi2c1, AHT10_ADDRESS, &m_sensor))
 8001fea:	4a2c      	ldr	r2, [pc, #176]	; (800209c <SensorTaskInit+0x12c>)
 8001fec:	2170      	movs	r1, #112	; 0x70
 8001fee:	482c      	ldr	r0, [pc, #176]	; (80020a0 <SensorTaskInit+0x130>)
 8001ff0:	f7fe fcca 	bl	8000988 <aht10_get_data>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d106      	bne.n	8002008 <SensorTaskInit+0x98>
        {
        	HAL_Delay(20);
 8001ffa:	2014      	movs	r0, #20
 8001ffc:	f000 faca 	bl	8002594 <HAL_Delay>
            uart_printf("[TX] Sensor not ready, retry...\n");
 8002000:	4828      	ldr	r0, [pc, #160]	; (80020a4 <SensorTaskInit+0x134>)
 8002002:	f7ff f99f 	bl	8001344 <uart_printf>
            continue;
 8002006:	e03b      	b.n	8002080 <SensorTaskInit+0x110>
        }

        /* Store sensor values */
        sensor_packet[0] = (uint8_t)(m_sensor.temp >> 8);
 8002008:	4b24      	ldr	r3, [pc, #144]	; (800209c <SensorTaskInit+0x12c>)
 800200a:	885b      	ldrh	r3, [r3, #2]
 800200c:	0a1b      	lsrs	r3, r3, #8
 800200e:	b29b      	uxth	r3, r3
 8002010:	b2da      	uxtb	r2, r3
 8002012:	4b25      	ldr	r3, [pc, #148]	; (80020a8 <SensorTaskInit+0x138>)
 8002014:	701a      	strb	r2, [r3, #0]
        sensor_packet[1] = (uint8_t)(m_sensor.temp & 0xFF);
 8002016:	4b21      	ldr	r3, [pc, #132]	; (800209c <SensorTaskInit+0x12c>)
 8002018:	885b      	ldrh	r3, [r3, #2]
 800201a:	b2da      	uxtb	r2, r3
 800201c:	4b22      	ldr	r3, [pc, #136]	; (80020a8 <SensorTaskInit+0x138>)
 800201e:	705a      	strb	r2, [r3, #1]

        sensor_packet[2] = (uint8_t)(m_sensor.humidity >> 8);
 8002020:	4b1e      	ldr	r3, [pc, #120]	; (800209c <SensorTaskInit+0x12c>)
 8002022:	881b      	ldrh	r3, [r3, #0]
 8002024:	0a1b      	lsrs	r3, r3, #8
 8002026:	b29b      	uxth	r3, r3
 8002028:	b2da      	uxtb	r2, r3
 800202a:	4b1f      	ldr	r3, [pc, #124]	; (80020a8 <SensorTaskInit+0x138>)
 800202c:	709a      	strb	r2, [r3, #2]
        sensor_packet[3] = (uint8_t)(m_sensor.humidity & 0xFF);
 800202e:	4b1b      	ldr	r3, [pc, #108]	; (800209c <SensorTaskInit+0x12c>)
 8002030:	881b      	ldrh	r3, [r3, #0]
 8002032:	b2da      	uxtb	r2, r3
 8002034:	4b1c      	ldr	r3, [pc, #112]	; (80020a8 <SensorTaskInit+0x138>)
 8002036:	70da      	strb	r2, [r3, #3]

        uart_printf("[TX] Sensor OK   temp=%d  hum=%d\n",
                    m_sensor.temp, m_sensor.humidity);
 8002038:	4b18      	ldr	r3, [pc, #96]	; (800209c <SensorTaskInit+0x12c>)
 800203a:	885b      	ldrh	r3, [r3, #2]
        uart_printf("[TX] Sensor OK   temp=%d  hum=%d\n",
 800203c:	4619      	mov	r1, r3
                    m_sensor.temp, m_sensor.humidity);
 800203e:	4b17      	ldr	r3, [pc, #92]	; (800209c <SensorTaskInit+0x12c>)
 8002040:	881b      	ldrh	r3, [r3, #0]
        uart_printf("[TX] Sensor OK   temp=%d  hum=%d\n",
 8002042:	461a      	mov	r2, r3
 8002044:	4819      	ldr	r0, [pc, #100]	; (80020ac <SensorTaskInit+0x13c>)
 8002046:	f7ff f97d 	bl	8001344 <uart_printf>

        /* ------------------------------------------------------
         *  3. BUILD + SEND SENSOR PACKET (0x02)
         * ------------------------------------------------------ */
        uint32_t tx_size = packet_build(0x02, transmit_packet);
 800204a:	490f      	ldr	r1, [pc, #60]	; (8002088 <SensorTaskInit+0x118>)
 800204c:	2002      	movs	r0, #2
 800204e:	f7ff fad1 	bl	80015f4 <packet_build>
 8002052:	60b8      	str	r0, [r7, #8]

        uart_printf("[TX] Transmitting sensor packet...\n");
 8002054:	4816      	ldr	r0, [pc, #88]	; (80020b0 <SensorTaskInit+0x140>)
 8002056:	f7ff f975 	bl	8001344 <uart_printf>

        if (!transmit_mode(transmit_packet, tx_size))
 800205a:	68b9      	ldr	r1, [r7, #8]
 800205c:	480a      	ldr	r0, [pc, #40]	; (8002088 <SensorTaskInit+0x118>)
 800205e:	f7ff f99f 	bl	80013a0 <transmit_mode>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d103      	bne.n	8002070 <SensorTaskInit+0x100>
        {
            uart_printf("[TX] Sensor transmit FAIL\n");
 8002068:	4812      	ldr	r0, [pc, #72]	; (80020b4 <SensorTaskInit+0x144>)
 800206a:	f7ff f96b 	bl	8001344 <uart_printf>
 800206e:	e002      	b.n	8002076 <SensorTaskInit+0x106>
        }
        else
        {
            uart_printf("[TX] Sensor transmit OK\n");
 8002070:	4811      	ldr	r0, [pc, #68]	; (80020b8 <SensorTaskInit+0x148>)
 8002072:	f7ff f967 	bl	8001344 <uart_printf>
        }
        osDelay(200);   // Small delay between cycles
 8002076:	20c8      	movs	r0, #200	; 0xc8
 8002078:	f003 fd93 	bl	8005ba2 <osDelay>
 800207c:	e77c      	b.n	8001f78 <SensorTaskInit+0x8>
            continue;
 800207e:	bf00      	nop
    {
 8002080:	e77a      	b.n	8001f78 <SensorTaskInit+0x8>
 8002082:	bf00      	nop
 8002084:	20001164 	.word	0x20001164
 8002088:	20000348 	.word	0x20000348
 800208c:	08008ec0 	.word	0x08008ec0
 8002090:	20000395 	.word	0x20000395
 8002094:	20000396 	.word	0x20000396
 8002098:	08008edc 	.word	0x08008edc
 800209c:	20001154 	.word	0x20001154
 80020a0:	20001100 	.word	0x20001100
 80020a4:	08008efc 	.word	0x08008efc
 80020a8:	20000384 	.word	0x20000384
 80020ac:	08008f20 	.word	0x08008f20
 80020b0:	08008f44 	.word	0x08008f44
 80020b4:	08008f68 	.word	0x08008f68
 80020b8:	08008f84 	.word	0x08008f84

080020bc <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a04      	ldr	r2, [pc, #16]	; (80020dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d101      	bne.n	80020d2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80020ce:	f000 fa45 	bl	800255c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 80020d2:	bf00      	nop
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40000800 	.word	0x40000800

080020e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 80020e4:	bf00      	nop
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr

080020ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80020f2:	4b18      	ldr	r3, [pc, #96]	; (8002154 <HAL_MspInit+0x68>)
 80020f4:	699b      	ldr	r3, [r3, #24]
 80020f6:	4a17      	ldr	r2, [pc, #92]	; (8002154 <HAL_MspInit+0x68>)
 80020f8:	f043 0301 	orr.w	r3, r3, #1
 80020fc:	6193      	str	r3, [r2, #24]
 80020fe:	4b15      	ldr	r3, [pc, #84]	; (8002154 <HAL_MspInit+0x68>)
 8002100:	699b      	ldr	r3, [r3, #24]
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	60bb      	str	r3, [r7, #8]
 8002108:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800210a:	4b12      	ldr	r3, [pc, #72]	; (8002154 <HAL_MspInit+0x68>)
 800210c:	69db      	ldr	r3, [r3, #28]
 800210e:	4a11      	ldr	r2, [pc, #68]	; (8002154 <HAL_MspInit+0x68>)
 8002110:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002114:	61d3      	str	r3, [r2, #28]
 8002116:	4b0f      	ldr	r3, [pc, #60]	; (8002154 <HAL_MspInit+0x68>)
 8002118:	69db      	ldr	r3, [r3, #28]
 800211a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800211e:	607b      	str	r3, [r7, #4]
 8002120:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002122:	2200      	movs	r2, #0
 8002124:	210f      	movs	r1, #15
 8002126:	f06f 0001 	mvn.w	r0, #1
 800212a:	f000 fd1e 	bl	8002b6a <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800212e:	4b0a      	ldr	r3, [pc, #40]	; (8002158 <HAL_MspInit+0x6c>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800213a:	60fb      	str	r3, [r7, #12]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	4a04      	ldr	r2, [pc, #16]	; (8002158 <HAL_MspInit+0x6c>)
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800214a:	bf00      	nop
 800214c:	3710      	adds	r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	40021000 	.word	0x40021000
 8002158:	40010000 	.word	0x40010000

0800215c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b088      	sub	sp, #32
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002164:	f107 0310 	add.w	r3, r7, #16
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a14      	ldr	r2, [pc, #80]	; (80021c8 <HAL_ADC_MspInit+0x6c>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d121      	bne.n	80021c0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800217c:	4b13      	ldr	r3, [pc, #76]	; (80021cc <HAL_ADC_MspInit+0x70>)
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	4a12      	ldr	r2, [pc, #72]	; (80021cc <HAL_ADC_MspInit+0x70>)
 8002182:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002186:	6193      	str	r3, [r2, #24]
 8002188:	4b10      	ldr	r3, [pc, #64]	; (80021cc <HAL_ADC_MspInit+0x70>)
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002190:	60fb      	str	r3, [r7, #12]
 8002192:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002194:	4b0d      	ldr	r3, [pc, #52]	; (80021cc <HAL_ADC_MspInit+0x70>)
 8002196:	699b      	ldr	r3, [r3, #24]
 8002198:	4a0c      	ldr	r2, [pc, #48]	; (80021cc <HAL_ADC_MspInit+0x70>)
 800219a:	f043 0304 	orr.w	r3, r3, #4
 800219e:	6193      	str	r3, [r2, #24]
 80021a0:	4b0a      	ldr	r3, [pc, #40]	; (80021cc <HAL_ADC_MspInit+0x70>)
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	f003 0304 	and.w	r3, r3, #4
 80021a8:	60bb      	str	r3, [r7, #8]
 80021aa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80021ac:	2301      	movs	r3, #1
 80021ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021b0:	2303      	movs	r3, #3
 80021b2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b4:	f107 0310 	add.w	r3, r7, #16
 80021b8:	4619      	mov	r1, r3
 80021ba:	4805      	ldr	r0, [pc, #20]	; (80021d0 <HAL_ADC_MspInit+0x74>)
 80021bc:	f000 fd00 	bl	8002bc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80021c0:	bf00      	nop
 80021c2:	3720      	adds	r7, #32
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	40012400 	.word	0x40012400
 80021cc:	40021000 	.word	0x40021000
 80021d0:	40010800 	.word	0x40010800

080021d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b088      	sub	sp, #32
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021dc:	f107 0310 	add.w	r3, r7, #16
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	605a      	str	r2, [r3, #4]
 80021e6:	609a      	str	r2, [r3, #8]
 80021e8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a15      	ldr	r2, [pc, #84]	; (8002244 <HAL_I2C_MspInit+0x70>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d123      	bne.n	800223c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f4:	4b14      	ldr	r3, [pc, #80]	; (8002248 <HAL_I2C_MspInit+0x74>)
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	4a13      	ldr	r2, [pc, #76]	; (8002248 <HAL_I2C_MspInit+0x74>)
 80021fa:	f043 0308 	orr.w	r3, r3, #8
 80021fe:	6193      	str	r3, [r2, #24]
 8002200:	4b11      	ldr	r3, [pc, #68]	; (8002248 <HAL_I2C_MspInit+0x74>)
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	f003 0308 	and.w	r3, r3, #8
 8002208:	60fb      	str	r3, [r7, #12]
 800220a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800220c:	23c0      	movs	r3, #192	; 0xc0
 800220e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002210:	2312      	movs	r3, #18
 8002212:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002214:	2303      	movs	r3, #3
 8002216:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002218:	f107 0310 	add.w	r3, r7, #16
 800221c:	4619      	mov	r1, r3
 800221e:	480b      	ldr	r0, [pc, #44]	; (800224c <HAL_I2C_MspInit+0x78>)
 8002220:	f000 fcce 	bl	8002bc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002224:	4b08      	ldr	r3, [pc, #32]	; (8002248 <HAL_I2C_MspInit+0x74>)
 8002226:	69db      	ldr	r3, [r3, #28]
 8002228:	4a07      	ldr	r2, [pc, #28]	; (8002248 <HAL_I2C_MspInit+0x74>)
 800222a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800222e:	61d3      	str	r3, [r2, #28]
 8002230:	4b05      	ldr	r3, [pc, #20]	; (8002248 <HAL_I2C_MspInit+0x74>)
 8002232:	69db      	ldr	r3, [r3, #28]
 8002234:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002238:	60bb      	str	r3, [r7, #8]
 800223a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800223c:	bf00      	nop
 800223e:	3720      	adds	r7, #32
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	40005400 	.word	0x40005400
 8002248:	40021000 	.word	0x40021000
 800224c:	40010c00 	.word	0x40010c00

08002250 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b088      	sub	sp, #32
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002258:	f107 0310 	add.w	r3, r7, #16
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	605a      	str	r2, [r3, #4]
 8002262:	609a      	str	r2, [r3, #8]
 8002264:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a1b      	ldr	r2, [pc, #108]	; (80022d8 <HAL_SPI_MspInit+0x88>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d12f      	bne.n	80022d0 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002270:	4b1a      	ldr	r3, [pc, #104]	; (80022dc <HAL_SPI_MspInit+0x8c>)
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	4a19      	ldr	r2, [pc, #100]	; (80022dc <HAL_SPI_MspInit+0x8c>)
 8002276:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800227a:	6193      	str	r3, [r2, #24]
 800227c:	4b17      	ldr	r3, [pc, #92]	; (80022dc <HAL_SPI_MspInit+0x8c>)
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002284:	60fb      	str	r3, [r7, #12]
 8002286:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002288:	4b14      	ldr	r3, [pc, #80]	; (80022dc <HAL_SPI_MspInit+0x8c>)
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	4a13      	ldr	r2, [pc, #76]	; (80022dc <HAL_SPI_MspInit+0x8c>)
 800228e:	f043 0304 	orr.w	r3, r3, #4
 8002292:	6193      	str	r3, [r2, #24]
 8002294:	4b11      	ldr	r3, [pc, #68]	; (80022dc <HAL_SPI_MspInit+0x8c>)
 8002296:	699b      	ldr	r3, [r3, #24]
 8002298:	f003 0304 	and.w	r3, r3, #4
 800229c:	60bb      	str	r3, [r7, #8]
 800229e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80022a0:	23a0      	movs	r3, #160	; 0xa0
 80022a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a4:	2302      	movs	r3, #2
 80022a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022a8:	2303      	movs	r3, #3
 80022aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ac:	f107 0310 	add.w	r3, r7, #16
 80022b0:	4619      	mov	r1, r3
 80022b2:	480b      	ldr	r0, [pc, #44]	; (80022e0 <HAL_SPI_MspInit+0x90>)
 80022b4:	f000 fc84 	bl	8002bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80022b8:	2340      	movs	r3, #64	; 0x40
 80022ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022bc:	2300      	movs	r3, #0
 80022be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c4:	f107 0310 	add.w	r3, r7, #16
 80022c8:	4619      	mov	r1, r3
 80022ca:	4805      	ldr	r0, [pc, #20]	; (80022e0 <HAL_SPI_MspInit+0x90>)
 80022cc:	f000 fc78 	bl	8002bc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80022d0:	bf00      	nop
 80022d2:	3720      	adds	r7, #32
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40013000 	.word	0x40013000
 80022dc:	40021000 	.word	0x40021000
 80022e0:	40010800 	.word	0x40010800

080022e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b088      	sub	sp, #32
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ec:	f107 0310 	add.w	r3, r7, #16
 80022f0:	2200      	movs	r2, #0
 80022f2:	601a      	str	r2, [r3, #0]
 80022f4:	605a      	str	r2, [r3, #4]
 80022f6:	609a      	str	r2, [r3, #8]
 80022f8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a1c      	ldr	r2, [pc, #112]	; (8002370 <HAL_UART_MspInit+0x8c>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d131      	bne.n	8002368 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002304:	4b1b      	ldr	r3, [pc, #108]	; (8002374 <HAL_UART_MspInit+0x90>)
 8002306:	699b      	ldr	r3, [r3, #24]
 8002308:	4a1a      	ldr	r2, [pc, #104]	; (8002374 <HAL_UART_MspInit+0x90>)
 800230a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800230e:	6193      	str	r3, [r2, #24]
 8002310:	4b18      	ldr	r3, [pc, #96]	; (8002374 <HAL_UART_MspInit+0x90>)
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002318:	60fb      	str	r3, [r7, #12]
 800231a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800231c:	4b15      	ldr	r3, [pc, #84]	; (8002374 <HAL_UART_MspInit+0x90>)
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	4a14      	ldr	r2, [pc, #80]	; (8002374 <HAL_UART_MspInit+0x90>)
 8002322:	f043 0304 	orr.w	r3, r3, #4
 8002326:	6193      	str	r3, [r2, #24]
 8002328:	4b12      	ldr	r3, [pc, #72]	; (8002374 <HAL_UART_MspInit+0x90>)
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	60bb      	str	r3, [r7, #8]
 8002332:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002334:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002338:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233a:	2302      	movs	r3, #2
 800233c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800233e:	2303      	movs	r3, #3
 8002340:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002342:	f107 0310 	add.w	r3, r7, #16
 8002346:	4619      	mov	r1, r3
 8002348:	480b      	ldr	r0, [pc, #44]	; (8002378 <HAL_UART_MspInit+0x94>)
 800234a:	f000 fc39 	bl	8002bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800234e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002352:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002358:	2300      	movs	r3, #0
 800235a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800235c:	f107 0310 	add.w	r3, r7, #16
 8002360:	4619      	mov	r1, r3
 8002362:	4805      	ldr	r0, [pc, #20]	; (8002378 <HAL_UART_MspInit+0x94>)
 8002364:	f000 fc2c 	bl	8002bc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002368:	bf00      	nop
 800236a:	3720      	adds	r7, #32
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	40013800 	.word	0x40013800
 8002374:	40021000 	.word	0x40021000
 8002378:	40010800 	.word	0x40010800

0800237c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b08c      	sub	sp, #48	; 0x30
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002384:	2300      	movs	r3, #0
 8002386:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002388:	2300      	movs	r3, #0
 800238a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 800238c:	2200      	movs	r2, #0
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	201e      	movs	r0, #30
 8002392:	f000 fbea 	bl	8002b6a <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002396:	201e      	movs	r0, #30
 8002398:	f000 fc03 	bl	8002ba2 <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800239c:	4b1f      	ldr	r3, [pc, #124]	; (800241c <HAL_InitTick+0xa0>)
 800239e:	69db      	ldr	r3, [r3, #28]
 80023a0:	4a1e      	ldr	r2, [pc, #120]	; (800241c <HAL_InitTick+0xa0>)
 80023a2:	f043 0304 	orr.w	r3, r3, #4
 80023a6:	61d3      	str	r3, [r2, #28]
 80023a8:	4b1c      	ldr	r3, [pc, #112]	; (800241c <HAL_InitTick+0xa0>)
 80023aa:	69db      	ldr	r3, [r3, #28]
 80023ac:	f003 0304 	and.w	r3, r3, #4
 80023b0:	60fb      	str	r3, [r7, #12]
 80023b2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80023b4:	f107 0210 	add.w	r2, r7, #16
 80023b8:	f107 0314 	add.w	r3, r7, #20
 80023bc:	4611      	mov	r1, r2
 80023be:	4618      	mov	r0, r3
 80023c0:	f002 f9d6 	bl	8004770 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80023c4:	f002 f9ac 	bl	8004720 <HAL_RCC_GetPCLK1Freq>
 80023c8:	4603      	mov	r3, r0
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80023ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023d0:	4a13      	ldr	r2, [pc, #76]	; (8002420 <HAL_InitTick+0xa4>)
 80023d2:	fba2 2303 	umull	r2, r3, r2, r3
 80023d6:	0c9b      	lsrs	r3, r3, #18
 80023d8:	3b01      	subs	r3, #1
 80023da:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80023dc:	4b11      	ldr	r3, [pc, #68]	; (8002424 <HAL_InitTick+0xa8>)
 80023de:	4a12      	ldr	r2, [pc, #72]	; (8002428 <HAL_InitTick+0xac>)
 80023e0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80023e2:	4b10      	ldr	r3, [pc, #64]	; (8002424 <HAL_InitTick+0xa8>)
 80023e4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80023e8:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80023ea:	4a0e      	ldr	r2, [pc, #56]	; (8002424 <HAL_InitTick+0xa8>)
 80023ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023ee:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80023f0:	4b0c      	ldr	r3, [pc, #48]	; (8002424 <HAL_InitTick+0xa8>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023f6:	4b0b      	ldr	r3, [pc, #44]	; (8002424 <HAL_InitTick+0xa8>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80023fc:	4809      	ldr	r0, [pc, #36]	; (8002424 <HAL_InitTick+0xa8>)
 80023fe:	f002 fef2 	bl	80051e6 <HAL_TIM_Base_Init>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d104      	bne.n	8002412 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8002408:	4806      	ldr	r0, [pc, #24]	; (8002424 <HAL_InitTick+0xa8>)
 800240a:	f002 ff45 	bl	8005298 <HAL_TIM_Base_Start_IT>
 800240e:	4603      	mov	r3, r0
 8002410:	e000      	b.n	8002414 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
}
 8002414:	4618      	mov	r0, r3
 8002416:	3730      	adds	r7, #48	; 0x30
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40021000 	.word	0x40021000
 8002420:	431bde83 	.word	0x431bde83
 8002424:	200013b8 	.word	0x200013b8
 8002428:	40000800 	.word	0x40000800

0800242c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002430:	e7fe      	b.n	8002430 <NMI_Handler+0x4>

08002432 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002432:	b480      	push	{r7}
 8002434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002436:	e7fe      	b.n	8002436 <HardFault_Handler+0x4>

08002438 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800243c:	e7fe      	b.n	800243c <MemManage_Handler+0x4>

0800243e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800243e:	b480      	push	{r7}
 8002440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002442:	e7fe      	b.n	8002442 <BusFault_Handler+0x4>

08002444 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002448:	e7fe      	b.n	8002448 <UsageFault_Handler+0x4>

0800244a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800244a:	b480      	push	{r7}
 800244c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800244e:	bf00      	nop
 8002450:	46bd      	mov	sp, r7
 8002452:	bc80      	pop	{r7}
 8002454:	4770      	bx	lr
	...

08002458 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800245c:	4802      	ldr	r0, [pc, #8]	; (8002468 <TIM4_IRQHandler+0x10>)
 800245e:	f002 ff6d 	bl	800533c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	200013b8 	.word	0x200013b8

0800246c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002474:	4a14      	ldr	r2, [pc, #80]	; (80024c8 <_sbrk+0x5c>)
 8002476:	4b15      	ldr	r3, [pc, #84]	; (80024cc <_sbrk+0x60>)
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002480:	4b13      	ldr	r3, [pc, #76]	; (80024d0 <_sbrk+0x64>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d102      	bne.n	800248e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002488:	4b11      	ldr	r3, [pc, #68]	; (80024d0 <_sbrk+0x64>)
 800248a:	4a12      	ldr	r2, [pc, #72]	; (80024d4 <_sbrk+0x68>)
 800248c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800248e:	4b10      	ldr	r3, [pc, #64]	; (80024d0 <_sbrk+0x64>)
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4413      	add	r3, r2
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	429a      	cmp	r2, r3
 800249a:	d207      	bcs.n	80024ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800249c:	f005 fe5e 	bl	800815c <__errno>
 80024a0:	4603      	mov	r3, r0
 80024a2:	220c      	movs	r2, #12
 80024a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024a6:	f04f 33ff 	mov.w	r3, #4294967295
 80024aa:	e009      	b.n	80024c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024ac:	4b08      	ldr	r3, [pc, #32]	; (80024d0 <_sbrk+0x64>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024b2:	4b07      	ldr	r3, [pc, #28]	; (80024d0 <_sbrk+0x64>)
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4413      	add	r3, r2
 80024ba:	4a05      	ldr	r2, [pc, #20]	; (80024d0 <_sbrk+0x64>)
 80024bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024be:	68fb      	ldr	r3, [r7, #12]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3718      	adds	r7, #24
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	20005000 	.word	0x20005000
 80024cc:	00000400 	.word	0x00000400
 80024d0:	20000398 	.word	0x20000398
 80024d4:	20001418 	.word	0x20001418

080024d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024dc:	bf00      	nop
 80024de:	46bd      	mov	sp, r7
 80024e0:	bc80      	pop	{r7}
 80024e2:	4770      	bx	lr

080024e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024e4:	f7ff fff8 	bl	80024d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024e8:	480b      	ldr	r0, [pc, #44]	; (8002518 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80024ea:	490c      	ldr	r1, [pc, #48]	; (800251c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80024ec:	4a0c      	ldr	r2, [pc, #48]	; (8002520 <LoopFillZerobss+0x16>)
  movs r3, #0
 80024ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024f0:	e002      	b.n	80024f8 <LoopCopyDataInit>

080024f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024f6:	3304      	adds	r3, #4

080024f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024fc:	d3f9      	bcc.n	80024f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024fe:	4a09      	ldr	r2, [pc, #36]	; (8002524 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002500:	4c09      	ldr	r4, [pc, #36]	; (8002528 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002502:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002504:	e001      	b.n	800250a <LoopFillZerobss>

08002506 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002506:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002508:	3204      	adds	r2, #4

0800250a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800250a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800250c:	d3fb      	bcc.n	8002506 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800250e:	f005 fe2b 	bl	8008168 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002512:	f7ff faa9 	bl	8001a68 <main>
  bx lr
 8002516:	4770      	bx	lr
  ldr r0, =_sdata
 8002518:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800251c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002520:	08009098 	.word	0x08009098
  ldr r2, =_sbss
 8002524:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002528:	20001414 	.word	0x20001414

0800252c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800252c:	e7fe      	b.n	800252c <ADC1_2_IRQHandler>
	...

08002530 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002534:	4b08      	ldr	r3, [pc, #32]	; (8002558 <HAL_Init+0x28>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a07      	ldr	r2, [pc, #28]	; (8002558 <HAL_Init+0x28>)
 800253a:	f043 0310 	orr.w	r3, r3, #16
 800253e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002540:	2003      	movs	r0, #3
 8002542:	f000 fb07 	bl	8002b54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002546:	200f      	movs	r0, #15
 8002548:	f7ff ff18 	bl	800237c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800254c:	f7ff fdce 	bl	80020ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	40022000 	.word	0x40022000

0800255c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002560:	4b05      	ldr	r3, [pc, #20]	; (8002578 <HAL_IncTick+0x1c>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	461a      	mov	r2, r3
 8002566:	4b05      	ldr	r3, [pc, #20]	; (800257c <HAL_IncTick+0x20>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4413      	add	r3, r2
 800256c:	4a03      	ldr	r2, [pc, #12]	; (800257c <HAL_IncTick+0x20>)
 800256e:	6013      	str	r3, [r2, #0]
}
 8002570:	bf00      	nop
 8002572:	46bd      	mov	sp, r7
 8002574:	bc80      	pop	{r7}
 8002576:	4770      	bx	lr
 8002578:	2000000c 	.word	0x2000000c
 800257c:	20001400 	.word	0x20001400

08002580 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  return uwTick;
 8002584:	4b02      	ldr	r3, [pc, #8]	; (8002590 <HAL_GetTick+0x10>)
 8002586:	681b      	ldr	r3, [r3, #0]
}
 8002588:	4618      	mov	r0, r3
 800258a:	46bd      	mov	sp, r7
 800258c:	bc80      	pop	{r7}
 800258e:	4770      	bx	lr
 8002590:	20001400 	.word	0x20001400

08002594 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800259c:	f7ff fff0 	bl	8002580 <HAL_GetTick>
 80025a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ac:	d005      	beq.n	80025ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025ae:	4b0a      	ldr	r3, [pc, #40]	; (80025d8 <HAL_Delay+0x44>)
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	461a      	mov	r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	4413      	add	r3, r2
 80025b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025ba:	bf00      	nop
 80025bc:	f7ff ffe0 	bl	8002580 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	68fa      	ldr	r2, [r7, #12]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d8f7      	bhi.n	80025bc <HAL_Delay+0x28>
  {
  }
}
 80025cc:	bf00      	nop
 80025ce:	bf00      	nop
 80025d0:	3710      	adds	r7, #16
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	2000000c 	.word	0x2000000c

080025dc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025e4:	2300      	movs	r3, #0
 80025e6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80025e8:	2300      	movs	r3, #0
 80025ea:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80025ec:	2300      	movs	r3, #0
 80025ee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80025f0:	2300      	movs	r3, #0
 80025f2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e0be      	b.n	800277c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002608:	2b00      	cmp	r3, #0
 800260a:	d109      	bne.n	8002620 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff fd9e 	bl	800215c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f000 f9ab 	bl	800297c <ADC_ConversionStop_Disable>
 8002626:	4603      	mov	r3, r0
 8002628:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800262e:	f003 0310 	and.w	r3, r3, #16
 8002632:	2b00      	cmp	r3, #0
 8002634:	f040 8099 	bne.w	800276a <HAL_ADC_Init+0x18e>
 8002638:	7dfb      	ldrb	r3, [r7, #23]
 800263a:	2b00      	cmp	r3, #0
 800263c:	f040 8095 	bne.w	800276a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002644:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002648:	f023 0302 	bic.w	r3, r3, #2
 800264c:	f043 0202 	orr.w	r2, r3, #2
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800265c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	7b1b      	ldrb	r3, [r3, #12]
 8002662:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002664:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002666:	68ba      	ldr	r2, [r7, #8]
 8002668:	4313      	orrs	r3, r2
 800266a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002674:	d003      	beq.n	800267e <HAL_ADC_Init+0xa2>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	2b01      	cmp	r3, #1
 800267c:	d102      	bne.n	8002684 <HAL_ADC_Init+0xa8>
 800267e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002682:	e000      	b.n	8002686 <HAL_ADC_Init+0xaa>
 8002684:	2300      	movs	r3, #0
 8002686:	693a      	ldr	r2, [r7, #16]
 8002688:	4313      	orrs	r3, r2
 800268a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	7d1b      	ldrb	r3, [r3, #20]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d119      	bne.n	80026c8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	7b1b      	ldrb	r3, [r3, #12]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d109      	bne.n	80026b0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	3b01      	subs	r3, #1
 80026a2:	035a      	lsls	r2, r3, #13
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80026ac:	613b      	str	r3, [r7, #16]
 80026ae:	e00b      	b.n	80026c8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b4:	f043 0220 	orr.w	r2, r3, #32
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c0:	f043 0201 	orr.w	r2, r3, #1
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	693a      	ldr	r2, [r7, #16]
 80026d8:	430a      	orrs	r2, r1
 80026da:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	689a      	ldr	r2, [r3, #8]
 80026e2:	4b28      	ldr	r3, [pc, #160]	; (8002784 <HAL_ADC_Init+0x1a8>)
 80026e4:	4013      	ands	r3, r2
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	6812      	ldr	r2, [r2, #0]
 80026ea:	68b9      	ldr	r1, [r7, #8]
 80026ec:	430b      	orrs	r3, r1
 80026ee:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026f8:	d003      	beq.n	8002702 <HAL_ADC_Init+0x126>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d104      	bne.n	800270c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	3b01      	subs	r3, #1
 8002708:	051b      	lsls	r3, r3, #20
 800270a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002712:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	68fa      	ldr	r2, [r7, #12]
 800271c:	430a      	orrs	r2, r1
 800271e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	689a      	ldr	r2, [r3, #8]
 8002726:	4b18      	ldr	r3, [pc, #96]	; (8002788 <HAL_ADC_Init+0x1ac>)
 8002728:	4013      	ands	r3, r2
 800272a:	68ba      	ldr	r2, [r7, #8]
 800272c:	429a      	cmp	r2, r3
 800272e:	d10b      	bne.n	8002748 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800273a:	f023 0303 	bic.w	r3, r3, #3
 800273e:	f043 0201 	orr.w	r2, r3, #1
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002746:	e018      	b.n	800277a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800274c:	f023 0312 	bic.w	r3, r3, #18
 8002750:	f043 0210 	orr.w	r2, r3, #16
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800275c:	f043 0201 	orr.w	r2, r3, #1
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002768:	e007      	b.n	800277a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800276e:	f043 0210 	orr.w	r2, r3, #16
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800277a:	7dfb      	ldrb	r3, [r7, #23]
}
 800277c:	4618      	mov	r0, r3
 800277e:	3718      	adds	r7, #24
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	ffe1f7fd 	.word	0xffe1f7fd
 8002788:	ff1f0efe 	.word	0xff1f0efe

0800278c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800278c:	b480      	push	{r7}
 800278e:	b085      	sub	sp, #20
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002796:	2300      	movs	r3, #0
 8002798:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800279a:	2300      	movs	r3, #0
 800279c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d101      	bne.n	80027ac <HAL_ADC_ConfigChannel+0x20>
 80027a8:	2302      	movs	r3, #2
 80027aa:	e0dc      	b.n	8002966 <HAL_ADC_ConfigChannel+0x1da>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	2b06      	cmp	r3, #6
 80027ba:	d81c      	bhi.n	80027f6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	4613      	mov	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	4413      	add	r3, r2
 80027cc:	3b05      	subs	r3, #5
 80027ce:	221f      	movs	r2, #31
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	43db      	mvns	r3, r3
 80027d6:	4019      	ands	r1, r3
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	6818      	ldr	r0, [r3, #0]
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685a      	ldr	r2, [r3, #4]
 80027e0:	4613      	mov	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	4413      	add	r3, r2
 80027e6:	3b05      	subs	r3, #5
 80027e8:	fa00 f203 	lsl.w	r2, r0, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	430a      	orrs	r2, r1
 80027f2:	635a      	str	r2, [r3, #52]	; 0x34
 80027f4:	e03c      	b.n	8002870 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b0c      	cmp	r3, #12
 80027fc:	d81c      	bhi.n	8002838 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685a      	ldr	r2, [r3, #4]
 8002808:	4613      	mov	r3, r2
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	4413      	add	r3, r2
 800280e:	3b23      	subs	r3, #35	; 0x23
 8002810:	221f      	movs	r2, #31
 8002812:	fa02 f303 	lsl.w	r3, r2, r3
 8002816:	43db      	mvns	r3, r3
 8002818:	4019      	ands	r1, r3
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	6818      	ldr	r0, [r3, #0]
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	4613      	mov	r3, r2
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	4413      	add	r3, r2
 8002828:	3b23      	subs	r3, #35	; 0x23
 800282a:	fa00 f203 	lsl.w	r2, r0, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	430a      	orrs	r2, r1
 8002834:	631a      	str	r2, [r3, #48]	; 0x30
 8002836:	e01b      	b.n	8002870 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	685a      	ldr	r2, [r3, #4]
 8002842:	4613      	mov	r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	4413      	add	r3, r2
 8002848:	3b41      	subs	r3, #65	; 0x41
 800284a:	221f      	movs	r2, #31
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	43db      	mvns	r3, r3
 8002852:	4019      	ands	r1, r3
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	6818      	ldr	r0, [r3, #0]
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685a      	ldr	r2, [r3, #4]
 800285c:	4613      	mov	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	4413      	add	r3, r2
 8002862:	3b41      	subs	r3, #65	; 0x41
 8002864:	fa00 f203 	lsl.w	r2, r0, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	430a      	orrs	r2, r1
 800286e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2b09      	cmp	r3, #9
 8002876:	d91c      	bls.n	80028b2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	68d9      	ldr	r1, [r3, #12]
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	4613      	mov	r3, r2
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	4413      	add	r3, r2
 8002888:	3b1e      	subs	r3, #30
 800288a:	2207      	movs	r2, #7
 800288c:	fa02 f303 	lsl.w	r3, r2, r3
 8002890:	43db      	mvns	r3, r3
 8002892:	4019      	ands	r1, r3
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	6898      	ldr	r0, [r3, #8]
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	4613      	mov	r3, r2
 800289e:	005b      	lsls	r3, r3, #1
 80028a0:	4413      	add	r3, r2
 80028a2:	3b1e      	subs	r3, #30
 80028a4:	fa00 f203 	lsl.w	r2, r0, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	60da      	str	r2, [r3, #12]
 80028b0:	e019      	b.n	80028e6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	6919      	ldr	r1, [r3, #16]
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	4613      	mov	r3, r2
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	4413      	add	r3, r2
 80028c2:	2207      	movs	r2, #7
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	4019      	ands	r1, r3
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	6898      	ldr	r0, [r3, #8]
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	4613      	mov	r3, r2
 80028d6:	005b      	lsls	r3, r3, #1
 80028d8:	4413      	add	r3, r2
 80028da:	fa00 f203 	lsl.w	r2, r0, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	430a      	orrs	r2, r1
 80028e4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2b10      	cmp	r3, #16
 80028ec:	d003      	beq.n	80028f6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80028f2:	2b11      	cmp	r3, #17
 80028f4:	d132      	bne.n	800295c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a1d      	ldr	r2, [pc, #116]	; (8002970 <HAL_ADC_ConfigChannel+0x1e4>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d125      	bne.n	800294c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d126      	bne.n	800295c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800291c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2b10      	cmp	r3, #16
 8002924:	d11a      	bne.n	800295c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002926:	4b13      	ldr	r3, [pc, #76]	; (8002974 <HAL_ADC_ConfigChannel+0x1e8>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a13      	ldr	r2, [pc, #76]	; (8002978 <HAL_ADC_ConfigChannel+0x1ec>)
 800292c:	fba2 2303 	umull	r2, r3, r2, r3
 8002930:	0c9a      	lsrs	r2, r3, #18
 8002932:	4613      	mov	r3, r2
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	4413      	add	r3, r2
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800293c:	e002      	b.n	8002944 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	3b01      	subs	r3, #1
 8002942:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d1f9      	bne.n	800293e <HAL_ADC_ConfigChannel+0x1b2>
 800294a:	e007      	b.n	800295c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002950:	f043 0220 	orr.w	r2, r3, #32
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002964:	7bfb      	ldrb	r3, [r7, #15]
}
 8002966:	4618      	mov	r0, r3
 8002968:	3714      	adds	r7, #20
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr
 8002970:	40012400 	.word	0x40012400
 8002974:	20000004 	.word	0x20000004
 8002978:	431bde83 	.word	0x431bde83

0800297c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002984:	2300      	movs	r3, #0
 8002986:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	2b01      	cmp	r3, #1
 8002994:	d12e      	bne.n	80029f4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f022 0201 	bic.w	r2, r2, #1
 80029a4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80029a6:	f7ff fdeb 	bl	8002580 <HAL_GetTick>
 80029aa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80029ac:	e01b      	b.n	80029e6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80029ae:	f7ff fde7 	bl	8002580 <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d914      	bls.n	80029e6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d10d      	bne.n	80029e6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ce:	f043 0210 	orr.w	r2, r3, #16
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029da:	f043 0201 	orr.w	r2, r3, #1
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e007      	b.n	80029f6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f003 0301 	and.w	r3, r3, #1
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d0dc      	beq.n	80029ae <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
	...

08002a00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f003 0307 	and.w	r3, r3, #7
 8002a0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a10:	4b0c      	ldr	r3, [pc, #48]	; (8002a44 <__NVIC_SetPriorityGrouping+0x44>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a32:	4a04      	ldr	r2, [pc, #16]	; (8002a44 <__NVIC_SetPriorityGrouping+0x44>)
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	60d3      	str	r3, [r2, #12]
}
 8002a38:	bf00      	nop
 8002a3a:	3714      	adds	r7, #20
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bc80      	pop	{r7}
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	e000ed00 	.word	0xe000ed00

08002a48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a4c:	4b04      	ldr	r3, [pc, #16]	; (8002a60 <__NVIC_GetPriorityGrouping+0x18>)
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	0a1b      	lsrs	r3, r3, #8
 8002a52:	f003 0307 	and.w	r3, r3, #7
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bc80      	pop	{r7}
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	e000ed00 	.word	0xe000ed00

08002a64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	db0b      	blt.n	8002a8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a76:	79fb      	ldrb	r3, [r7, #7]
 8002a78:	f003 021f 	and.w	r2, r3, #31
 8002a7c:	4906      	ldr	r1, [pc, #24]	; (8002a98 <__NVIC_EnableIRQ+0x34>)
 8002a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a82:	095b      	lsrs	r3, r3, #5
 8002a84:	2001      	movs	r0, #1
 8002a86:	fa00 f202 	lsl.w	r2, r0, r2
 8002a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a8e:	bf00      	nop
 8002a90:	370c      	adds	r7, #12
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bc80      	pop	{r7}
 8002a96:	4770      	bx	lr
 8002a98:	e000e100 	.word	0xe000e100

08002a9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	6039      	str	r1, [r7, #0]
 8002aa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	db0a      	blt.n	8002ac6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	b2da      	uxtb	r2, r3
 8002ab4:	490c      	ldr	r1, [pc, #48]	; (8002ae8 <__NVIC_SetPriority+0x4c>)
 8002ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aba:	0112      	lsls	r2, r2, #4
 8002abc:	b2d2      	uxtb	r2, r2
 8002abe:	440b      	add	r3, r1
 8002ac0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ac4:	e00a      	b.n	8002adc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	b2da      	uxtb	r2, r3
 8002aca:	4908      	ldr	r1, [pc, #32]	; (8002aec <__NVIC_SetPriority+0x50>)
 8002acc:	79fb      	ldrb	r3, [r7, #7]
 8002ace:	f003 030f 	and.w	r3, r3, #15
 8002ad2:	3b04      	subs	r3, #4
 8002ad4:	0112      	lsls	r2, r2, #4
 8002ad6:	b2d2      	uxtb	r2, r2
 8002ad8:	440b      	add	r3, r1
 8002ada:	761a      	strb	r2, [r3, #24]
}
 8002adc:	bf00      	nop
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bc80      	pop	{r7}
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	e000e100 	.word	0xe000e100
 8002aec:	e000ed00 	.word	0xe000ed00

08002af0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b089      	sub	sp, #36	; 0x24
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f003 0307 	and.w	r3, r3, #7
 8002b02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	f1c3 0307 	rsb	r3, r3, #7
 8002b0a:	2b04      	cmp	r3, #4
 8002b0c:	bf28      	it	cs
 8002b0e:	2304      	movcs	r3, #4
 8002b10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	3304      	adds	r3, #4
 8002b16:	2b06      	cmp	r3, #6
 8002b18:	d902      	bls.n	8002b20 <NVIC_EncodePriority+0x30>
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	3b03      	subs	r3, #3
 8002b1e:	e000      	b.n	8002b22 <NVIC_EncodePriority+0x32>
 8002b20:	2300      	movs	r3, #0
 8002b22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b24:	f04f 32ff 	mov.w	r2, #4294967295
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2e:	43da      	mvns	r2, r3
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	401a      	ands	r2, r3
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b38:	f04f 31ff 	mov.w	r1, #4294967295
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b42:	43d9      	mvns	r1, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b48:	4313      	orrs	r3, r2
         );
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3724      	adds	r7, #36	; 0x24
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bc80      	pop	{r7}
 8002b52:	4770      	bx	lr

08002b54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f7ff ff4f 	bl	8002a00 <__NVIC_SetPriorityGrouping>
}
 8002b62:	bf00      	nop
 8002b64:	3708      	adds	r7, #8
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b086      	sub	sp, #24
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	4603      	mov	r3, r0
 8002b72:	60b9      	str	r1, [r7, #8]
 8002b74:	607a      	str	r2, [r7, #4]
 8002b76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b7c:	f7ff ff64 	bl	8002a48 <__NVIC_GetPriorityGrouping>
 8002b80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	68b9      	ldr	r1, [r7, #8]
 8002b86:	6978      	ldr	r0, [r7, #20]
 8002b88:	f7ff ffb2 	bl	8002af0 <NVIC_EncodePriority>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b92:	4611      	mov	r1, r2
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff ff81 	bl	8002a9c <__NVIC_SetPriority>
}
 8002b9a:	bf00      	nop
 8002b9c:	3718      	adds	r7, #24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b082      	sub	sp, #8
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	4603      	mov	r3, r0
 8002baa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7ff ff57 	bl	8002a64 <__NVIC_EnableIRQ>
}
 8002bb6:	bf00      	nop
 8002bb8:	3708      	adds	r7, #8
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
	...

08002bc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b08b      	sub	sp, #44	; 0x2c
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bd2:	e169      	b.n	8002ea8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	69fa      	ldr	r2, [r7, #28]
 8002be4:	4013      	ands	r3, r2
 8002be6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	f040 8158 	bne.w	8002ea2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	4a9a      	ldr	r2, [pc, #616]	; (8002e60 <HAL_GPIO_Init+0x2a0>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d05e      	beq.n	8002cba <HAL_GPIO_Init+0xfa>
 8002bfc:	4a98      	ldr	r2, [pc, #608]	; (8002e60 <HAL_GPIO_Init+0x2a0>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d875      	bhi.n	8002cee <HAL_GPIO_Init+0x12e>
 8002c02:	4a98      	ldr	r2, [pc, #608]	; (8002e64 <HAL_GPIO_Init+0x2a4>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d058      	beq.n	8002cba <HAL_GPIO_Init+0xfa>
 8002c08:	4a96      	ldr	r2, [pc, #600]	; (8002e64 <HAL_GPIO_Init+0x2a4>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d86f      	bhi.n	8002cee <HAL_GPIO_Init+0x12e>
 8002c0e:	4a96      	ldr	r2, [pc, #600]	; (8002e68 <HAL_GPIO_Init+0x2a8>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d052      	beq.n	8002cba <HAL_GPIO_Init+0xfa>
 8002c14:	4a94      	ldr	r2, [pc, #592]	; (8002e68 <HAL_GPIO_Init+0x2a8>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d869      	bhi.n	8002cee <HAL_GPIO_Init+0x12e>
 8002c1a:	4a94      	ldr	r2, [pc, #592]	; (8002e6c <HAL_GPIO_Init+0x2ac>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d04c      	beq.n	8002cba <HAL_GPIO_Init+0xfa>
 8002c20:	4a92      	ldr	r2, [pc, #584]	; (8002e6c <HAL_GPIO_Init+0x2ac>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d863      	bhi.n	8002cee <HAL_GPIO_Init+0x12e>
 8002c26:	4a92      	ldr	r2, [pc, #584]	; (8002e70 <HAL_GPIO_Init+0x2b0>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d046      	beq.n	8002cba <HAL_GPIO_Init+0xfa>
 8002c2c:	4a90      	ldr	r2, [pc, #576]	; (8002e70 <HAL_GPIO_Init+0x2b0>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d85d      	bhi.n	8002cee <HAL_GPIO_Init+0x12e>
 8002c32:	2b12      	cmp	r3, #18
 8002c34:	d82a      	bhi.n	8002c8c <HAL_GPIO_Init+0xcc>
 8002c36:	2b12      	cmp	r3, #18
 8002c38:	d859      	bhi.n	8002cee <HAL_GPIO_Init+0x12e>
 8002c3a:	a201      	add	r2, pc, #4	; (adr r2, 8002c40 <HAL_GPIO_Init+0x80>)
 8002c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c40:	08002cbb 	.word	0x08002cbb
 8002c44:	08002c95 	.word	0x08002c95
 8002c48:	08002ca7 	.word	0x08002ca7
 8002c4c:	08002ce9 	.word	0x08002ce9
 8002c50:	08002cef 	.word	0x08002cef
 8002c54:	08002cef 	.word	0x08002cef
 8002c58:	08002cef 	.word	0x08002cef
 8002c5c:	08002cef 	.word	0x08002cef
 8002c60:	08002cef 	.word	0x08002cef
 8002c64:	08002cef 	.word	0x08002cef
 8002c68:	08002cef 	.word	0x08002cef
 8002c6c:	08002cef 	.word	0x08002cef
 8002c70:	08002cef 	.word	0x08002cef
 8002c74:	08002cef 	.word	0x08002cef
 8002c78:	08002cef 	.word	0x08002cef
 8002c7c:	08002cef 	.word	0x08002cef
 8002c80:	08002cef 	.word	0x08002cef
 8002c84:	08002c9d 	.word	0x08002c9d
 8002c88:	08002cb1 	.word	0x08002cb1
 8002c8c:	4a79      	ldr	r2, [pc, #484]	; (8002e74 <HAL_GPIO_Init+0x2b4>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d013      	beq.n	8002cba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c92:	e02c      	b.n	8002cee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	623b      	str	r3, [r7, #32]
          break;
 8002c9a:	e029      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	3304      	adds	r3, #4
 8002ca2:	623b      	str	r3, [r7, #32]
          break;
 8002ca4:	e024      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	3308      	adds	r3, #8
 8002cac:	623b      	str	r3, [r7, #32]
          break;
 8002cae:	e01f      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	330c      	adds	r3, #12
 8002cb6:	623b      	str	r3, [r7, #32]
          break;
 8002cb8:	e01a      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d102      	bne.n	8002cc8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002cc2:	2304      	movs	r3, #4
 8002cc4:	623b      	str	r3, [r7, #32]
          break;
 8002cc6:	e013      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d105      	bne.n	8002cdc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002cd0:	2308      	movs	r3, #8
 8002cd2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	69fa      	ldr	r2, [r7, #28]
 8002cd8:	611a      	str	r2, [r3, #16]
          break;
 8002cda:	e009      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002cdc:	2308      	movs	r3, #8
 8002cde:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	69fa      	ldr	r2, [r7, #28]
 8002ce4:	615a      	str	r2, [r3, #20]
          break;
 8002ce6:	e003      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	623b      	str	r3, [r7, #32]
          break;
 8002cec:	e000      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
          break;
 8002cee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	2bff      	cmp	r3, #255	; 0xff
 8002cf4:	d801      	bhi.n	8002cfa <HAL_GPIO_Init+0x13a>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	e001      	b.n	8002cfe <HAL_GPIO_Init+0x13e>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	3304      	adds	r3, #4
 8002cfe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	2bff      	cmp	r3, #255	; 0xff
 8002d04:	d802      	bhi.n	8002d0c <HAL_GPIO_Init+0x14c>
 8002d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	e002      	b.n	8002d12 <HAL_GPIO_Init+0x152>
 8002d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0e:	3b08      	subs	r3, #8
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	210f      	movs	r1, #15
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d20:	43db      	mvns	r3, r3
 8002d22:	401a      	ands	r2, r3
 8002d24:	6a39      	ldr	r1, [r7, #32]
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2c:	431a      	orrs	r2, r3
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f000 80b1 	beq.w	8002ea2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002d40:	4b4d      	ldr	r3, [pc, #308]	; (8002e78 <HAL_GPIO_Init+0x2b8>)
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	4a4c      	ldr	r2, [pc, #304]	; (8002e78 <HAL_GPIO_Init+0x2b8>)
 8002d46:	f043 0301 	orr.w	r3, r3, #1
 8002d4a:	6193      	str	r3, [r2, #24]
 8002d4c:	4b4a      	ldr	r3, [pc, #296]	; (8002e78 <HAL_GPIO_Init+0x2b8>)
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	60bb      	str	r3, [r7, #8]
 8002d56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d58:	4a48      	ldr	r2, [pc, #288]	; (8002e7c <HAL_GPIO_Init+0x2bc>)
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5c:	089b      	lsrs	r3, r3, #2
 8002d5e:	3302      	adds	r3, #2
 8002d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d68:	f003 0303 	and.w	r3, r3, #3
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	220f      	movs	r2, #15
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	43db      	mvns	r3, r3
 8002d76:	68fa      	ldr	r2, [r7, #12]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a40      	ldr	r2, [pc, #256]	; (8002e80 <HAL_GPIO_Init+0x2c0>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d013      	beq.n	8002dac <HAL_GPIO_Init+0x1ec>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a3f      	ldr	r2, [pc, #252]	; (8002e84 <HAL_GPIO_Init+0x2c4>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d00d      	beq.n	8002da8 <HAL_GPIO_Init+0x1e8>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	4a3e      	ldr	r2, [pc, #248]	; (8002e88 <HAL_GPIO_Init+0x2c8>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d007      	beq.n	8002da4 <HAL_GPIO_Init+0x1e4>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	4a3d      	ldr	r2, [pc, #244]	; (8002e8c <HAL_GPIO_Init+0x2cc>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d101      	bne.n	8002da0 <HAL_GPIO_Init+0x1e0>
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e006      	b.n	8002dae <HAL_GPIO_Init+0x1ee>
 8002da0:	2304      	movs	r3, #4
 8002da2:	e004      	b.n	8002dae <HAL_GPIO_Init+0x1ee>
 8002da4:	2302      	movs	r3, #2
 8002da6:	e002      	b.n	8002dae <HAL_GPIO_Init+0x1ee>
 8002da8:	2301      	movs	r3, #1
 8002daa:	e000      	b.n	8002dae <HAL_GPIO_Init+0x1ee>
 8002dac:	2300      	movs	r3, #0
 8002dae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002db0:	f002 0203 	and.w	r2, r2, #3
 8002db4:	0092      	lsls	r2, r2, #2
 8002db6:	4093      	lsls	r3, r2
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002dbe:	492f      	ldr	r1, [pc, #188]	; (8002e7c <HAL_GPIO_Init+0x2bc>)
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc2:	089b      	lsrs	r3, r3, #2
 8002dc4:	3302      	adds	r3, #2
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d006      	beq.n	8002de6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002dd8:	4b2d      	ldr	r3, [pc, #180]	; (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	492c      	ldr	r1, [pc, #176]	; (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	608b      	str	r3, [r1, #8]
 8002de4:	e006      	b.n	8002df4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002de6:	4b2a      	ldr	r3, [pc, #168]	; (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	43db      	mvns	r3, r3
 8002dee:	4928      	ldr	r1, [pc, #160]	; (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002df0:	4013      	ands	r3, r2
 8002df2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d006      	beq.n	8002e0e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002e00:	4b23      	ldr	r3, [pc, #140]	; (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e02:	68da      	ldr	r2, [r3, #12]
 8002e04:	4922      	ldr	r1, [pc, #136]	; (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e06:	69bb      	ldr	r3, [r7, #24]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	60cb      	str	r3, [r1, #12]
 8002e0c:	e006      	b.n	8002e1c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002e0e:	4b20      	ldr	r3, [pc, #128]	; (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e10:	68da      	ldr	r2, [r3, #12]
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	43db      	mvns	r3, r3
 8002e16:	491e      	ldr	r1, [pc, #120]	; (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e18:	4013      	ands	r3, r2
 8002e1a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d006      	beq.n	8002e36 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002e28:	4b19      	ldr	r3, [pc, #100]	; (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e2a:	685a      	ldr	r2, [r3, #4]
 8002e2c:	4918      	ldr	r1, [pc, #96]	; (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e2e:	69bb      	ldr	r3, [r7, #24]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	604b      	str	r3, [r1, #4]
 8002e34:	e006      	b.n	8002e44 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e36:	4b16      	ldr	r3, [pc, #88]	; (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e38:	685a      	ldr	r2, [r3, #4]
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	4914      	ldr	r1, [pc, #80]	; (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e40:	4013      	ands	r3, r2
 8002e42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d021      	beq.n	8002e94 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e50:	4b0f      	ldr	r3, [pc, #60]	; (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	490e      	ldr	r1, [pc, #56]	; (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	600b      	str	r3, [r1, #0]
 8002e5c:	e021      	b.n	8002ea2 <HAL_GPIO_Init+0x2e2>
 8002e5e:	bf00      	nop
 8002e60:	10320000 	.word	0x10320000
 8002e64:	10310000 	.word	0x10310000
 8002e68:	10220000 	.word	0x10220000
 8002e6c:	10210000 	.word	0x10210000
 8002e70:	10120000 	.word	0x10120000
 8002e74:	10110000 	.word	0x10110000
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	40010000 	.word	0x40010000
 8002e80:	40010800 	.word	0x40010800
 8002e84:	40010c00 	.word	0x40010c00
 8002e88:	40011000 	.word	0x40011000
 8002e8c:	40011400 	.word	0x40011400
 8002e90:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e94:	4b0b      	ldr	r3, [pc, #44]	; (8002ec4 <HAL_GPIO_Init+0x304>)
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	4909      	ldr	r1, [pc, #36]	; (8002ec4 <HAL_GPIO_Init+0x304>)
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eae:	fa22 f303 	lsr.w	r3, r2, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	f47f ae8e 	bne.w	8002bd4 <HAL_GPIO_Init+0x14>
  }
}
 8002eb8:	bf00      	nop
 8002eba:	bf00      	nop
 8002ebc:	372c      	adds	r7, #44	; 0x2c
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bc80      	pop	{r7}
 8002ec2:	4770      	bx	lr
 8002ec4:	40010400 	.word	0x40010400

08002ec8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b085      	sub	sp, #20
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	689a      	ldr	r2, [r3, #8]
 8002ed8:	887b      	ldrh	r3, [r7, #2]
 8002eda:	4013      	ands	r3, r2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d002      	beq.n	8002ee6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	73fb      	strb	r3, [r7, #15]
 8002ee4:	e001      	b.n	8002eea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3714      	adds	r7, #20
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bc80      	pop	{r7}
 8002ef4:	4770      	bx	lr

08002ef6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	b083      	sub	sp, #12
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	6078      	str	r0, [r7, #4]
 8002efe:	460b      	mov	r3, r1
 8002f00:	807b      	strh	r3, [r7, #2]
 8002f02:	4613      	mov	r3, r2
 8002f04:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f06:	787b      	ldrb	r3, [r7, #1]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d003      	beq.n	8002f14 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f0c:	887a      	ldrh	r2, [r7, #2]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002f12:	e003      	b.n	8002f1c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f14:	887b      	ldrh	r3, [r7, #2]
 8002f16:	041a      	lsls	r2, r3, #16
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	611a      	str	r2, [r3, #16]
}
 8002f1c:	bf00      	nop
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bc80      	pop	{r7}
 8002f24:	4770      	bx	lr
	...

08002f28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d101      	bne.n	8002f3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e12b      	b.n	8003192 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d106      	bne.n	8002f54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f7ff f940 	bl	80021d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2224      	movs	r2, #36	; 0x24
 8002f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 0201 	bic.w	r2, r2, #1
 8002f6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f8c:	f001 fbc8 	bl	8004720 <HAL_RCC_GetPCLK1Freq>
 8002f90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	4a81      	ldr	r2, [pc, #516]	; (800319c <HAL_I2C_Init+0x274>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d807      	bhi.n	8002fac <HAL_I2C_Init+0x84>
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	4a80      	ldr	r2, [pc, #512]	; (80031a0 <HAL_I2C_Init+0x278>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	bf94      	ite	ls
 8002fa4:	2301      	movls	r3, #1
 8002fa6:	2300      	movhi	r3, #0
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	e006      	b.n	8002fba <HAL_I2C_Init+0x92>
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	4a7d      	ldr	r2, [pc, #500]	; (80031a4 <HAL_I2C_Init+0x27c>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	bf94      	ite	ls
 8002fb4:	2301      	movls	r3, #1
 8002fb6:	2300      	movhi	r3, #0
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e0e7      	b.n	8003192 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	4a78      	ldr	r2, [pc, #480]	; (80031a8 <HAL_I2C_Init+0x280>)
 8002fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fca:	0c9b      	lsrs	r3, r3, #18
 8002fcc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68ba      	ldr	r2, [r7, #8]
 8002fde:	430a      	orrs	r2, r1
 8002fe0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	4a6a      	ldr	r2, [pc, #424]	; (800319c <HAL_I2C_Init+0x274>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d802      	bhi.n	8002ffc <HAL_I2C_Init+0xd4>
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	e009      	b.n	8003010 <HAL_I2C_Init+0xe8>
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003002:	fb02 f303 	mul.w	r3, r2, r3
 8003006:	4a69      	ldr	r2, [pc, #420]	; (80031ac <HAL_I2C_Init+0x284>)
 8003008:	fba2 2303 	umull	r2, r3, r2, r3
 800300c:	099b      	lsrs	r3, r3, #6
 800300e:	3301      	adds	r3, #1
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	6812      	ldr	r2, [r2, #0]
 8003014:	430b      	orrs	r3, r1
 8003016:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	69db      	ldr	r3, [r3, #28]
 800301e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003022:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	495c      	ldr	r1, [pc, #368]	; (800319c <HAL_I2C_Init+0x274>)
 800302c:	428b      	cmp	r3, r1
 800302e:	d819      	bhi.n	8003064 <HAL_I2C_Init+0x13c>
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	1e59      	subs	r1, r3, #1
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	fbb1 f3f3 	udiv	r3, r1, r3
 800303e:	1c59      	adds	r1, r3, #1
 8003040:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003044:	400b      	ands	r3, r1
 8003046:	2b00      	cmp	r3, #0
 8003048:	d00a      	beq.n	8003060 <HAL_I2C_Init+0x138>
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	1e59      	subs	r1, r3, #1
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	fbb1 f3f3 	udiv	r3, r1, r3
 8003058:	3301      	adds	r3, #1
 800305a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800305e:	e051      	b.n	8003104 <HAL_I2C_Init+0x1dc>
 8003060:	2304      	movs	r3, #4
 8003062:	e04f      	b.n	8003104 <HAL_I2C_Init+0x1dc>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d111      	bne.n	8003090 <HAL_I2C_Init+0x168>
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	1e58      	subs	r0, r3, #1
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6859      	ldr	r1, [r3, #4]
 8003074:	460b      	mov	r3, r1
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	440b      	add	r3, r1
 800307a:	fbb0 f3f3 	udiv	r3, r0, r3
 800307e:	3301      	adds	r3, #1
 8003080:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003084:	2b00      	cmp	r3, #0
 8003086:	bf0c      	ite	eq
 8003088:	2301      	moveq	r3, #1
 800308a:	2300      	movne	r3, #0
 800308c:	b2db      	uxtb	r3, r3
 800308e:	e012      	b.n	80030b6 <HAL_I2C_Init+0x18e>
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	1e58      	subs	r0, r3, #1
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6859      	ldr	r1, [r3, #4]
 8003098:	460b      	mov	r3, r1
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	440b      	add	r3, r1
 800309e:	0099      	lsls	r1, r3, #2
 80030a0:	440b      	add	r3, r1
 80030a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80030a6:	3301      	adds	r3, #1
 80030a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	bf0c      	ite	eq
 80030b0:	2301      	moveq	r3, #1
 80030b2:	2300      	movne	r3, #0
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <HAL_I2C_Init+0x196>
 80030ba:	2301      	movs	r3, #1
 80030bc:	e022      	b.n	8003104 <HAL_I2C_Init+0x1dc>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10e      	bne.n	80030e4 <HAL_I2C_Init+0x1bc>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	1e58      	subs	r0, r3, #1
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6859      	ldr	r1, [r3, #4]
 80030ce:	460b      	mov	r3, r1
 80030d0:	005b      	lsls	r3, r3, #1
 80030d2:	440b      	add	r3, r1
 80030d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80030d8:	3301      	adds	r3, #1
 80030da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030e2:	e00f      	b.n	8003104 <HAL_I2C_Init+0x1dc>
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	1e58      	subs	r0, r3, #1
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6859      	ldr	r1, [r3, #4]
 80030ec:	460b      	mov	r3, r1
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	440b      	add	r3, r1
 80030f2:	0099      	lsls	r1, r3, #2
 80030f4:	440b      	add	r3, r1
 80030f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80030fa:	3301      	adds	r3, #1
 80030fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003100:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003104:	6879      	ldr	r1, [r7, #4]
 8003106:	6809      	ldr	r1, [r1, #0]
 8003108:	4313      	orrs	r3, r2
 800310a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	69da      	ldr	r2, [r3, #28]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a1b      	ldr	r3, [r3, #32]
 800311e:	431a      	orrs	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	430a      	orrs	r2, r1
 8003126:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003132:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	6911      	ldr	r1, [r2, #16]
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	68d2      	ldr	r2, [r2, #12]
 800313e:	4311      	orrs	r1, r2
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	6812      	ldr	r2, [r2, #0]
 8003144:	430b      	orrs	r3, r1
 8003146:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	695a      	ldr	r2, [r3, #20]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	431a      	orrs	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	430a      	orrs	r2, r1
 8003162:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f042 0201 	orr.w	r2, r2, #1
 8003172:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2220      	movs	r2, #32
 800317e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	000186a0 	.word	0x000186a0
 80031a0:	001e847f 	.word	0x001e847f
 80031a4:	003d08ff 	.word	0x003d08ff
 80031a8:	431bde83 	.word	0x431bde83
 80031ac:	10624dd3 	.word	0x10624dd3

080031b0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b088      	sub	sp, #32
 80031b4:	af02      	add	r7, sp, #8
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	607a      	str	r2, [r7, #4]
 80031ba:	461a      	mov	r2, r3
 80031bc:	460b      	mov	r3, r1
 80031be:	817b      	strh	r3, [r7, #10]
 80031c0:	4613      	mov	r3, r2
 80031c2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80031c4:	f7ff f9dc 	bl	8002580 <HAL_GetTick>
 80031c8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b20      	cmp	r3, #32
 80031d4:	f040 80e0 	bne.w	8003398 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	2319      	movs	r3, #25
 80031de:	2201      	movs	r2, #1
 80031e0:	4970      	ldr	r1, [pc, #448]	; (80033a4 <HAL_I2C_Master_Transmit+0x1f4>)
 80031e2:	68f8      	ldr	r0, [r7, #12]
 80031e4:	f000 fc9e 	bl	8003b24 <I2C_WaitOnFlagUntilTimeout>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80031ee:	2302      	movs	r3, #2
 80031f0:	e0d3      	b.n	800339a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d101      	bne.n	8003200 <HAL_I2C_Master_Transmit+0x50>
 80031fc:	2302      	movs	r3, #2
 80031fe:	e0cc      	b.n	800339a <HAL_I2C_Master_Transmit+0x1ea>
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0301 	and.w	r3, r3, #1
 8003212:	2b01      	cmp	r3, #1
 8003214:	d007      	beq.n	8003226 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f042 0201 	orr.w	r2, r2, #1
 8003224:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003234:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2221      	movs	r2, #33	; 0x21
 800323a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2210      	movs	r2, #16
 8003242:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2200      	movs	r2, #0
 800324a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	893a      	ldrh	r2, [r7, #8]
 8003256:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800325c:	b29a      	uxth	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	4a50      	ldr	r2, [pc, #320]	; (80033a8 <HAL_I2C_Master_Transmit+0x1f8>)
 8003266:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003268:	8979      	ldrh	r1, [r7, #10]
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	6a3a      	ldr	r2, [r7, #32]
 800326e:	68f8      	ldr	r0, [r7, #12]
 8003270:	f000 fb08 	bl	8003884 <I2C_MasterRequestWrite>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d001      	beq.n	800327e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e08d      	b.n	800339a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800327e:	2300      	movs	r3, #0
 8003280:	613b      	str	r3, [r7, #16]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	695b      	ldr	r3, [r3, #20]
 8003288:	613b      	str	r3, [r7, #16]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	699b      	ldr	r3, [r3, #24]
 8003290:	613b      	str	r3, [r7, #16]
 8003292:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003294:	e066      	b.n	8003364 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003296:	697a      	ldr	r2, [r7, #20]
 8003298:	6a39      	ldr	r1, [r7, #32]
 800329a:	68f8      	ldr	r0, [r7, #12]
 800329c:	f000 fd5c 	bl	8003d58 <I2C_WaitOnTXEFlagUntilTimeout>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00d      	beq.n	80032c2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032aa:	2b04      	cmp	r3, #4
 80032ac:	d107      	bne.n	80032be <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e06b      	b.n	800339a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c6:	781a      	ldrb	r2, [r3, #0]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d2:	1c5a      	adds	r2, r3, #1
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032dc:	b29b      	uxth	r3, r3
 80032de:	3b01      	subs	r3, #1
 80032e0:	b29a      	uxth	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ea:	3b01      	subs	r3, #1
 80032ec:	b29a      	uxth	r2, r3
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	695b      	ldr	r3, [r3, #20]
 80032f8:	f003 0304 	and.w	r3, r3, #4
 80032fc:	2b04      	cmp	r3, #4
 80032fe:	d11b      	bne.n	8003338 <HAL_I2C_Master_Transmit+0x188>
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003304:	2b00      	cmp	r3, #0
 8003306:	d017      	beq.n	8003338 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330c:	781a      	ldrb	r2, [r3, #0]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003318:	1c5a      	adds	r2, r3, #1
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003322:	b29b      	uxth	r3, r3
 8003324:	3b01      	subs	r3, #1
 8003326:	b29a      	uxth	r2, r3
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003330:	3b01      	subs	r3, #1
 8003332:	b29a      	uxth	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	6a39      	ldr	r1, [r7, #32]
 800333c:	68f8      	ldr	r0, [r7, #12]
 800333e:	f000 fd53 	bl	8003de8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d00d      	beq.n	8003364 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334c:	2b04      	cmp	r3, #4
 800334e:	d107      	bne.n	8003360 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800335e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e01a      	b.n	800339a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003368:	2b00      	cmp	r3, #0
 800336a:	d194      	bne.n	8003296 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800337a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2220      	movs	r2, #32
 8003380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003394:	2300      	movs	r3, #0
 8003396:	e000      	b.n	800339a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003398:	2302      	movs	r3, #2
  }
}
 800339a:	4618      	mov	r0, r3
 800339c:	3718      	adds	r7, #24
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	00100002 	.word	0x00100002
 80033a8:	ffff0000 	.word	0xffff0000

080033ac <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b08c      	sub	sp, #48	; 0x30
 80033b0:	af02      	add	r7, sp, #8
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	607a      	str	r2, [r7, #4]
 80033b6:	461a      	mov	r2, r3
 80033b8:	460b      	mov	r3, r1
 80033ba:	817b      	strh	r3, [r7, #10]
 80033bc:	4613      	mov	r3, r2
 80033be:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80033c0:	2300      	movs	r3, #0
 80033c2:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033c4:	f7ff f8dc 	bl	8002580 <HAL_GetTick>
 80033c8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b20      	cmp	r3, #32
 80033d4:	f040 824b 	bne.w	800386e <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033da:	9300      	str	r3, [sp, #0]
 80033dc:	2319      	movs	r3, #25
 80033de:	2201      	movs	r2, #1
 80033e0:	497f      	ldr	r1, [pc, #508]	; (80035e0 <HAL_I2C_Master_Receive+0x234>)
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f000 fb9e 	bl	8003b24 <I2C_WaitOnFlagUntilTimeout>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80033ee:	2302      	movs	r3, #2
 80033f0:	e23e      	b.n	8003870 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d101      	bne.n	8003400 <HAL_I2C_Master_Receive+0x54>
 80033fc:	2302      	movs	r3, #2
 80033fe:	e237      	b.n	8003870 <HAL_I2C_Master_Receive+0x4c4>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	2b01      	cmp	r3, #1
 8003414:	d007      	beq.n	8003426 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f042 0201 	orr.w	r2, r2, #1
 8003424:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003434:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2222      	movs	r2, #34	; 0x22
 800343a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2210      	movs	r2, #16
 8003442:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2200      	movs	r2, #0
 800344a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	893a      	ldrh	r2, [r7, #8]
 8003456:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800345c:	b29a      	uxth	r2, r3
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	4a5f      	ldr	r2, [pc, #380]	; (80035e4 <HAL_I2C_Master_Receive+0x238>)
 8003466:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003468:	8979      	ldrh	r1, [r7, #10]
 800346a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800346c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f000 fa8a 	bl	8003988 <I2C_MasterRequestRead>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e1f8      	b.n	8003870 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003482:	2b00      	cmp	r3, #0
 8003484:	d113      	bne.n	80034ae <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003486:	2300      	movs	r3, #0
 8003488:	61fb      	str	r3, [r7, #28]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	695b      	ldr	r3, [r3, #20]
 8003490:	61fb      	str	r3, [r7, #28]
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	699b      	ldr	r3, [r3, #24]
 8003498:	61fb      	str	r3, [r7, #28]
 800349a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034aa:	601a      	str	r2, [r3, #0]
 80034ac:	e1cc      	b.n	8003848 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d11e      	bne.n	80034f4 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034c4:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80034c6:	b672      	cpsid	i
}
 80034c8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034ca:	2300      	movs	r3, #0
 80034cc:	61bb      	str	r3, [r7, #24]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	695b      	ldr	r3, [r3, #20]
 80034d4:	61bb      	str	r3, [r7, #24]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	61bb      	str	r3, [r7, #24]
 80034de:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034ee:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80034f0:	b662      	cpsie	i
}
 80034f2:	e035      	b.n	8003560 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d11e      	bne.n	800353a <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800350a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800350c:	b672      	cpsid	i
}
 800350e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003510:	2300      	movs	r3, #0
 8003512:	617b      	str	r3, [r7, #20]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	617b      	str	r3, [r7, #20]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	617b      	str	r3, [r7, #20]
 8003524:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003534:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003536:	b662      	cpsie	i
}
 8003538:	e012      	b.n	8003560 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003548:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800354a:	2300      	movs	r3, #0
 800354c:	613b      	str	r3, [r7, #16]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	695b      	ldr	r3, [r3, #20]
 8003554:	613b      	str	r3, [r7, #16]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	613b      	str	r3, [r7, #16]
 800355e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003560:	e172      	b.n	8003848 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003566:	2b03      	cmp	r3, #3
 8003568:	f200 811f 	bhi.w	80037aa <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003570:	2b01      	cmp	r3, #1
 8003572:	d123      	bne.n	80035bc <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003574:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003576:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	f000 fc7d 	bl	8003e78 <I2C_WaitOnRXNEFlagUntilTimeout>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d001      	beq.n	8003588 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e173      	b.n	8003870 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	691a      	ldr	r2, [r3, #16]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003592:	b2d2      	uxtb	r2, r2
 8003594:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359a:	1c5a      	adds	r2, r3, #1
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035a4:	3b01      	subs	r3, #1
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	3b01      	subs	r3, #1
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035ba:	e145      	b.n	8003848 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d152      	bne.n	800366a <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c6:	9300      	str	r3, [sp, #0]
 80035c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ca:	2200      	movs	r2, #0
 80035cc:	4906      	ldr	r1, [pc, #24]	; (80035e8 <HAL_I2C_Master_Receive+0x23c>)
 80035ce:	68f8      	ldr	r0, [r7, #12]
 80035d0:	f000 faa8 	bl	8003b24 <I2C_WaitOnFlagUntilTimeout>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d008      	beq.n	80035ec <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e148      	b.n	8003870 <HAL_I2C_Master_Receive+0x4c4>
 80035de:	bf00      	nop
 80035e0:	00100002 	.word	0x00100002
 80035e4:	ffff0000 	.word	0xffff0000
 80035e8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80035ec:	b672      	cpsid	i
}
 80035ee:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	691a      	ldr	r2, [r3, #16]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360a:	b2d2      	uxtb	r2, r2
 800360c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003612:	1c5a      	adds	r2, r3, #1
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800361c:	3b01      	subs	r3, #1
 800361e:	b29a      	uxth	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003628:	b29b      	uxth	r3, r3
 800362a:	3b01      	subs	r3, #1
 800362c:	b29a      	uxth	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003632:	b662      	cpsie	i
}
 8003634:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	691a      	ldr	r2, [r3, #16]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	b2d2      	uxtb	r2, r2
 8003642:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003648:	1c5a      	adds	r2, r3, #1
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003652:	3b01      	subs	r3, #1
 8003654:	b29a      	uxth	r2, r3
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800365e:	b29b      	uxth	r3, r3
 8003660:	3b01      	subs	r3, #1
 8003662:	b29a      	uxth	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003668:	e0ee      	b.n	8003848 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800366a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366c:	9300      	str	r3, [sp, #0]
 800366e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003670:	2200      	movs	r2, #0
 8003672:	4981      	ldr	r1, [pc, #516]	; (8003878 <HAL_I2C_Master_Receive+0x4cc>)
 8003674:	68f8      	ldr	r0, [r7, #12]
 8003676:	f000 fa55 	bl	8003b24 <I2C_WaitOnFlagUntilTimeout>
 800367a:	4603      	mov	r3, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d001      	beq.n	8003684 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e0f5      	b.n	8003870 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003692:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003694:	b672      	cpsid	i
}
 8003696:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	691a      	ldr	r2, [r3, #16]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a2:	b2d2      	uxtb	r2, r2
 80036a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036aa:	1c5a      	adds	r2, r3, #1
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036b4:	3b01      	subs	r3, #1
 80036b6:	b29a      	uxth	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	3b01      	subs	r3, #1
 80036c4:	b29a      	uxth	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80036ca:	4b6c      	ldr	r3, [pc, #432]	; (800387c <HAL_I2C_Master_Receive+0x4d0>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	08db      	lsrs	r3, r3, #3
 80036d0:	4a6b      	ldr	r2, [pc, #428]	; (8003880 <HAL_I2C_Master_Receive+0x4d4>)
 80036d2:	fba2 2303 	umull	r2, r3, r2, r3
 80036d6:	0a1a      	lsrs	r2, r3, #8
 80036d8:	4613      	mov	r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	4413      	add	r3, r2
 80036de:	00da      	lsls	r2, r3, #3
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80036e4:	6a3b      	ldr	r3, [r7, #32]
 80036e6:	3b01      	subs	r3, #1
 80036e8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80036ea:	6a3b      	ldr	r3, [r7, #32]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d118      	bne.n	8003722 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2200      	movs	r2, #0
 80036f4:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2220      	movs	r2, #32
 80036fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370a:	f043 0220 	orr.w	r2, r3, #32
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003712:	b662      	cpsie	i
}
 8003714:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e0a6      	b.n	8003870 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	695b      	ldr	r3, [r3, #20]
 8003728:	f003 0304 	and.w	r3, r3, #4
 800372c:	2b04      	cmp	r3, #4
 800372e:	d1d9      	bne.n	80036e4 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800373e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	691a      	ldr	r2, [r3, #16]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374a:	b2d2      	uxtb	r2, r2
 800374c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003752:	1c5a      	adds	r2, r3, #1
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800375c:	3b01      	subs	r3, #1
 800375e:	b29a      	uxth	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003768:	b29b      	uxth	r3, r3
 800376a:	3b01      	subs	r3, #1
 800376c:	b29a      	uxth	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003772:	b662      	cpsie	i
}
 8003774:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	691a      	ldr	r2, [r3, #16]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003780:	b2d2      	uxtb	r2, r2
 8003782:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003788:	1c5a      	adds	r2, r3, #1
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003792:	3b01      	subs	r3, #1
 8003794:	b29a      	uxth	r2, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800379e:	b29b      	uxth	r3, r3
 80037a0:	3b01      	subs	r3, #1
 80037a2:	b29a      	uxth	r2, r3
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037a8:	e04e      	b.n	8003848 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80037ae:	68f8      	ldr	r0, [r7, #12]
 80037b0:	f000 fb62 	bl	8003e78 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d001      	beq.n	80037be <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e058      	b.n	8003870 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	691a      	ldr	r2, [r3, #16]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c8:	b2d2      	uxtb	r2, r2
 80037ca:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d0:	1c5a      	adds	r2, r3, #1
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037da:	3b01      	subs	r3, #1
 80037dc:	b29a      	uxth	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	3b01      	subs	r3, #1
 80037ea:	b29a      	uxth	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	f003 0304 	and.w	r3, r3, #4
 80037fa:	2b04      	cmp	r3, #4
 80037fc:	d124      	bne.n	8003848 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003802:	2b03      	cmp	r3, #3
 8003804:	d107      	bne.n	8003816 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003814:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	691a      	ldr	r2, [r3, #16]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003820:	b2d2      	uxtb	r2, r2
 8003822:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003828:	1c5a      	adds	r2, r3, #1
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003832:	3b01      	subs	r3, #1
 8003834:	b29a      	uxth	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800383e:	b29b      	uxth	r3, r3
 8003840:	3b01      	subs	r3, #1
 8003842:	b29a      	uxth	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800384c:	2b00      	cmp	r3, #0
 800384e:	f47f ae88 	bne.w	8003562 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2220      	movs	r2, #32
 8003856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800386a:	2300      	movs	r3, #0
 800386c:	e000      	b.n	8003870 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 800386e:	2302      	movs	r3, #2
  }
}
 8003870:	4618      	mov	r0, r3
 8003872:	3728      	adds	r7, #40	; 0x28
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}
 8003878:	00010004 	.word	0x00010004
 800387c:	20000004 	.word	0x20000004
 8003880:	14f8b589 	.word	0x14f8b589

08003884 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b088      	sub	sp, #32
 8003888:	af02      	add	r7, sp, #8
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	607a      	str	r2, [r7, #4]
 800388e:	603b      	str	r3, [r7, #0]
 8003890:	460b      	mov	r3, r1
 8003892:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003898:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	2b08      	cmp	r3, #8
 800389e:	d006      	beq.n	80038ae <I2C_MasterRequestWrite+0x2a>
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d003      	beq.n	80038ae <I2C_MasterRequestWrite+0x2a>
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80038ac:	d108      	bne.n	80038c0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038bc:	601a      	str	r2, [r3, #0]
 80038be:	e00b      	b.n	80038d8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c4:	2b12      	cmp	r3, #18
 80038c6:	d107      	bne.n	80038d8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038d6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	9300      	str	r3, [sp, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80038e4:	68f8      	ldr	r0, [r7, #12]
 80038e6:	f000 f91d 	bl	8003b24 <I2C_WaitOnFlagUntilTimeout>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d00d      	beq.n	800390c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038fe:	d103      	bne.n	8003908 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003906:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e035      	b.n	8003978 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	691b      	ldr	r3, [r3, #16]
 8003910:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003914:	d108      	bne.n	8003928 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003916:	897b      	ldrh	r3, [r7, #10]
 8003918:	b2db      	uxtb	r3, r3
 800391a:	461a      	mov	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003924:	611a      	str	r2, [r3, #16]
 8003926:	e01b      	b.n	8003960 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003928:	897b      	ldrh	r3, [r7, #10]
 800392a:	11db      	asrs	r3, r3, #7
 800392c:	b2db      	uxtb	r3, r3
 800392e:	f003 0306 	and.w	r3, r3, #6
 8003932:	b2db      	uxtb	r3, r3
 8003934:	f063 030f 	orn	r3, r3, #15
 8003938:	b2da      	uxtb	r2, r3
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	490e      	ldr	r1, [pc, #56]	; (8003980 <I2C_MasterRequestWrite+0xfc>)
 8003946:	68f8      	ldr	r0, [r7, #12]
 8003948:	f000 f966 	bl	8003c18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e010      	b.n	8003978 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003956:	897b      	ldrh	r3, [r7, #10]
 8003958:	b2da      	uxtb	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	4907      	ldr	r1, [pc, #28]	; (8003984 <I2C_MasterRequestWrite+0x100>)
 8003966:	68f8      	ldr	r0, [r7, #12]
 8003968:	f000 f956 	bl	8003c18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e000      	b.n	8003978 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	3718      	adds	r7, #24
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	00010008 	.word	0x00010008
 8003984:	00010002 	.word	0x00010002

08003988 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b088      	sub	sp, #32
 800398c:	af02      	add	r7, sp, #8
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	607a      	str	r2, [r7, #4]
 8003992:	603b      	str	r3, [r7, #0]
 8003994:	460b      	mov	r3, r1
 8003996:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800399c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80039ac:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	2b08      	cmp	r3, #8
 80039b2:	d006      	beq.n	80039c2 <I2C_MasterRequestRead+0x3a>
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d003      	beq.n	80039c2 <I2C_MasterRequestRead+0x3a>
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80039c0:	d108      	bne.n	80039d4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	e00b      	b.n	80039ec <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d8:	2b11      	cmp	r3, #17
 80039da:	d107      	bne.n	80039ec <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039ea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	9300      	str	r3, [sp, #0]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039f8:	68f8      	ldr	r0, [r7, #12]
 80039fa:	f000 f893 	bl	8003b24 <I2C_WaitOnFlagUntilTimeout>
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00d      	beq.n	8003a20 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a12:	d103      	bne.n	8003a1c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a1a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e079      	b.n	8003b14 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	691b      	ldr	r3, [r3, #16]
 8003a24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a28:	d108      	bne.n	8003a3c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003a2a:	897b      	ldrh	r3, [r7, #10]
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	f043 0301 	orr.w	r3, r3, #1
 8003a32:	b2da      	uxtb	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	611a      	str	r2, [r3, #16]
 8003a3a:	e05f      	b.n	8003afc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003a3c:	897b      	ldrh	r3, [r7, #10]
 8003a3e:	11db      	asrs	r3, r3, #7
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	f003 0306 	and.w	r3, r3, #6
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	f063 030f 	orn	r3, r3, #15
 8003a4c:	b2da      	uxtb	r2, r3
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	4930      	ldr	r1, [pc, #192]	; (8003b1c <I2C_MasterRequestRead+0x194>)
 8003a5a:	68f8      	ldr	r0, [r7, #12]
 8003a5c:	f000 f8dc 	bl	8003c18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d001      	beq.n	8003a6a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e054      	b.n	8003b14 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003a6a:	897b      	ldrh	r3, [r7, #10]
 8003a6c:	b2da      	uxtb	r2, r3
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	4929      	ldr	r1, [pc, #164]	; (8003b20 <I2C_MasterRequestRead+0x198>)
 8003a7a:	68f8      	ldr	r0, [r7, #12]
 8003a7c:	f000 f8cc 	bl	8003c18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d001      	beq.n	8003a8a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e044      	b.n	8003b14 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	613b      	str	r3, [r7, #16]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	695b      	ldr	r3, [r3, #20]
 8003a94:	613b      	str	r3, [r7, #16]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	613b      	str	r3, [r7, #16]
 8003a9e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003aae:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	9300      	str	r3, [sp, #0]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003abc:	68f8      	ldr	r0, [r7, #12]
 8003abe:	f000 f831 	bl	8003b24 <I2C_WaitOnFlagUntilTimeout>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d00d      	beq.n	8003ae4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ad2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ad6:	d103      	bne.n	8003ae0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ade:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e017      	b.n	8003b14 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003ae4:	897b      	ldrh	r3, [r7, #10]
 8003ae6:	11db      	asrs	r3, r3, #7
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	f003 0306 	and.w	r3, r3, #6
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	f063 030e 	orn	r3, r3, #14
 8003af4:	b2da      	uxtb	r2, r3
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	4907      	ldr	r1, [pc, #28]	; (8003b20 <I2C_MasterRequestRead+0x198>)
 8003b02:	68f8      	ldr	r0, [r7, #12]
 8003b04:	f000 f888 	bl	8003c18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e000      	b.n	8003b14 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003b12:	2300      	movs	r3, #0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3718      	adds	r7, #24
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	00010008 	.word	0x00010008
 8003b20:	00010002 	.word	0x00010002

08003b24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	60f8      	str	r0, [r7, #12]
 8003b2c:	60b9      	str	r1, [r7, #8]
 8003b2e:	603b      	str	r3, [r7, #0]
 8003b30:	4613      	mov	r3, r2
 8003b32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b34:	e048      	b.n	8003bc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b3c:	d044      	beq.n	8003bc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b3e:	f7fe fd1f 	bl	8002580 <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	683a      	ldr	r2, [r7, #0]
 8003b4a:	429a      	cmp	r2, r3
 8003b4c:	d302      	bcc.n	8003b54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d139      	bne.n	8003bc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	0c1b      	lsrs	r3, r3, #16
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d10d      	bne.n	8003b7a <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	43da      	mvns	r2, r3
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	4013      	ands	r3, r2
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	bf0c      	ite	eq
 8003b70:	2301      	moveq	r3, #1
 8003b72:	2300      	movne	r3, #0
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	461a      	mov	r2, r3
 8003b78:	e00c      	b.n	8003b94 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	43da      	mvns	r2, r3
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	4013      	ands	r3, r2
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	bf0c      	ite	eq
 8003b8c:	2301      	moveq	r3, #1
 8003b8e:	2300      	movne	r3, #0
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	461a      	mov	r2, r3
 8003b94:	79fb      	ldrb	r3, [r7, #7]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d116      	bne.n	8003bc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2220      	movs	r2, #32
 8003ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb4:	f043 0220 	orr.w	r2, r3, #32
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e023      	b.n	8003c10 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	0c1b      	lsrs	r3, r3, #16
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d10d      	bne.n	8003bee <I2C_WaitOnFlagUntilTimeout+0xca>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	695b      	ldr	r3, [r3, #20]
 8003bd8:	43da      	mvns	r2, r3
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	4013      	ands	r3, r2
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	bf0c      	ite	eq
 8003be4:	2301      	moveq	r3, #1
 8003be6:	2300      	movne	r3, #0
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	461a      	mov	r2, r3
 8003bec:	e00c      	b.n	8003c08 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	43da      	mvns	r2, r3
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	bf0c      	ite	eq
 8003c00:	2301      	moveq	r3, #1
 8003c02:	2300      	movne	r3, #0
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	461a      	mov	r2, r3
 8003c08:	79fb      	ldrb	r3, [r7, #7]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d093      	beq.n	8003b36 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3710      	adds	r7, #16
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}

08003c18 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b084      	sub	sp, #16
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	60f8      	str	r0, [r7, #12]
 8003c20:	60b9      	str	r1, [r7, #8]
 8003c22:	607a      	str	r2, [r7, #4]
 8003c24:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c26:	e071      	b.n	8003d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	695b      	ldr	r3, [r3, #20]
 8003c2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c36:	d123      	bne.n	8003c80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c46:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2220      	movs	r2, #32
 8003c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6c:	f043 0204 	orr.w	r2, r3, #4
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e067      	b.n	8003d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c86:	d041      	beq.n	8003d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c88:	f7fe fc7a 	bl	8002580 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d302      	bcc.n	8003c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d136      	bne.n	8003d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	0c1b      	lsrs	r3, r3, #16
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d10c      	bne.n	8003cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	695b      	ldr	r3, [r3, #20]
 8003cae:	43da      	mvns	r2, r3
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	bf14      	ite	ne
 8003cba:	2301      	movne	r3, #1
 8003cbc:	2300      	moveq	r3, #0
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	e00b      	b.n	8003cda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	699b      	ldr	r3, [r3, #24]
 8003cc8:	43da      	mvns	r2, r3
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	4013      	ands	r3, r2
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	bf14      	ite	ne
 8003cd4:	2301      	movne	r3, #1
 8003cd6:	2300      	moveq	r3, #0
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d016      	beq.n	8003d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2220      	movs	r2, #32
 8003ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf8:	f043 0220 	orr.w	r2, r3, #32
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e021      	b.n	8003d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	0c1b      	lsrs	r3, r3, #16
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d10c      	bne.n	8003d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	695b      	ldr	r3, [r3, #20]
 8003d1c:	43da      	mvns	r2, r3
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	4013      	ands	r3, r2
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	bf14      	ite	ne
 8003d28:	2301      	movne	r3, #1
 8003d2a:	2300      	moveq	r3, #0
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	e00b      	b.n	8003d48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	43da      	mvns	r2, r3
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	bf14      	ite	ne
 8003d42:	2301      	movne	r3, #1
 8003d44:	2300      	moveq	r3, #0
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	f47f af6d 	bne.w	8003c28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003d4e:	2300      	movs	r3, #0
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3710      	adds	r7, #16
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d64:	e034      	b.n	8003dd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f000 f8e3 	bl	8003f32 <I2C_IsAcknowledgeFailed>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e034      	b.n	8003de0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d7c:	d028      	beq.n	8003dd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d7e:	f7fe fbff 	bl	8002580 <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	68ba      	ldr	r2, [r7, #8]
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d302      	bcc.n	8003d94 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d11d      	bne.n	8003dd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d9e:	2b80      	cmp	r3, #128	; 0x80
 8003da0:	d016      	beq.n	8003dd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2200      	movs	r2, #0
 8003da6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2220      	movs	r2, #32
 8003dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dbc:	f043 0220 	orr.w	r2, r3, #32
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e007      	b.n	8003de0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dda:	2b80      	cmp	r3, #128	; 0x80
 8003ddc:	d1c3      	bne.n	8003d66 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003dde:	2300      	movs	r3, #0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3710      	adds	r7, #16
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003df4:	e034      	b.n	8003e60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003df6:	68f8      	ldr	r0, [r7, #12]
 8003df8:	f000 f89b 	bl	8003f32 <I2C_IsAcknowledgeFailed>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e034      	b.n	8003e70 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e0c:	d028      	beq.n	8003e60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e0e:	f7fe fbb7 	bl	8002580 <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	68ba      	ldr	r2, [r7, #8]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d302      	bcc.n	8003e24 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d11d      	bne.n	8003e60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	695b      	ldr	r3, [r3, #20]
 8003e2a:	f003 0304 	and.w	r3, r3, #4
 8003e2e:	2b04      	cmp	r3, #4
 8003e30:	d016      	beq.n	8003e60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2200      	movs	r2, #0
 8003e36:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2220      	movs	r2, #32
 8003e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2200      	movs	r2, #0
 8003e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e4c:	f043 0220 	orr.w	r2, r3, #32
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2200      	movs	r2, #0
 8003e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e007      	b.n	8003e70 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	f003 0304 	and.w	r3, r3, #4
 8003e6a:	2b04      	cmp	r3, #4
 8003e6c:	d1c3      	bne.n	8003df6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e84:	e049      	b.n	8003f1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	695b      	ldr	r3, [r3, #20]
 8003e8c:	f003 0310 	and.w	r3, r3, #16
 8003e90:	2b10      	cmp	r3, #16
 8003e92:	d119      	bne.n	8003ec8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f06f 0210 	mvn.w	r2, #16
 8003e9c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2220      	movs	r2, #32
 8003ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e030      	b.n	8003f2a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ec8:	f7fe fb5a 	bl	8002580 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	68ba      	ldr	r2, [r7, #8]
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d302      	bcc.n	8003ede <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d11d      	bne.n	8003f1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	695b      	ldr	r3, [r3, #20]
 8003ee4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ee8:	2b40      	cmp	r3, #64	; 0x40
 8003eea:	d016      	beq.n	8003f1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2220      	movs	r2, #32
 8003ef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f06:	f043 0220 	orr.w	r2, r3, #32
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e007      	b.n	8003f2a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	695b      	ldr	r3, [r3, #20]
 8003f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f24:	2b40      	cmp	r3, #64	; 0x40
 8003f26:	d1ae      	bne.n	8003e86 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3710      	adds	r7, #16
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f32:	b480      	push	{r7}
 8003f34:	b083      	sub	sp, #12
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	695b      	ldr	r3, [r3, #20]
 8003f40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f48:	d11b      	bne.n	8003f82 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f52:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2220      	movs	r2, #32
 8003f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6e:	f043 0204 	orr.w	r2, r3, #4
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e000      	b.n	8003f84 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f82:	2300      	movs	r3, #0
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bc80      	pop	{r7}
 8003f8c:	4770      	bx	lr
	...

08003f90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b086      	sub	sp, #24
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d101      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e26c      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f000 8087 	beq.w	80040be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fb0:	4b92      	ldr	r3, [pc, #584]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f003 030c 	and.w	r3, r3, #12
 8003fb8:	2b04      	cmp	r3, #4
 8003fba:	d00c      	beq.n	8003fd6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003fbc:	4b8f      	ldr	r3, [pc, #572]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f003 030c 	and.w	r3, r3, #12
 8003fc4:	2b08      	cmp	r3, #8
 8003fc6:	d112      	bne.n	8003fee <HAL_RCC_OscConfig+0x5e>
 8003fc8:	4b8c      	ldr	r3, [pc, #560]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fd4:	d10b      	bne.n	8003fee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fd6:	4b89      	ldr	r3, [pc, #548]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d06c      	beq.n	80040bc <HAL_RCC_OscConfig+0x12c>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d168      	bne.n	80040bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e246      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ff6:	d106      	bne.n	8004006 <HAL_RCC_OscConfig+0x76>
 8003ff8:	4b80      	ldr	r3, [pc, #512]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a7f      	ldr	r2, [pc, #508]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8003ffe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004002:	6013      	str	r3, [r2, #0]
 8004004:	e02e      	b.n	8004064 <HAL_RCC_OscConfig+0xd4>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d10c      	bne.n	8004028 <HAL_RCC_OscConfig+0x98>
 800400e:	4b7b      	ldr	r3, [pc, #492]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a7a      	ldr	r2, [pc, #488]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8004014:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004018:	6013      	str	r3, [r2, #0]
 800401a:	4b78      	ldr	r3, [pc, #480]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a77      	ldr	r2, [pc, #476]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8004020:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004024:	6013      	str	r3, [r2, #0]
 8004026:	e01d      	b.n	8004064 <HAL_RCC_OscConfig+0xd4>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004030:	d10c      	bne.n	800404c <HAL_RCC_OscConfig+0xbc>
 8004032:	4b72      	ldr	r3, [pc, #456]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a71      	ldr	r2, [pc, #452]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8004038:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800403c:	6013      	str	r3, [r2, #0]
 800403e:	4b6f      	ldr	r3, [pc, #444]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a6e      	ldr	r2, [pc, #440]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8004044:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004048:	6013      	str	r3, [r2, #0]
 800404a:	e00b      	b.n	8004064 <HAL_RCC_OscConfig+0xd4>
 800404c:	4b6b      	ldr	r3, [pc, #428]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a6a      	ldr	r2, [pc, #424]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8004052:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004056:	6013      	str	r3, [r2, #0]
 8004058:	4b68      	ldr	r3, [pc, #416]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a67      	ldr	r2, [pc, #412]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 800405e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004062:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d013      	beq.n	8004094 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800406c:	f7fe fa88 	bl	8002580 <HAL_GetTick>
 8004070:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004072:	e008      	b.n	8004086 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004074:	f7fe fa84 	bl	8002580 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	2b64      	cmp	r3, #100	; 0x64
 8004080:	d901      	bls.n	8004086 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e1fa      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004086:	4b5d      	ldr	r3, [pc, #372]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d0f0      	beq.n	8004074 <HAL_RCC_OscConfig+0xe4>
 8004092:	e014      	b.n	80040be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004094:	f7fe fa74 	bl	8002580 <HAL_GetTick>
 8004098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800409a:	e008      	b.n	80040ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800409c:	f7fe fa70 	bl	8002580 <HAL_GetTick>
 80040a0:	4602      	mov	r2, r0
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	2b64      	cmp	r3, #100	; 0x64
 80040a8:	d901      	bls.n	80040ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	e1e6      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040ae:	4b53      	ldr	r3, [pc, #332]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d1f0      	bne.n	800409c <HAL_RCC_OscConfig+0x10c>
 80040ba:	e000      	b.n	80040be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0302 	and.w	r3, r3, #2
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d063      	beq.n	8004192 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80040ca:	4b4c      	ldr	r3, [pc, #304]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f003 030c 	and.w	r3, r3, #12
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d00b      	beq.n	80040ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80040d6:	4b49      	ldr	r3, [pc, #292]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f003 030c 	and.w	r3, r3, #12
 80040de:	2b08      	cmp	r3, #8
 80040e0:	d11c      	bne.n	800411c <HAL_RCC_OscConfig+0x18c>
 80040e2:	4b46      	ldr	r3, [pc, #280]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d116      	bne.n	800411c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ee:	4b43      	ldr	r3, [pc, #268]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0302 	and.w	r3, r3, #2
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d005      	beq.n	8004106 <HAL_RCC_OscConfig+0x176>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d001      	beq.n	8004106 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e1ba      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004106:	4b3d      	ldr	r3, [pc, #244]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	00db      	lsls	r3, r3, #3
 8004114:	4939      	ldr	r1, [pc, #228]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8004116:	4313      	orrs	r3, r2
 8004118:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800411a:	e03a      	b.n	8004192 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	691b      	ldr	r3, [r3, #16]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d020      	beq.n	8004166 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004124:	4b36      	ldr	r3, [pc, #216]	; (8004200 <HAL_RCC_OscConfig+0x270>)
 8004126:	2201      	movs	r2, #1
 8004128:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800412a:	f7fe fa29 	bl	8002580 <HAL_GetTick>
 800412e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004130:	e008      	b.n	8004144 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004132:	f7fe fa25 	bl	8002580 <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	2b02      	cmp	r3, #2
 800413e:	d901      	bls.n	8004144 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e19b      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004144:	4b2d      	ldr	r3, [pc, #180]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0302 	and.w	r3, r3, #2
 800414c:	2b00      	cmp	r3, #0
 800414e:	d0f0      	beq.n	8004132 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004150:	4b2a      	ldr	r3, [pc, #168]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	695b      	ldr	r3, [r3, #20]
 800415c:	00db      	lsls	r3, r3, #3
 800415e:	4927      	ldr	r1, [pc, #156]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8004160:	4313      	orrs	r3, r2
 8004162:	600b      	str	r3, [r1, #0]
 8004164:	e015      	b.n	8004192 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004166:	4b26      	ldr	r3, [pc, #152]	; (8004200 <HAL_RCC_OscConfig+0x270>)
 8004168:	2200      	movs	r2, #0
 800416a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800416c:	f7fe fa08 	bl	8002580 <HAL_GetTick>
 8004170:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004172:	e008      	b.n	8004186 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004174:	f7fe fa04 	bl	8002580 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	2b02      	cmp	r3, #2
 8004180:	d901      	bls.n	8004186 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e17a      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004186:	4b1d      	ldr	r3, [pc, #116]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	2b00      	cmp	r3, #0
 8004190:	d1f0      	bne.n	8004174 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 0308 	and.w	r3, r3, #8
 800419a:	2b00      	cmp	r3, #0
 800419c:	d03a      	beq.n	8004214 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	699b      	ldr	r3, [r3, #24]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d019      	beq.n	80041da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041a6:	4b17      	ldr	r3, [pc, #92]	; (8004204 <HAL_RCC_OscConfig+0x274>)
 80041a8:	2201      	movs	r2, #1
 80041aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041ac:	f7fe f9e8 	bl	8002580 <HAL_GetTick>
 80041b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041b2:	e008      	b.n	80041c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041b4:	f7fe f9e4 	bl	8002580 <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d901      	bls.n	80041c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e15a      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041c6:	4b0d      	ldr	r3, [pc, #52]	; (80041fc <HAL_RCC_OscConfig+0x26c>)
 80041c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d0f0      	beq.n	80041b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80041d2:	2001      	movs	r0, #1
 80041d4:	f000 fafc 	bl	80047d0 <RCC_Delay>
 80041d8:	e01c      	b.n	8004214 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041da:	4b0a      	ldr	r3, [pc, #40]	; (8004204 <HAL_RCC_OscConfig+0x274>)
 80041dc:	2200      	movs	r2, #0
 80041de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041e0:	f7fe f9ce 	bl	8002580 <HAL_GetTick>
 80041e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041e6:	e00f      	b.n	8004208 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041e8:	f7fe f9ca 	bl	8002580 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d908      	bls.n	8004208 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e140      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
 80041fa:	bf00      	nop
 80041fc:	40021000 	.word	0x40021000
 8004200:	42420000 	.word	0x42420000
 8004204:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004208:	4b9e      	ldr	r3, [pc, #632]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 800420a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420c:	f003 0302 	and.w	r3, r3, #2
 8004210:	2b00      	cmp	r3, #0
 8004212:	d1e9      	bne.n	80041e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 0304 	and.w	r3, r3, #4
 800421c:	2b00      	cmp	r3, #0
 800421e:	f000 80a6 	beq.w	800436e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004222:	2300      	movs	r3, #0
 8004224:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004226:	4b97      	ldr	r3, [pc, #604]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 8004228:	69db      	ldr	r3, [r3, #28]
 800422a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800422e:	2b00      	cmp	r3, #0
 8004230:	d10d      	bne.n	800424e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004232:	4b94      	ldr	r3, [pc, #592]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 8004234:	69db      	ldr	r3, [r3, #28]
 8004236:	4a93      	ldr	r2, [pc, #588]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 8004238:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800423c:	61d3      	str	r3, [r2, #28]
 800423e:	4b91      	ldr	r3, [pc, #580]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 8004240:	69db      	ldr	r3, [r3, #28]
 8004242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004246:	60bb      	str	r3, [r7, #8]
 8004248:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800424a:	2301      	movs	r3, #1
 800424c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800424e:	4b8e      	ldr	r3, [pc, #568]	; (8004488 <HAL_RCC_OscConfig+0x4f8>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004256:	2b00      	cmp	r3, #0
 8004258:	d118      	bne.n	800428c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800425a:	4b8b      	ldr	r3, [pc, #556]	; (8004488 <HAL_RCC_OscConfig+0x4f8>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a8a      	ldr	r2, [pc, #552]	; (8004488 <HAL_RCC_OscConfig+0x4f8>)
 8004260:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004264:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004266:	f7fe f98b 	bl	8002580 <HAL_GetTick>
 800426a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800426c:	e008      	b.n	8004280 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800426e:	f7fe f987 	bl	8002580 <HAL_GetTick>
 8004272:	4602      	mov	r2, r0
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	1ad3      	subs	r3, r2, r3
 8004278:	2b64      	cmp	r3, #100	; 0x64
 800427a:	d901      	bls.n	8004280 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e0fd      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004280:	4b81      	ldr	r3, [pc, #516]	; (8004488 <HAL_RCC_OscConfig+0x4f8>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004288:	2b00      	cmp	r3, #0
 800428a:	d0f0      	beq.n	800426e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d106      	bne.n	80042a2 <HAL_RCC_OscConfig+0x312>
 8004294:	4b7b      	ldr	r3, [pc, #492]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 8004296:	6a1b      	ldr	r3, [r3, #32]
 8004298:	4a7a      	ldr	r2, [pc, #488]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 800429a:	f043 0301 	orr.w	r3, r3, #1
 800429e:	6213      	str	r3, [r2, #32]
 80042a0:	e02d      	b.n	80042fe <HAL_RCC_OscConfig+0x36e>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	68db      	ldr	r3, [r3, #12]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d10c      	bne.n	80042c4 <HAL_RCC_OscConfig+0x334>
 80042aa:	4b76      	ldr	r3, [pc, #472]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	4a75      	ldr	r2, [pc, #468]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80042b0:	f023 0301 	bic.w	r3, r3, #1
 80042b4:	6213      	str	r3, [r2, #32]
 80042b6:	4b73      	ldr	r3, [pc, #460]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	4a72      	ldr	r2, [pc, #456]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80042bc:	f023 0304 	bic.w	r3, r3, #4
 80042c0:	6213      	str	r3, [r2, #32]
 80042c2:	e01c      	b.n	80042fe <HAL_RCC_OscConfig+0x36e>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	2b05      	cmp	r3, #5
 80042ca:	d10c      	bne.n	80042e6 <HAL_RCC_OscConfig+0x356>
 80042cc:	4b6d      	ldr	r3, [pc, #436]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80042ce:	6a1b      	ldr	r3, [r3, #32]
 80042d0:	4a6c      	ldr	r2, [pc, #432]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80042d2:	f043 0304 	orr.w	r3, r3, #4
 80042d6:	6213      	str	r3, [r2, #32]
 80042d8:	4b6a      	ldr	r3, [pc, #424]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80042da:	6a1b      	ldr	r3, [r3, #32]
 80042dc:	4a69      	ldr	r2, [pc, #420]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80042de:	f043 0301 	orr.w	r3, r3, #1
 80042e2:	6213      	str	r3, [r2, #32]
 80042e4:	e00b      	b.n	80042fe <HAL_RCC_OscConfig+0x36e>
 80042e6:	4b67      	ldr	r3, [pc, #412]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	4a66      	ldr	r2, [pc, #408]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80042ec:	f023 0301 	bic.w	r3, r3, #1
 80042f0:	6213      	str	r3, [r2, #32]
 80042f2:	4b64      	ldr	r3, [pc, #400]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80042f4:	6a1b      	ldr	r3, [r3, #32]
 80042f6:	4a63      	ldr	r2, [pc, #396]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80042f8:	f023 0304 	bic.w	r3, r3, #4
 80042fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d015      	beq.n	8004332 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004306:	f7fe f93b 	bl	8002580 <HAL_GetTick>
 800430a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800430c:	e00a      	b.n	8004324 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800430e:	f7fe f937 	bl	8002580 <HAL_GetTick>
 8004312:	4602      	mov	r2, r0
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	1ad3      	subs	r3, r2, r3
 8004318:	f241 3288 	movw	r2, #5000	; 0x1388
 800431c:	4293      	cmp	r3, r2
 800431e:	d901      	bls.n	8004324 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004320:	2303      	movs	r3, #3
 8004322:	e0ab      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004324:	4b57      	ldr	r3, [pc, #348]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 8004326:	6a1b      	ldr	r3, [r3, #32]
 8004328:	f003 0302 	and.w	r3, r3, #2
 800432c:	2b00      	cmp	r3, #0
 800432e:	d0ee      	beq.n	800430e <HAL_RCC_OscConfig+0x37e>
 8004330:	e014      	b.n	800435c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004332:	f7fe f925 	bl	8002580 <HAL_GetTick>
 8004336:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004338:	e00a      	b.n	8004350 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800433a:	f7fe f921 	bl	8002580 <HAL_GetTick>
 800433e:	4602      	mov	r2, r0
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	f241 3288 	movw	r2, #5000	; 0x1388
 8004348:	4293      	cmp	r3, r2
 800434a:	d901      	bls.n	8004350 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800434c:	2303      	movs	r3, #3
 800434e:	e095      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004350:	4b4c      	ldr	r3, [pc, #304]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 8004352:	6a1b      	ldr	r3, [r3, #32]
 8004354:	f003 0302 	and.w	r3, r3, #2
 8004358:	2b00      	cmp	r3, #0
 800435a:	d1ee      	bne.n	800433a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800435c:	7dfb      	ldrb	r3, [r7, #23]
 800435e:	2b01      	cmp	r3, #1
 8004360:	d105      	bne.n	800436e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004362:	4b48      	ldr	r3, [pc, #288]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 8004364:	69db      	ldr	r3, [r3, #28]
 8004366:	4a47      	ldr	r2, [pc, #284]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 8004368:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800436c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	69db      	ldr	r3, [r3, #28]
 8004372:	2b00      	cmp	r3, #0
 8004374:	f000 8081 	beq.w	800447a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004378:	4b42      	ldr	r3, [pc, #264]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	f003 030c 	and.w	r3, r3, #12
 8004380:	2b08      	cmp	r3, #8
 8004382:	d061      	beq.n	8004448 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	69db      	ldr	r3, [r3, #28]
 8004388:	2b02      	cmp	r3, #2
 800438a:	d146      	bne.n	800441a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800438c:	4b3f      	ldr	r3, [pc, #252]	; (800448c <HAL_RCC_OscConfig+0x4fc>)
 800438e:	2200      	movs	r2, #0
 8004390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004392:	f7fe f8f5 	bl	8002580 <HAL_GetTick>
 8004396:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004398:	e008      	b.n	80043ac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800439a:	f7fe f8f1 	bl	8002580 <HAL_GetTick>
 800439e:	4602      	mov	r2, r0
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d901      	bls.n	80043ac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	e067      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043ac:	4b35      	ldr	r3, [pc, #212]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d1f0      	bne.n	800439a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6a1b      	ldr	r3, [r3, #32]
 80043bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043c0:	d108      	bne.n	80043d4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80043c2:	4b30      	ldr	r3, [pc, #192]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	492d      	ldr	r1, [pc, #180]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80043d0:	4313      	orrs	r3, r2
 80043d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043d4:	4b2b      	ldr	r3, [pc, #172]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a19      	ldr	r1, [r3, #32]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e4:	430b      	orrs	r3, r1
 80043e6:	4927      	ldr	r1, [pc, #156]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043ec:	4b27      	ldr	r3, [pc, #156]	; (800448c <HAL_RCC_OscConfig+0x4fc>)
 80043ee:	2201      	movs	r2, #1
 80043f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043f2:	f7fe f8c5 	bl	8002580 <HAL_GetTick>
 80043f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043f8:	e008      	b.n	800440c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043fa:	f7fe f8c1 	bl	8002580 <HAL_GetTick>
 80043fe:	4602      	mov	r2, r0
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	2b02      	cmp	r3, #2
 8004406:	d901      	bls.n	800440c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e037      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800440c:	4b1d      	ldr	r3, [pc, #116]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d0f0      	beq.n	80043fa <HAL_RCC_OscConfig+0x46a>
 8004418:	e02f      	b.n	800447a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800441a:	4b1c      	ldr	r3, [pc, #112]	; (800448c <HAL_RCC_OscConfig+0x4fc>)
 800441c:	2200      	movs	r2, #0
 800441e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004420:	f7fe f8ae 	bl	8002580 <HAL_GetTick>
 8004424:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004426:	e008      	b.n	800443a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004428:	f7fe f8aa 	bl	8002580 <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	2b02      	cmp	r3, #2
 8004434:	d901      	bls.n	800443a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e020      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800443a:	4b12      	ldr	r3, [pc, #72]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d1f0      	bne.n	8004428 <HAL_RCC_OscConfig+0x498>
 8004446:	e018      	b.n	800447a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	69db      	ldr	r3, [r3, #28]
 800444c:	2b01      	cmp	r3, #1
 800444e:	d101      	bne.n	8004454 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e013      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004454:	4b0b      	ldr	r3, [pc, #44]	; (8004484 <HAL_RCC_OscConfig+0x4f4>)
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a1b      	ldr	r3, [r3, #32]
 8004464:	429a      	cmp	r2, r3
 8004466:	d106      	bne.n	8004476 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004472:	429a      	cmp	r2, r3
 8004474:	d001      	beq.n	800447a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e000      	b.n	800447c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800447a:	2300      	movs	r3, #0
}
 800447c:	4618      	mov	r0, r3
 800447e:	3718      	adds	r7, #24
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}
 8004484:	40021000 	.word	0x40021000
 8004488:	40007000 	.word	0x40007000
 800448c:	42420060 	.word	0x42420060

08004490 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d101      	bne.n	80044a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e0d0      	b.n	8004646 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044a4:	4b6a      	ldr	r3, [pc, #424]	; (8004650 <HAL_RCC_ClockConfig+0x1c0>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0307 	and.w	r3, r3, #7
 80044ac:	683a      	ldr	r2, [r7, #0]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d910      	bls.n	80044d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044b2:	4b67      	ldr	r3, [pc, #412]	; (8004650 <HAL_RCC_ClockConfig+0x1c0>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f023 0207 	bic.w	r2, r3, #7
 80044ba:	4965      	ldr	r1, [pc, #404]	; (8004650 <HAL_RCC_ClockConfig+0x1c0>)
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	4313      	orrs	r3, r2
 80044c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044c2:	4b63      	ldr	r3, [pc, #396]	; (8004650 <HAL_RCC_ClockConfig+0x1c0>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 0307 	and.w	r3, r3, #7
 80044ca:	683a      	ldr	r2, [r7, #0]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d001      	beq.n	80044d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e0b8      	b.n	8004646 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0302 	and.w	r3, r3, #2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d020      	beq.n	8004522 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0304 	and.w	r3, r3, #4
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d005      	beq.n	80044f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044ec:	4b59      	ldr	r3, [pc, #356]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	4a58      	ldr	r2, [pc, #352]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 80044f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80044f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0308 	and.w	r3, r3, #8
 8004500:	2b00      	cmp	r3, #0
 8004502:	d005      	beq.n	8004510 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004504:	4b53      	ldr	r3, [pc, #332]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	4a52      	ldr	r2, [pc, #328]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 800450a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800450e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004510:	4b50      	ldr	r3, [pc, #320]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	494d      	ldr	r1, [pc, #308]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 800451e:	4313      	orrs	r3, r2
 8004520:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0301 	and.w	r3, r3, #1
 800452a:	2b00      	cmp	r3, #0
 800452c:	d040      	beq.n	80045b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	2b01      	cmp	r3, #1
 8004534:	d107      	bne.n	8004546 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004536:	4b47      	ldr	r3, [pc, #284]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d115      	bne.n	800456e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e07f      	b.n	8004646 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	2b02      	cmp	r3, #2
 800454c:	d107      	bne.n	800455e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800454e:	4b41      	ldr	r3, [pc, #260]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d109      	bne.n	800456e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	e073      	b.n	8004646 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800455e:	4b3d      	ldr	r3, [pc, #244]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0302 	and.w	r3, r3, #2
 8004566:	2b00      	cmp	r3, #0
 8004568:	d101      	bne.n	800456e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e06b      	b.n	8004646 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800456e:	4b39      	ldr	r3, [pc, #228]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f023 0203 	bic.w	r2, r3, #3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	4936      	ldr	r1, [pc, #216]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 800457c:	4313      	orrs	r3, r2
 800457e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004580:	f7fd fffe 	bl	8002580 <HAL_GetTick>
 8004584:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004586:	e00a      	b.n	800459e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004588:	f7fd fffa 	bl	8002580 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	f241 3288 	movw	r2, #5000	; 0x1388
 8004596:	4293      	cmp	r3, r2
 8004598:	d901      	bls.n	800459e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e053      	b.n	8004646 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800459e:	4b2d      	ldr	r3, [pc, #180]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f003 020c 	and.w	r2, r3, #12
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d1eb      	bne.n	8004588 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045b0:	4b27      	ldr	r3, [pc, #156]	; (8004650 <HAL_RCC_ClockConfig+0x1c0>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0307 	and.w	r3, r3, #7
 80045b8:	683a      	ldr	r2, [r7, #0]
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d210      	bcs.n	80045e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045be:	4b24      	ldr	r3, [pc, #144]	; (8004650 <HAL_RCC_ClockConfig+0x1c0>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f023 0207 	bic.w	r2, r3, #7
 80045c6:	4922      	ldr	r1, [pc, #136]	; (8004650 <HAL_RCC_ClockConfig+0x1c0>)
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ce:	4b20      	ldr	r3, [pc, #128]	; (8004650 <HAL_RCC_ClockConfig+0x1c0>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0307 	and.w	r3, r3, #7
 80045d6:	683a      	ldr	r2, [r7, #0]
 80045d8:	429a      	cmp	r2, r3
 80045da:	d001      	beq.n	80045e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e032      	b.n	8004646 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0304 	and.w	r3, r3, #4
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d008      	beq.n	80045fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045ec:	4b19      	ldr	r3, [pc, #100]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	4916      	ldr	r1, [pc, #88]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 80045fa:	4313      	orrs	r3, r2
 80045fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0308 	and.w	r3, r3, #8
 8004606:	2b00      	cmp	r3, #0
 8004608:	d009      	beq.n	800461e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800460a:	4b12      	ldr	r3, [pc, #72]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	00db      	lsls	r3, r3, #3
 8004618:	490e      	ldr	r1, [pc, #56]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 800461a:	4313      	orrs	r3, r2
 800461c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800461e:	f000 f821 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 8004622:	4602      	mov	r2, r0
 8004624:	4b0b      	ldr	r3, [pc, #44]	; (8004654 <HAL_RCC_ClockConfig+0x1c4>)
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	091b      	lsrs	r3, r3, #4
 800462a:	f003 030f 	and.w	r3, r3, #15
 800462e:	490a      	ldr	r1, [pc, #40]	; (8004658 <HAL_RCC_ClockConfig+0x1c8>)
 8004630:	5ccb      	ldrb	r3, [r1, r3]
 8004632:	fa22 f303 	lsr.w	r3, r2, r3
 8004636:	4a09      	ldr	r2, [pc, #36]	; (800465c <HAL_RCC_ClockConfig+0x1cc>)
 8004638:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800463a:	4b09      	ldr	r3, [pc, #36]	; (8004660 <HAL_RCC_ClockConfig+0x1d0>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4618      	mov	r0, r3
 8004640:	f7fd fe9c 	bl	800237c <HAL_InitTick>

  return HAL_OK;
 8004644:	2300      	movs	r3, #0
}
 8004646:	4618      	mov	r0, r3
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	40022000 	.word	0x40022000
 8004654:	40021000 	.word	0x40021000
 8004658:	08008fc8 	.word	0x08008fc8
 800465c:	20000004 	.word	0x20000004
 8004660:	20000008 	.word	0x20000008

08004664 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004664:	b480      	push	{r7}
 8004666:	b087      	sub	sp, #28
 8004668:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800466a:	2300      	movs	r3, #0
 800466c:	60fb      	str	r3, [r7, #12]
 800466e:	2300      	movs	r3, #0
 8004670:	60bb      	str	r3, [r7, #8]
 8004672:	2300      	movs	r3, #0
 8004674:	617b      	str	r3, [r7, #20]
 8004676:	2300      	movs	r3, #0
 8004678:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800467a:	2300      	movs	r3, #0
 800467c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800467e:	4b1e      	ldr	r3, [pc, #120]	; (80046f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f003 030c 	and.w	r3, r3, #12
 800468a:	2b04      	cmp	r3, #4
 800468c:	d002      	beq.n	8004694 <HAL_RCC_GetSysClockFreq+0x30>
 800468e:	2b08      	cmp	r3, #8
 8004690:	d003      	beq.n	800469a <HAL_RCC_GetSysClockFreq+0x36>
 8004692:	e027      	b.n	80046e4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004694:	4b19      	ldr	r3, [pc, #100]	; (80046fc <HAL_RCC_GetSysClockFreq+0x98>)
 8004696:	613b      	str	r3, [r7, #16]
      break;
 8004698:	e027      	b.n	80046ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	0c9b      	lsrs	r3, r3, #18
 800469e:	f003 030f 	and.w	r3, r3, #15
 80046a2:	4a17      	ldr	r2, [pc, #92]	; (8004700 <HAL_RCC_GetSysClockFreq+0x9c>)
 80046a4:	5cd3      	ldrb	r3, [r2, r3]
 80046a6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d010      	beq.n	80046d4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80046b2:	4b11      	ldr	r3, [pc, #68]	; (80046f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	0c5b      	lsrs	r3, r3, #17
 80046b8:	f003 0301 	and.w	r3, r3, #1
 80046bc:	4a11      	ldr	r2, [pc, #68]	; (8004704 <HAL_RCC_GetSysClockFreq+0xa0>)
 80046be:	5cd3      	ldrb	r3, [r2, r3]
 80046c0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a0d      	ldr	r2, [pc, #52]	; (80046fc <HAL_RCC_GetSysClockFreq+0x98>)
 80046c6:	fb02 f203 	mul.w	r2, r2, r3
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d0:	617b      	str	r3, [r7, #20]
 80046d2:	e004      	b.n	80046de <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a0c      	ldr	r2, [pc, #48]	; (8004708 <HAL_RCC_GetSysClockFreq+0xa4>)
 80046d8:	fb02 f303 	mul.w	r3, r2, r3
 80046dc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	613b      	str	r3, [r7, #16]
      break;
 80046e2:	e002      	b.n	80046ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80046e4:	4b05      	ldr	r3, [pc, #20]	; (80046fc <HAL_RCC_GetSysClockFreq+0x98>)
 80046e6:	613b      	str	r3, [r7, #16]
      break;
 80046e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046ea:	693b      	ldr	r3, [r7, #16]
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	371c      	adds	r7, #28
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bc80      	pop	{r7}
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop
 80046f8:	40021000 	.word	0x40021000
 80046fc:	007a1200 	.word	0x007a1200
 8004700:	08008fe0 	.word	0x08008fe0
 8004704:	08008ff0 	.word	0x08008ff0
 8004708:	003d0900 	.word	0x003d0900

0800470c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800470c:	b480      	push	{r7}
 800470e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004710:	4b02      	ldr	r3, [pc, #8]	; (800471c <HAL_RCC_GetHCLKFreq+0x10>)
 8004712:	681b      	ldr	r3, [r3, #0]
}
 8004714:	4618      	mov	r0, r3
 8004716:	46bd      	mov	sp, r7
 8004718:	bc80      	pop	{r7}
 800471a:	4770      	bx	lr
 800471c:	20000004 	.word	0x20000004

08004720 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004724:	f7ff fff2 	bl	800470c <HAL_RCC_GetHCLKFreq>
 8004728:	4602      	mov	r2, r0
 800472a:	4b05      	ldr	r3, [pc, #20]	; (8004740 <HAL_RCC_GetPCLK1Freq+0x20>)
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	0a1b      	lsrs	r3, r3, #8
 8004730:	f003 0307 	and.w	r3, r3, #7
 8004734:	4903      	ldr	r1, [pc, #12]	; (8004744 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004736:	5ccb      	ldrb	r3, [r1, r3]
 8004738:	fa22 f303 	lsr.w	r3, r2, r3
}
 800473c:	4618      	mov	r0, r3
 800473e:	bd80      	pop	{r7, pc}
 8004740:	40021000 	.word	0x40021000
 8004744:	08008fd8 	.word	0x08008fd8

08004748 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800474c:	f7ff ffde 	bl	800470c <HAL_RCC_GetHCLKFreq>
 8004750:	4602      	mov	r2, r0
 8004752:	4b05      	ldr	r3, [pc, #20]	; (8004768 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	0adb      	lsrs	r3, r3, #11
 8004758:	f003 0307 	and.w	r3, r3, #7
 800475c:	4903      	ldr	r1, [pc, #12]	; (800476c <HAL_RCC_GetPCLK2Freq+0x24>)
 800475e:	5ccb      	ldrb	r3, [r1, r3]
 8004760:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004764:	4618      	mov	r0, r3
 8004766:	bd80      	pop	{r7, pc}
 8004768:	40021000 	.word	0x40021000
 800476c:	08008fd8 	.word	0x08008fd8

08004770 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	220f      	movs	r2, #15
 800477e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004780:	4b11      	ldr	r3, [pc, #68]	; (80047c8 <HAL_RCC_GetClockConfig+0x58>)
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f003 0203 	and.w	r2, r3, #3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800478c:	4b0e      	ldr	r3, [pc, #56]	; (80047c8 <HAL_RCC_GetClockConfig+0x58>)
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004798:	4b0b      	ldr	r3, [pc, #44]	; (80047c8 <HAL_RCC_GetClockConfig+0x58>)
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80047a4:	4b08      	ldr	r3, [pc, #32]	; (80047c8 <HAL_RCC_GetClockConfig+0x58>)
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	08db      	lsrs	r3, r3, #3
 80047aa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80047b2:	4b06      	ldr	r3, [pc, #24]	; (80047cc <HAL_RCC_GetClockConfig+0x5c>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 0207 	and.w	r2, r3, #7
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80047be:	bf00      	nop
 80047c0:	370c      	adds	r7, #12
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bc80      	pop	{r7}
 80047c6:	4770      	bx	lr
 80047c8:	40021000 	.word	0x40021000
 80047cc:	40022000 	.word	0x40022000

080047d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b085      	sub	sp, #20
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80047d8:	4b0a      	ldr	r3, [pc, #40]	; (8004804 <RCC_Delay+0x34>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a0a      	ldr	r2, [pc, #40]	; (8004808 <RCC_Delay+0x38>)
 80047de:	fba2 2303 	umull	r2, r3, r2, r3
 80047e2:	0a5b      	lsrs	r3, r3, #9
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	fb02 f303 	mul.w	r3, r2, r3
 80047ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80047ec:	bf00      	nop
  }
  while (Delay --);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	1e5a      	subs	r2, r3, #1
 80047f2:	60fa      	str	r2, [r7, #12]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1f9      	bne.n	80047ec <RCC_Delay+0x1c>
}
 80047f8:	bf00      	nop
 80047fa:	bf00      	nop
 80047fc:	3714      	adds	r7, #20
 80047fe:	46bd      	mov	sp, r7
 8004800:	bc80      	pop	{r7}
 8004802:	4770      	bx	lr
 8004804:	20000004 	.word	0x20000004
 8004808:	10624dd3 	.word	0x10624dd3

0800480c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b086      	sub	sp, #24
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004814:	2300      	movs	r3, #0
 8004816:	613b      	str	r3, [r7, #16]
 8004818:	2300      	movs	r3, #0
 800481a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0301 	and.w	r3, r3, #1
 8004824:	2b00      	cmp	r3, #0
 8004826:	d07d      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004828:	2300      	movs	r3, #0
 800482a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800482c:	4b4f      	ldr	r3, [pc, #316]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800482e:	69db      	ldr	r3, [r3, #28]
 8004830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d10d      	bne.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004838:	4b4c      	ldr	r3, [pc, #304]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800483a:	69db      	ldr	r3, [r3, #28]
 800483c:	4a4b      	ldr	r2, [pc, #300]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800483e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004842:	61d3      	str	r3, [r2, #28]
 8004844:	4b49      	ldr	r3, [pc, #292]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004846:	69db      	ldr	r3, [r3, #28]
 8004848:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800484c:	60bb      	str	r3, [r7, #8]
 800484e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004850:	2301      	movs	r3, #1
 8004852:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004854:	4b46      	ldr	r3, [pc, #280]	; (8004970 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800485c:	2b00      	cmp	r3, #0
 800485e:	d118      	bne.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004860:	4b43      	ldr	r3, [pc, #268]	; (8004970 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a42      	ldr	r2, [pc, #264]	; (8004970 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004866:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800486a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800486c:	f7fd fe88 	bl	8002580 <HAL_GetTick>
 8004870:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004872:	e008      	b.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004874:	f7fd fe84 	bl	8002580 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	2b64      	cmp	r3, #100	; 0x64
 8004880:	d901      	bls.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e06d      	b.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004886:	4b3a      	ldr	r3, [pc, #232]	; (8004970 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800488e:	2b00      	cmp	r3, #0
 8004890:	d0f0      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004892:	4b36      	ldr	r3, [pc, #216]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004894:	6a1b      	ldr	r3, [r3, #32]
 8004896:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800489a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d02e      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d027      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80048b0:	4b2e      	ldr	r3, [pc, #184]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048b2:	6a1b      	ldr	r3, [r3, #32]
 80048b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048b8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048ba:	4b2e      	ldr	r3, [pc, #184]	; (8004974 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80048bc:	2201      	movs	r2, #1
 80048be:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048c0:	4b2c      	ldr	r3, [pc, #176]	; (8004974 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80048c2:	2200      	movs	r2, #0
 80048c4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80048c6:	4a29      	ldr	r2, [pc, #164]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f003 0301 	and.w	r3, r3, #1
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d014      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048d6:	f7fd fe53 	bl	8002580 <HAL_GetTick>
 80048da:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048dc:	e00a      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048de:	f7fd fe4f 	bl	8002580 <HAL_GetTick>
 80048e2:	4602      	mov	r2, r0
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d901      	bls.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e036      	b.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048f4:	4b1d      	ldr	r3, [pc, #116]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048f6:	6a1b      	ldr	r3, [r3, #32]
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d0ee      	beq.n	80048de <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004900:	4b1a      	ldr	r3, [pc, #104]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004902:	6a1b      	ldr	r3, [r3, #32]
 8004904:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	4917      	ldr	r1, [pc, #92]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800490e:	4313      	orrs	r3, r2
 8004910:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004912:	7dfb      	ldrb	r3, [r7, #23]
 8004914:	2b01      	cmp	r3, #1
 8004916:	d105      	bne.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004918:	4b14      	ldr	r3, [pc, #80]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800491a:	69db      	ldr	r3, [r3, #28]
 800491c:	4a13      	ldr	r2, [pc, #76]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800491e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004922:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0302 	and.w	r3, r3, #2
 800492c:	2b00      	cmp	r3, #0
 800492e:	d008      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004930:	4b0e      	ldr	r3, [pc, #56]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	490b      	ldr	r1, [pc, #44]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800493e:	4313      	orrs	r3, r2
 8004940:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0310 	and.w	r3, r3, #16
 800494a:	2b00      	cmp	r3, #0
 800494c:	d008      	beq.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800494e:	4b07      	ldr	r3, [pc, #28]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	68db      	ldr	r3, [r3, #12]
 800495a:	4904      	ldr	r1, [pc, #16]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800495c:	4313      	orrs	r3, r2
 800495e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3718      	adds	r7, #24
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}
 800496a:	bf00      	nop
 800496c:	40021000 	.word	0x40021000
 8004970:	40007000 	.word	0x40007000
 8004974:	42420440 	.word	0x42420440

08004978 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d101      	bne.n	800498a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e076      	b.n	8004a78 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498e:	2b00      	cmp	r3, #0
 8004990:	d108      	bne.n	80049a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800499a:	d009      	beq.n	80049b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	61da      	str	r2, [r3, #28]
 80049a2:	e005      	b.n	80049b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d106      	bne.n	80049d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f7fd fc40 	bl	8002250 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2202      	movs	r2, #2
 80049d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049e6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80049f8:	431a      	orrs	r2, r3
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a02:	431a      	orrs	r2, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	691b      	ldr	r3, [r3, #16]
 8004a08:	f003 0302 	and.w	r3, r3, #2
 8004a0c:	431a      	orrs	r2, r3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	695b      	ldr	r3, [r3, #20]
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	431a      	orrs	r2, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	699b      	ldr	r3, [r3, #24]
 8004a1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a20:	431a      	orrs	r2, r3
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	69db      	ldr	r3, [r3, #28]
 8004a26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a2a:	431a      	orrs	r2, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a34:	ea42 0103 	orr.w	r1, r2, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a3c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	430a      	orrs	r2, r1
 8004a46:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	0c1a      	lsrs	r2, r3, #16
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f002 0204 	and.w	r2, r2, #4
 8004a56:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	69da      	ldr	r2, [r3, #28]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a66:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3708      	adds	r7, #8
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b088      	sub	sp, #32
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	603b      	str	r3, [r7, #0]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a90:	f7fd fd76 	bl	8002580 <HAL_GetTick>
 8004a94:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004a96:	88fb      	ldrh	r3, [r7, #6]
 8004a98:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d001      	beq.n	8004aaa <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004aa6:	2302      	movs	r3, #2
 8004aa8:	e12a      	b.n	8004d00 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d002      	beq.n	8004ab6 <HAL_SPI_Transmit+0x36>
 8004ab0:	88fb      	ldrh	r3, [r7, #6]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d101      	bne.n	8004aba <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e122      	b.n	8004d00 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d101      	bne.n	8004ac8 <HAL_SPI_Transmit+0x48>
 8004ac4:	2302      	movs	r3, #2
 8004ac6:	e11b      	b.n	8004d00 <HAL_SPI_Transmit+0x280>
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2203      	movs	r2, #3
 8004ad4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2200      	movs	r2, #0
 8004adc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	68ba      	ldr	r2, [r7, #8]
 8004ae2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	88fa      	ldrh	r2, [r7, #6]
 8004ae8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	88fa      	ldrh	r2, [r7, #6]
 8004aee:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2200      	movs	r2, #0
 8004af4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2200      	movs	r2, #0
 8004b00:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b16:	d10f      	bne.n	8004b38 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b26:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b36:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b42:	2b40      	cmp	r3, #64	; 0x40
 8004b44:	d007      	beq.n	8004b56 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b54:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b5e:	d152      	bne.n	8004c06 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d002      	beq.n	8004b6e <HAL_SPI_Transmit+0xee>
 8004b68:	8b7b      	ldrh	r3, [r7, #26]
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d145      	bne.n	8004bfa <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b72:	881a      	ldrh	r2, [r3, #0]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7e:	1c9a      	adds	r2, r3, #2
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b92:	e032      	b.n	8004bfa <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	f003 0302 	and.w	r3, r3, #2
 8004b9e:	2b02      	cmp	r3, #2
 8004ba0:	d112      	bne.n	8004bc8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba6:	881a      	ldrh	r2, [r3, #0]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb2:	1c9a      	adds	r2, r3, #2
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	3b01      	subs	r3, #1
 8004bc0:	b29a      	uxth	r2, r3
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	86da      	strh	r2, [r3, #54]	; 0x36
 8004bc6:	e018      	b.n	8004bfa <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bc8:	f7fd fcda 	bl	8002580 <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	683a      	ldr	r2, [r7, #0]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d803      	bhi.n	8004be0 <HAL_SPI_Transmit+0x160>
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bde:	d102      	bne.n	8004be6 <HAL_SPI_Transmit+0x166>
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d109      	bne.n	8004bfa <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2201      	movs	r2, #1
 8004bea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	e082      	b.n	8004d00 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d1c7      	bne.n	8004b94 <HAL_SPI_Transmit+0x114>
 8004c04:	e053      	b.n	8004cae <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d002      	beq.n	8004c14 <HAL_SPI_Transmit+0x194>
 8004c0e:	8b7b      	ldrh	r3, [r7, #26]
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d147      	bne.n	8004ca4 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	330c      	adds	r3, #12
 8004c1e:	7812      	ldrb	r2, [r2, #0]
 8004c20:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c26:	1c5a      	adds	r2, r3, #1
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	3b01      	subs	r3, #1
 8004c34:	b29a      	uxth	r2, r3
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004c3a:	e033      	b.n	8004ca4 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	f003 0302 	and.w	r3, r3, #2
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d113      	bne.n	8004c72 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	330c      	adds	r3, #12
 8004c54:	7812      	ldrb	r2, [r2, #0]
 8004c56:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c5c:	1c5a      	adds	r2, r3, #1
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004c70:	e018      	b.n	8004ca4 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c72:	f7fd fc85 	bl	8002580 <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	683a      	ldr	r2, [r7, #0]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d803      	bhi.n	8004c8a <HAL_SPI_Transmit+0x20a>
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c88:	d102      	bne.n	8004c90 <HAL_SPI_Transmit+0x210>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d109      	bne.n	8004ca4 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004ca0:	2303      	movs	r3, #3
 8004ca2:	e02d      	b.n	8004d00 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d1c6      	bne.n	8004c3c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004cae:	69fa      	ldr	r2, [r7, #28]
 8004cb0:	6839      	ldr	r1, [r7, #0]
 8004cb2:	68f8      	ldr	r0, [r7, #12]
 8004cb4:	f000 fa66 	bl	8005184 <SPI_EndRxTxTransaction>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d002      	beq.n	8004cc4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2220      	movs	r2, #32
 8004cc2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d10a      	bne.n	8004ce2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ccc:	2300      	movs	r3, #0
 8004cce:	617b      	str	r3, [r7, #20]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	617b      	str	r3, [r7, #20]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	617b      	str	r3, [r7, #20]
 8004ce0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d001      	beq.n	8004cfe <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e000      	b.n	8004d00 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004cfe:	2300      	movs	r3, #0
  }
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3720      	adds	r7, #32
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b08a      	sub	sp, #40	; 0x28
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	60b9      	str	r1, [r7, #8]
 8004d12:	607a      	str	r2, [r7, #4]
 8004d14:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004d16:	2301      	movs	r3, #1
 8004d18:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d1a:	f7fd fc31 	bl	8002580 <HAL_GetTick>
 8004d1e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d26:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004d2e:	887b      	ldrh	r3, [r7, #2]
 8004d30:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004d32:	7ffb      	ldrb	r3, [r7, #31]
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d00c      	beq.n	8004d52 <HAL_SPI_TransmitReceive+0x4a>
 8004d38:	69bb      	ldr	r3, [r7, #24]
 8004d3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d3e:	d106      	bne.n	8004d4e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d102      	bne.n	8004d4e <HAL_SPI_TransmitReceive+0x46>
 8004d48:	7ffb      	ldrb	r3, [r7, #31]
 8004d4a:	2b04      	cmp	r3, #4
 8004d4c:	d001      	beq.n	8004d52 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004d4e:	2302      	movs	r3, #2
 8004d50:	e17f      	b.n	8005052 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d005      	beq.n	8004d64 <HAL_SPI_TransmitReceive+0x5c>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d002      	beq.n	8004d64 <HAL_SPI_TransmitReceive+0x5c>
 8004d5e:	887b      	ldrh	r3, [r7, #2]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d101      	bne.n	8004d68 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e174      	b.n	8005052 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d101      	bne.n	8004d76 <HAL_SPI_TransmitReceive+0x6e>
 8004d72:	2302      	movs	r3, #2
 8004d74:	e16d      	b.n	8005052 <HAL_SPI_TransmitReceive+0x34a>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2201      	movs	r2, #1
 8004d7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	2b04      	cmp	r3, #4
 8004d88:	d003      	beq.n	8004d92 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2205      	movs	r2, #5
 8004d8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	887a      	ldrh	r2, [r7, #2]
 8004da2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	887a      	ldrh	r2, [r7, #2]
 8004da8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	68ba      	ldr	r2, [r7, #8]
 8004dae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	887a      	ldrh	r2, [r7, #2]
 8004db4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	887a      	ldrh	r2, [r7, #2]
 8004dba:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dd2:	2b40      	cmp	r3, #64	; 0x40
 8004dd4:	d007      	beq.n	8004de6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004de4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dee:	d17e      	bne.n	8004eee <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d002      	beq.n	8004dfe <HAL_SPI_TransmitReceive+0xf6>
 8004df8:	8afb      	ldrh	r3, [r7, #22]
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d16c      	bne.n	8004ed8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e02:	881a      	ldrh	r2, [r3, #0]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0e:	1c9a      	adds	r2, r3, #2
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	3b01      	subs	r3, #1
 8004e1c:	b29a      	uxth	r2, r3
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e22:	e059      	b.n	8004ed8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f003 0302 	and.w	r3, r3, #2
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d11b      	bne.n	8004e6a <HAL_SPI_TransmitReceive+0x162>
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d016      	beq.n	8004e6a <HAL_SPI_TransmitReceive+0x162>
 8004e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3e:	2b01      	cmp	r3, #1
 8004e40:	d113      	bne.n	8004e6a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e46:	881a      	ldrh	r2, [r3, #0]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e52:	1c9a      	adds	r2, r3, #2
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	b29a      	uxth	r2, r3
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e66:	2300      	movs	r3, #0
 8004e68:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f003 0301 	and.w	r3, r3, #1
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d119      	bne.n	8004eac <HAL_SPI_TransmitReceive+0x1a4>
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d014      	beq.n	8004eac <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	68da      	ldr	r2, [r3, #12]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e8c:	b292      	uxth	r2, r2
 8004e8e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e94:	1c9a      	adds	r2, r3, #2
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	b29a      	uxth	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004eac:	f7fd fb68 	bl	8002580 <HAL_GetTick>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	6a3b      	ldr	r3, [r7, #32]
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d80d      	bhi.n	8004ed8 <HAL_SPI_TransmitReceive+0x1d0>
 8004ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ec2:	d009      	beq.n	8004ed8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e0bc      	b.n	8005052 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1a0      	bne.n	8004e24 <HAL_SPI_TransmitReceive+0x11c>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d19b      	bne.n	8004e24 <HAL_SPI_TransmitReceive+0x11c>
 8004eec:	e082      	b.n	8004ff4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d002      	beq.n	8004efc <HAL_SPI_TransmitReceive+0x1f4>
 8004ef6:	8afb      	ldrh	r3, [r7, #22]
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d171      	bne.n	8004fe0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	330c      	adds	r3, #12
 8004f06:	7812      	ldrb	r2, [r2, #0]
 8004f08:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f0e:	1c5a      	adds	r2, r3, #1
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	3b01      	subs	r3, #1
 8004f1c:	b29a      	uxth	r2, r3
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f22:	e05d      	b.n	8004fe0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f003 0302 	and.w	r3, r3, #2
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d11c      	bne.n	8004f6c <HAL_SPI_TransmitReceive+0x264>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d017      	beq.n	8004f6c <HAL_SPI_TransmitReceive+0x264>
 8004f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d114      	bne.n	8004f6c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	330c      	adds	r3, #12
 8004f4c:	7812      	ldrb	r2, [r2, #0]
 8004f4e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f54:	1c5a      	adds	r2, r3, #1
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	3b01      	subs	r3, #1
 8004f62:	b29a      	uxth	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f003 0301 	and.w	r3, r3, #1
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d119      	bne.n	8004fae <HAL_SPI_TransmitReceive+0x2a6>
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d014      	beq.n	8004fae <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68da      	ldr	r2, [r3, #12]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f8e:	b2d2      	uxtb	r2, r2
 8004f90:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f96:	1c5a      	adds	r2, r3, #1
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	b29a      	uxth	r2, r3
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004faa:	2301      	movs	r3, #1
 8004fac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004fae:	f7fd fae7 	bl	8002580 <HAL_GetTick>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	6a3b      	ldr	r3, [r7, #32]
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d803      	bhi.n	8004fc6 <HAL_SPI_TransmitReceive+0x2be>
 8004fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc4:	d102      	bne.n	8004fcc <HAL_SPI_TransmitReceive+0x2c4>
 8004fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d109      	bne.n	8004fe0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e038      	b.n	8005052 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d19c      	bne.n	8004f24 <HAL_SPI_TransmitReceive+0x21c>
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d197      	bne.n	8004f24 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ff4:	6a3a      	ldr	r2, [r7, #32]
 8004ff6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ff8:	68f8      	ldr	r0, [r7, #12]
 8004ffa:	f000 f8c3 	bl	8005184 <SPI_EndRxTxTransaction>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d008      	beq.n	8005016 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2220      	movs	r2, #32
 8005008:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2200      	movs	r2, #0
 800500e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e01d      	b.n	8005052 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d10a      	bne.n	8005034 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800501e:	2300      	movs	r3, #0
 8005020:	613b      	str	r3, [r7, #16]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	613b      	str	r3, [r7, #16]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	613b      	str	r3, [r7, #16]
 8005032:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005048:	2b00      	cmp	r3, #0
 800504a:	d001      	beq.n	8005050 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e000      	b.n	8005052 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005050:	2300      	movs	r3, #0
  }
}
 8005052:	4618      	mov	r0, r3
 8005054:	3728      	adds	r7, #40	; 0x28
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}

0800505a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800505a:	b480      	push	{r7}
 800505c:	b083      	sub	sp, #12
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005068:	b2db      	uxtb	r3, r3
}
 800506a:	4618      	mov	r0, r3
 800506c:	370c      	adds	r7, #12
 800506e:	46bd      	mov	sp, r7
 8005070:	bc80      	pop	{r7}
 8005072:	4770      	bx	lr

08005074 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b088      	sub	sp, #32
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	603b      	str	r3, [r7, #0]
 8005080:	4613      	mov	r3, r2
 8005082:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005084:	f7fd fa7c 	bl	8002580 <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800508c:	1a9b      	subs	r3, r3, r2
 800508e:	683a      	ldr	r2, [r7, #0]
 8005090:	4413      	add	r3, r2
 8005092:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005094:	f7fd fa74 	bl	8002580 <HAL_GetTick>
 8005098:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800509a:	4b39      	ldr	r3, [pc, #228]	; (8005180 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	015b      	lsls	r3, r3, #5
 80050a0:	0d1b      	lsrs	r3, r3, #20
 80050a2:	69fa      	ldr	r2, [r7, #28]
 80050a4:	fb02 f303 	mul.w	r3, r2, r3
 80050a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050aa:	e054      	b.n	8005156 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b2:	d050      	beq.n	8005156 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80050b4:	f7fd fa64 	bl	8002580 <HAL_GetTick>
 80050b8:	4602      	mov	r2, r0
 80050ba:	69bb      	ldr	r3, [r7, #24]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	69fa      	ldr	r2, [r7, #28]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d902      	bls.n	80050ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d13d      	bne.n	8005146 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	685a      	ldr	r2, [r3, #4]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80050d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050e2:	d111      	bne.n	8005108 <SPI_WaitFlagStateUntilTimeout+0x94>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050ec:	d004      	beq.n	80050f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050f6:	d107      	bne.n	8005108 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005106:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800510c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005110:	d10f      	bne.n	8005132 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005120:	601a      	str	r2, [r3, #0]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005130:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e017      	b.n	8005176 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d101      	bne.n	8005150 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800514c:	2300      	movs	r3, #0
 800514e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	3b01      	subs	r3, #1
 8005154:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	689a      	ldr	r2, [r3, #8]
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	4013      	ands	r3, r2
 8005160:	68ba      	ldr	r2, [r7, #8]
 8005162:	429a      	cmp	r2, r3
 8005164:	bf0c      	ite	eq
 8005166:	2301      	moveq	r3, #1
 8005168:	2300      	movne	r3, #0
 800516a:	b2db      	uxtb	r3, r3
 800516c:	461a      	mov	r2, r3
 800516e:	79fb      	ldrb	r3, [r7, #7]
 8005170:	429a      	cmp	r2, r3
 8005172:	d19b      	bne.n	80050ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3720      	adds	r7, #32
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	20000004 	.word	0x20000004

08005184 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b086      	sub	sp, #24
 8005188:	af02      	add	r7, sp, #8
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	9300      	str	r3, [sp, #0]
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	2201      	movs	r2, #1
 8005198:	2102      	movs	r1, #2
 800519a:	68f8      	ldr	r0, [r7, #12]
 800519c:	f7ff ff6a 	bl	8005074 <SPI_WaitFlagStateUntilTimeout>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d007      	beq.n	80051b6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051aa:	f043 0220 	orr.w	r2, r3, #32
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e013      	b.n	80051de <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	9300      	str	r3, [sp, #0]
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	2200      	movs	r2, #0
 80051be:	2180      	movs	r1, #128	; 0x80
 80051c0:	68f8      	ldr	r0, [r7, #12]
 80051c2:	f7ff ff57 	bl	8005074 <SPI_WaitFlagStateUntilTimeout>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d007      	beq.n	80051dc <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051d0:	f043 0220 	orr.w	r2, r3, #32
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80051d8:	2303      	movs	r3, #3
 80051da:	e000      	b.n	80051de <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80051dc:	2300      	movs	r3, #0
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3710      	adds	r7, #16
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}

080051e6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051e6:	b580      	push	{r7, lr}
 80051e8:	b082      	sub	sp, #8
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d101      	bne.n	80051f8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e041      	b.n	800527c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	2b00      	cmp	r3, #0
 8005202:	d106      	bne.n	8005212 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f000 f839 	bl	8005284 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2202      	movs	r2, #2
 8005216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	3304      	adds	r3, #4
 8005222:	4619      	mov	r1, r3
 8005224:	4610      	mov	r0, r2
 8005226:	f000 f99d 	bl	8005564 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2201      	movs	r2, #1
 800522e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2201      	movs	r2, #1
 800523e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2201      	movs	r2, #1
 8005246:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2201      	movs	r2, #1
 8005256:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2201      	movs	r2, #1
 8005266:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2201      	movs	r2, #1
 800526e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2201      	movs	r2, #1
 8005276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800527a:	2300      	movs	r3, #0
}
 800527c:	4618      	mov	r0, r3
 800527e:	3708      	adds	r7, #8
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}

08005284 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005284:	b480      	push	{r7}
 8005286:	b083      	sub	sp, #12
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800528c:	bf00      	nop
 800528e:	370c      	adds	r7, #12
 8005290:	46bd      	mov	sp, r7
 8005292:	bc80      	pop	{r7}
 8005294:	4770      	bx	lr
	...

08005298 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d001      	beq.n	80052b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e03a      	b.n	8005326 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2202      	movs	r2, #2
 80052b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68da      	ldr	r2, [r3, #12]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f042 0201 	orr.w	r2, r2, #1
 80052c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a18      	ldr	r2, [pc, #96]	; (8005330 <HAL_TIM_Base_Start_IT+0x98>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d00e      	beq.n	80052f0 <HAL_TIM_Base_Start_IT+0x58>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052da:	d009      	beq.n	80052f0 <HAL_TIM_Base_Start_IT+0x58>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a14      	ldr	r2, [pc, #80]	; (8005334 <HAL_TIM_Base_Start_IT+0x9c>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d004      	beq.n	80052f0 <HAL_TIM_Base_Start_IT+0x58>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a13      	ldr	r2, [pc, #76]	; (8005338 <HAL_TIM_Base_Start_IT+0xa0>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d111      	bne.n	8005314 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	f003 0307 	and.w	r3, r3, #7
 80052fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2b06      	cmp	r3, #6
 8005300:	d010      	beq.n	8005324 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f042 0201 	orr.w	r2, r2, #1
 8005310:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005312:	e007      	b.n	8005324 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f042 0201 	orr.w	r2, r2, #1
 8005322:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005324:	2300      	movs	r3, #0
}
 8005326:	4618      	mov	r0, r3
 8005328:	3714      	adds	r7, #20
 800532a:	46bd      	mov	sp, r7
 800532c:	bc80      	pop	{r7}
 800532e:	4770      	bx	lr
 8005330:	40012c00 	.word	0x40012c00
 8005334:	40000400 	.word	0x40000400
 8005338:	40000800 	.word	0x40000800

0800533c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	691b      	ldr	r3, [r3, #16]
 8005352:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	f003 0302 	and.w	r3, r3, #2
 800535a:	2b00      	cmp	r3, #0
 800535c:	d020      	beq.n	80053a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	f003 0302 	and.w	r3, r3, #2
 8005364:	2b00      	cmp	r3, #0
 8005366:	d01b      	beq.n	80053a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f06f 0202 	mvn.w	r2, #2
 8005370:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2201      	movs	r2, #1
 8005376:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	699b      	ldr	r3, [r3, #24]
 800537e:	f003 0303 	and.w	r3, r3, #3
 8005382:	2b00      	cmp	r3, #0
 8005384:	d003      	beq.n	800538e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 f8d1 	bl	800552e <HAL_TIM_IC_CaptureCallback>
 800538c:	e005      	b.n	800539a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f000 f8c4 	bl	800551c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f000 f8d3 	bl	8005540 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	f003 0304 	and.w	r3, r3, #4
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d020      	beq.n	80053ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f003 0304 	and.w	r3, r3, #4
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d01b      	beq.n	80053ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f06f 0204 	mvn.w	r2, #4
 80053bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2202      	movs	r2, #2
 80053c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	699b      	ldr	r3, [r3, #24]
 80053ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d003      	beq.n	80053da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f8ab 	bl	800552e <HAL_TIM_IC_CaptureCallback>
 80053d8:	e005      	b.n	80053e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 f89e 	bl	800551c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f000 f8ad 	bl	8005540 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	f003 0308 	and.w	r3, r3, #8
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d020      	beq.n	8005438 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f003 0308 	and.w	r3, r3, #8
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d01b      	beq.n	8005438 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f06f 0208 	mvn.w	r2, #8
 8005408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2204      	movs	r2, #4
 800540e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	69db      	ldr	r3, [r3, #28]
 8005416:	f003 0303 	and.w	r3, r3, #3
 800541a:	2b00      	cmp	r3, #0
 800541c:	d003      	beq.n	8005426 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 f885 	bl	800552e <HAL_TIM_IC_CaptureCallback>
 8005424:	e005      	b.n	8005432 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 f878 	bl	800551c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f000 f887 	bl	8005540 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	f003 0310 	and.w	r3, r3, #16
 800543e:	2b00      	cmp	r3, #0
 8005440:	d020      	beq.n	8005484 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f003 0310 	and.w	r3, r3, #16
 8005448:	2b00      	cmp	r3, #0
 800544a:	d01b      	beq.n	8005484 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f06f 0210 	mvn.w	r2, #16
 8005454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2208      	movs	r2, #8
 800545a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	69db      	ldr	r3, [r3, #28]
 8005462:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005466:	2b00      	cmp	r3, #0
 8005468:	d003      	beq.n	8005472 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 f85f 	bl	800552e <HAL_TIM_IC_CaptureCallback>
 8005470:	e005      	b.n	800547e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 f852 	bl	800551c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f000 f861 	bl	8005540 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	f003 0301 	and.w	r3, r3, #1
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00c      	beq.n	80054a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	f003 0301 	and.w	r3, r3, #1
 8005494:	2b00      	cmp	r3, #0
 8005496:	d007      	beq.n	80054a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f06f 0201 	mvn.w	r2, #1
 80054a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f7fc fe0a 	bl	80020bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d00c      	beq.n	80054cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d007      	beq.n	80054cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80054c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 f8c3 	bl	8005652 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d00c      	beq.n	80054f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d007      	beq.n	80054f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80054e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f000 f831 	bl	8005552 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	f003 0320 	and.w	r3, r3, #32
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00c      	beq.n	8005514 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f003 0320 	and.w	r3, r3, #32
 8005500:	2b00      	cmp	r3, #0
 8005502:	d007      	beq.n	8005514 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f06f 0220 	mvn.w	r2, #32
 800550c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f000 f896 	bl	8005640 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005514:	bf00      	nop
 8005516:	3710      	adds	r7, #16
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}

0800551c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800551c:	b480      	push	{r7}
 800551e:	b083      	sub	sp, #12
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005524:	bf00      	nop
 8005526:	370c      	adds	r7, #12
 8005528:	46bd      	mov	sp, r7
 800552a:	bc80      	pop	{r7}
 800552c:	4770      	bx	lr

0800552e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800552e:	b480      	push	{r7}
 8005530:	b083      	sub	sp, #12
 8005532:	af00      	add	r7, sp, #0
 8005534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005536:	bf00      	nop
 8005538:	370c      	adds	r7, #12
 800553a:	46bd      	mov	sp, r7
 800553c:	bc80      	pop	{r7}
 800553e:	4770      	bx	lr

08005540 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005540:	b480      	push	{r7}
 8005542:	b083      	sub	sp, #12
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005548:	bf00      	nop
 800554a:	370c      	adds	r7, #12
 800554c:	46bd      	mov	sp, r7
 800554e:	bc80      	pop	{r7}
 8005550:	4770      	bx	lr

08005552 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005552:	b480      	push	{r7}
 8005554:	b083      	sub	sp, #12
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800555a:	bf00      	nop
 800555c:	370c      	adds	r7, #12
 800555e:	46bd      	mov	sp, r7
 8005560:	bc80      	pop	{r7}
 8005562:	4770      	bx	lr

08005564 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005564:	b480      	push	{r7}
 8005566:	b085      	sub	sp, #20
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a2f      	ldr	r2, [pc, #188]	; (8005634 <TIM_Base_SetConfig+0xd0>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d00b      	beq.n	8005594 <TIM_Base_SetConfig+0x30>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005582:	d007      	beq.n	8005594 <TIM_Base_SetConfig+0x30>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4a2c      	ldr	r2, [pc, #176]	; (8005638 <TIM_Base_SetConfig+0xd4>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d003      	beq.n	8005594 <TIM_Base_SetConfig+0x30>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	4a2b      	ldr	r2, [pc, #172]	; (800563c <TIM_Base_SetConfig+0xd8>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d108      	bne.n	80055a6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800559a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	68fa      	ldr	r2, [r7, #12]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a22      	ldr	r2, [pc, #136]	; (8005634 <TIM_Base_SetConfig+0xd0>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d00b      	beq.n	80055c6 <TIM_Base_SetConfig+0x62>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055b4:	d007      	beq.n	80055c6 <TIM_Base_SetConfig+0x62>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a1f      	ldr	r2, [pc, #124]	; (8005638 <TIM_Base_SetConfig+0xd4>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d003      	beq.n	80055c6 <TIM_Base_SetConfig+0x62>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a1e      	ldr	r2, [pc, #120]	; (800563c <TIM_Base_SetConfig+0xd8>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d108      	bne.n	80055d8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	68fa      	ldr	r2, [r7, #12]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	695b      	ldr	r3, [r3, #20]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	689a      	ldr	r2, [r3, #8]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4a0d      	ldr	r2, [pc, #52]	; (8005634 <TIM_Base_SetConfig+0xd0>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d103      	bne.n	800560c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	691a      	ldr	r2, [r3, #16]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	691b      	ldr	r3, [r3, #16]
 8005616:	f003 0301 	and.w	r3, r3, #1
 800561a:	2b00      	cmp	r3, #0
 800561c:	d005      	beq.n	800562a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	f023 0201 	bic.w	r2, r3, #1
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	611a      	str	r2, [r3, #16]
  }
}
 800562a:	bf00      	nop
 800562c:	3714      	adds	r7, #20
 800562e:	46bd      	mov	sp, r7
 8005630:	bc80      	pop	{r7}
 8005632:	4770      	bx	lr
 8005634:	40012c00 	.word	0x40012c00
 8005638:	40000400 	.word	0x40000400
 800563c:	40000800 	.word	0x40000800

08005640 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	bc80      	pop	{r7}
 8005650:	4770      	bx	lr

08005652 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005652:	b480      	push	{r7}
 8005654:	b083      	sub	sp, #12
 8005656:	af00      	add	r7, sp, #0
 8005658:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800565a:	bf00      	nop
 800565c:	370c      	adds	r7, #12
 800565e:	46bd      	mov	sp, r7
 8005660:	bc80      	pop	{r7}
 8005662:	4770      	bx	lr

08005664 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b082      	sub	sp, #8
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d101      	bne.n	8005676 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	e042      	b.n	80056fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b00      	cmp	r3, #0
 8005680:	d106      	bne.n	8005690 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f7fc fe2a 	bl	80022e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2224      	movs	r2, #36	; 0x24
 8005694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	68da      	ldr	r2, [r3, #12]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f000 f971 	bl	8005990 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	691a      	ldr	r2, [r3, #16]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80056bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	695a      	ldr	r2, [r3, #20]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68da      	ldr	r2, [r3, #12]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2220      	movs	r2, #32
 80056e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2220      	movs	r2, #32
 80056f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80056fa:	2300      	movs	r3, #0
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3708      	adds	r7, #8
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b08a      	sub	sp, #40	; 0x28
 8005708:	af02      	add	r7, sp, #8
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	603b      	str	r3, [r7, #0]
 8005710:	4613      	mov	r3, r2
 8005712:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005714:	2300      	movs	r3, #0
 8005716:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800571e:	b2db      	uxtb	r3, r3
 8005720:	2b20      	cmp	r3, #32
 8005722:	d175      	bne.n	8005810 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d002      	beq.n	8005730 <HAL_UART_Transmit+0x2c>
 800572a:	88fb      	ldrh	r3, [r7, #6]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d101      	bne.n	8005734 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e06e      	b.n	8005812 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2221      	movs	r2, #33	; 0x21
 800573e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005742:	f7fc ff1d 	bl	8002580 <HAL_GetTick>
 8005746:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	88fa      	ldrh	r2, [r7, #6]
 800574c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	88fa      	ldrh	r2, [r7, #6]
 8005752:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800575c:	d108      	bne.n	8005770 <HAL_UART_Transmit+0x6c>
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d104      	bne.n	8005770 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005766:	2300      	movs	r3, #0
 8005768:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	61bb      	str	r3, [r7, #24]
 800576e:	e003      	b.n	8005778 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005774:	2300      	movs	r3, #0
 8005776:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005778:	e02e      	b.n	80057d8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	9300      	str	r3, [sp, #0]
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	2200      	movs	r2, #0
 8005782:	2180      	movs	r1, #128	; 0x80
 8005784:	68f8      	ldr	r0, [r7, #12]
 8005786:	f000 f848 	bl	800581a <UART_WaitOnFlagUntilTimeout>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d005      	beq.n	800579c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2220      	movs	r2, #32
 8005794:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e03a      	b.n	8005812 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d10b      	bne.n	80057ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057a2:	69bb      	ldr	r3, [r7, #24]
 80057a4:	881b      	ldrh	r3, [r3, #0]
 80057a6:	461a      	mov	r2, r3
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80057b2:	69bb      	ldr	r3, [r7, #24]
 80057b4:	3302      	adds	r3, #2
 80057b6:	61bb      	str	r3, [r7, #24]
 80057b8:	e007      	b.n	80057ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	781a      	ldrb	r2, [r3, #0]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	3301      	adds	r3, #1
 80057c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	3b01      	subs	r3, #1
 80057d2:	b29a      	uxth	r2, r3
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057dc:	b29b      	uxth	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d1cb      	bne.n	800577a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	9300      	str	r3, [sp, #0]
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	2200      	movs	r2, #0
 80057ea:	2140      	movs	r1, #64	; 0x40
 80057ec:	68f8      	ldr	r0, [r7, #12]
 80057ee:	f000 f814 	bl	800581a <UART_WaitOnFlagUntilTimeout>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d005      	beq.n	8005804 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2220      	movs	r2, #32
 80057fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	e006      	b.n	8005812 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2220      	movs	r2, #32
 8005808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800580c:	2300      	movs	r3, #0
 800580e:	e000      	b.n	8005812 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005810:	2302      	movs	r3, #2
  }
}
 8005812:	4618      	mov	r0, r3
 8005814:	3720      	adds	r7, #32
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b086      	sub	sp, #24
 800581e:	af00      	add	r7, sp, #0
 8005820:	60f8      	str	r0, [r7, #12]
 8005822:	60b9      	str	r1, [r7, #8]
 8005824:	603b      	str	r3, [r7, #0]
 8005826:	4613      	mov	r3, r2
 8005828:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800582a:	e03b      	b.n	80058a4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800582c:	6a3b      	ldr	r3, [r7, #32]
 800582e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005832:	d037      	beq.n	80058a4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005834:	f7fc fea4 	bl	8002580 <HAL_GetTick>
 8005838:	4602      	mov	r2, r0
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	1ad3      	subs	r3, r2, r3
 800583e:	6a3a      	ldr	r2, [r7, #32]
 8005840:	429a      	cmp	r2, r3
 8005842:	d302      	bcc.n	800584a <UART_WaitOnFlagUntilTimeout+0x30>
 8005844:	6a3b      	ldr	r3, [r7, #32]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d101      	bne.n	800584e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e03a      	b.n	80058c4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	f003 0304 	and.w	r3, r3, #4
 8005858:	2b00      	cmp	r3, #0
 800585a:	d023      	beq.n	80058a4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	2b80      	cmp	r3, #128	; 0x80
 8005860:	d020      	beq.n	80058a4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	2b40      	cmp	r3, #64	; 0x40
 8005866:	d01d      	beq.n	80058a4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 0308 	and.w	r3, r3, #8
 8005872:	2b08      	cmp	r3, #8
 8005874:	d116      	bne.n	80058a4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005876:	2300      	movs	r3, #0
 8005878:	617b      	str	r3, [r7, #20]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	617b      	str	r3, [r7, #20]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	617b      	str	r3, [r7, #20]
 800588a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800588c:	68f8      	ldr	r0, [r7, #12]
 800588e:	f000 f81d 	bl	80058cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2208      	movs	r2, #8
 8005896:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2200      	movs	r2, #0
 800589c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	e00f      	b.n	80058c4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	4013      	ands	r3, r2
 80058ae:	68ba      	ldr	r2, [r7, #8]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	bf0c      	ite	eq
 80058b4:	2301      	moveq	r3, #1
 80058b6:	2300      	movne	r3, #0
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	461a      	mov	r2, r3
 80058bc:	79fb      	ldrb	r3, [r7, #7]
 80058be:	429a      	cmp	r2, r3
 80058c0:	d0b4      	beq.n	800582c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058c2:	2300      	movs	r3, #0
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3718      	adds	r7, #24
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b095      	sub	sp, #84	; 0x54
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	330c      	adds	r3, #12
 80058da:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058de:	e853 3f00 	ldrex	r3, [r3]
 80058e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80058e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80058ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	330c      	adds	r3, #12
 80058f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80058f4:	643a      	str	r2, [r7, #64]	; 0x40
 80058f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80058fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80058fc:	e841 2300 	strex	r3, r2, [r1]
 8005900:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005904:	2b00      	cmp	r3, #0
 8005906:	d1e5      	bne.n	80058d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	3314      	adds	r3, #20
 800590e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005910:	6a3b      	ldr	r3, [r7, #32]
 8005912:	e853 3f00 	ldrex	r3, [r3]
 8005916:	61fb      	str	r3, [r7, #28]
   return(result);
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	f023 0301 	bic.w	r3, r3, #1
 800591e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	3314      	adds	r3, #20
 8005926:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005928:	62fa      	str	r2, [r7, #44]	; 0x2c
 800592a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800592c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800592e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005930:	e841 2300 	strex	r3, r2, [r1]
 8005934:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005938:	2b00      	cmp	r3, #0
 800593a:	d1e5      	bne.n	8005908 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005940:	2b01      	cmp	r3, #1
 8005942:	d119      	bne.n	8005978 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	330c      	adds	r3, #12
 800594a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	e853 3f00 	ldrex	r3, [r3]
 8005952:	60bb      	str	r3, [r7, #8]
   return(result);
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	f023 0310 	bic.w	r3, r3, #16
 800595a:	647b      	str	r3, [r7, #68]	; 0x44
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	330c      	adds	r3, #12
 8005962:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005964:	61ba      	str	r2, [r7, #24]
 8005966:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005968:	6979      	ldr	r1, [r7, #20]
 800596a:	69ba      	ldr	r2, [r7, #24]
 800596c:	e841 2300 	strex	r3, r2, [r1]
 8005970:	613b      	str	r3, [r7, #16]
   return(result);
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d1e5      	bne.n	8005944 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2220      	movs	r2, #32
 800597c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005986:	bf00      	nop
 8005988:	3754      	adds	r7, #84	; 0x54
 800598a:	46bd      	mov	sp, r7
 800598c:	bc80      	pop	{r7}
 800598e:	4770      	bx	lr

08005990 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b084      	sub	sp, #16
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	68da      	ldr	r2, [r3, #12]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	430a      	orrs	r2, r1
 80059ac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	689a      	ldr	r2, [r3, #8]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	431a      	orrs	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	695b      	ldr	r3, [r3, #20]
 80059bc:	4313      	orrs	r3, r2
 80059be:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80059ca:	f023 030c 	bic.w	r3, r3, #12
 80059ce:	687a      	ldr	r2, [r7, #4]
 80059d0:	6812      	ldr	r2, [r2, #0]
 80059d2:	68b9      	ldr	r1, [r7, #8]
 80059d4:	430b      	orrs	r3, r1
 80059d6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	695b      	ldr	r3, [r3, #20]
 80059de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	699a      	ldr	r2, [r3, #24]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	430a      	orrs	r2, r1
 80059ec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a2c      	ldr	r2, [pc, #176]	; (8005aa4 <UART_SetConfig+0x114>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d103      	bne.n	8005a00 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80059f8:	f7fe fea6 	bl	8004748 <HAL_RCC_GetPCLK2Freq>
 80059fc:	60f8      	str	r0, [r7, #12]
 80059fe:	e002      	b.n	8005a06 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005a00:	f7fe fe8e 	bl	8004720 <HAL_RCC_GetPCLK1Freq>
 8005a04:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a06:	68fa      	ldr	r2, [r7, #12]
 8005a08:	4613      	mov	r3, r2
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	4413      	add	r3, r2
 8005a0e:	009a      	lsls	r2, r3, #2
 8005a10:	441a      	add	r2, r3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a1c:	4a22      	ldr	r2, [pc, #136]	; (8005aa8 <UART_SetConfig+0x118>)
 8005a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a22:	095b      	lsrs	r3, r3, #5
 8005a24:	0119      	lsls	r1, r3, #4
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	4613      	mov	r3, r2
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	4413      	add	r3, r2
 8005a2e:	009a      	lsls	r2, r3, #2
 8005a30:	441a      	add	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a3c:	4b1a      	ldr	r3, [pc, #104]	; (8005aa8 <UART_SetConfig+0x118>)
 8005a3e:	fba3 0302 	umull	r0, r3, r3, r2
 8005a42:	095b      	lsrs	r3, r3, #5
 8005a44:	2064      	movs	r0, #100	; 0x64
 8005a46:	fb00 f303 	mul.w	r3, r0, r3
 8005a4a:	1ad3      	subs	r3, r2, r3
 8005a4c:	011b      	lsls	r3, r3, #4
 8005a4e:	3332      	adds	r3, #50	; 0x32
 8005a50:	4a15      	ldr	r2, [pc, #84]	; (8005aa8 <UART_SetConfig+0x118>)
 8005a52:	fba2 2303 	umull	r2, r3, r2, r3
 8005a56:	095b      	lsrs	r3, r3, #5
 8005a58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a5c:	4419      	add	r1, r3
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	4613      	mov	r3, r2
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	4413      	add	r3, r2
 8005a66:	009a      	lsls	r2, r3, #2
 8005a68:	441a      	add	r2, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	009b      	lsls	r3, r3, #2
 8005a70:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a74:	4b0c      	ldr	r3, [pc, #48]	; (8005aa8 <UART_SetConfig+0x118>)
 8005a76:	fba3 0302 	umull	r0, r3, r3, r2
 8005a7a:	095b      	lsrs	r3, r3, #5
 8005a7c:	2064      	movs	r0, #100	; 0x64
 8005a7e:	fb00 f303 	mul.w	r3, r0, r3
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	011b      	lsls	r3, r3, #4
 8005a86:	3332      	adds	r3, #50	; 0x32
 8005a88:	4a07      	ldr	r2, [pc, #28]	; (8005aa8 <UART_SetConfig+0x118>)
 8005a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a8e:	095b      	lsrs	r3, r3, #5
 8005a90:	f003 020f 	and.w	r2, r3, #15
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	440a      	add	r2, r1
 8005a9a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005a9c:	bf00      	nop
 8005a9e:	3710      	adds	r7, #16
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	40013800 	.word	0x40013800
 8005aa8:	51eb851f 	.word	0x51eb851f

08005aac <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b085      	sub	sp, #20
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005aba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005abe:	2b84      	cmp	r3, #132	; 0x84
 8005ac0:	d005      	beq.n	8005ace <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005ac2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	4413      	add	r3, r2
 8005aca:	3303      	adds	r3, #3
 8005acc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005ace:	68fb      	ldr	r3, [r7, #12]
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3714      	adds	r7, #20
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bc80      	pop	{r7}
 8005ad8:	4770      	bx	lr

08005ada <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005ada:	b480      	push	{r7}
 8005adc:	b083      	sub	sp, #12
 8005ade:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ae0:	f3ef 8305 	mrs	r3, IPSR
 8005ae4:	607b      	str	r3, [r7, #4]
  return(result);
 8005ae6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	bf14      	ite	ne
 8005aec:	2301      	movne	r3, #1
 8005aee:	2300      	moveq	r3, #0
 8005af0:	b2db      	uxtb	r3, r3
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	370c      	adds	r7, #12
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bc80      	pop	{r7}
 8005afa:	4770      	bx	lr

08005afc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005b00:	f001 f922 	bl	8006d48 <vTaskStartScheduler>
  
  return osOK;
 8005b04:	2300      	movs	r3, #0
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	bd80      	pop	{r7, pc}

08005b0a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005b0a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b0c:	b089      	sub	sp, #36	; 0x24
 8005b0e:	af04      	add	r7, sp, #16
 8005b10:	6078      	str	r0, [r7, #4]
 8005b12:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	695b      	ldr	r3, [r3, #20]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d020      	beq.n	8005b5e <osThreadCreate+0x54>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	699b      	ldr	r3, [r3, #24]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d01c      	beq.n	8005b5e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685c      	ldr	r4, [r3, #4]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681d      	ldr	r5, [r3, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	691e      	ldr	r6, [r3, #16]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005b36:	4618      	mov	r0, r3
 8005b38:	f7ff ffb8 	bl	8005aac <makeFreeRtosPriority>
 8005b3c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	695b      	ldr	r3, [r3, #20]
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005b46:	9202      	str	r2, [sp, #8]
 8005b48:	9301      	str	r3, [sp, #4]
 8005b4a:	9100      	str	r1, [sp, #0]
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	4632      	mov	r2, r6
 8005b50:	4629      	mov	r1, r5
 8005b52:	4620      	mov	r0, r4
 8005b54:	f000 ff19 	bl	800698a <xTaskCreateStatic>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	60fb      	str	r3, [r7, #12]
 8005b5c:	e01c      	b.n	8005b98 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	685c      	ldr	r4, [r3, #4]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005b6a:	b29e      	uxth	r6, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005b72:	4618      	mov	r0, r3
 8005b74:	f7ff ff9a 	bl	8005aac <makeFreeRtosPriority>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	f107 030c 	add.w	r3, r7, #12
 8005b7e:	9301      	str	r3, [sp, #4]
 8005b80:	9200      	str	r2, [sp, #0]
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	4632      	mov	r2, r6
 8005b86:	4629      	mov	r1, r5
 8005b88:	4620      	mov	r0, r4
 8005b8a:	f000 ff5b 	bl	8006a44 <xTaskCreate>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d001      	beq.n	8005b98 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005b94:	2300      	movs	r3, #0
 8005b96:	e000      	b.n	8005b9a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005b98:	68fb      	ldr	r3, [r7, #12]
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3714      	adds	r7, #20
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005ba2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005ba2:	b580      	push	{r7, lr}
 8005ba4:	b084      	sub	sp, #16
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d001      	beq.n	8005bb8 <osDelay+0x16>
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	e000      	b.n	8005bba <osDelay+0x18>
 8005bb8:	2301      	movs	r3, #1
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f001 f890 	bl	8006ce0 <vTaskDelay>
  
  return osOK;
 8005bc0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3710      	adds	r7, #16
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b086      	sub	sp, #24
 8005bce:	af02      	add	r7, sp, #8
 8005bd0:	6078      	str	r0, [r7, #4]
 8005bd2:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d00f      	beq.n	8005bfc <osSemaphoreCreate+0x32>
    if (count == 1) {
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d10a      	bne.n	8005bf8 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	2203      	movs	r2, #3
 8005be8:	9200      	str	r2, [sp, #0]
 8005bea:	2200      	movs	r2, #0
 8005bec:	2100      	movs	r1, #0
 8005bee:	2001      	movs	r0, #1
 8005bf0:	f000 f9ba 	bl	8005f68 <xQueueGenericCreateStatic>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	e016      	b.n	8005c26 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	e014      	b.n	8005c26 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d110      	bne.n	8005c24 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8005c02:	2203      	movs	r2, #3
 8005c04:	2100      	movs	r1, #0
 8005c06:	2001      	movs	r0, #1
 8005c08:	f000 fa26 	bl	8006058 <xQueueGenericCreate>
 8005c0c:	60f8      	str	r0, [r7, #12]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d005      	beq.n	8005c20 <osSemaphoreCreate+0x56>
 8005c14:	2300      	movs	r3, #0
 8005c16:	2200      	movs	r2, #0
 8005c18:	2100      	movs	r1, #0
 8005c1a:	68f8      	ldr	r0, [r7, #12]
 8005c1c:	f000 fa76 	bl	800610c <xQueueGenericSend>
      return sema;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	e000      	b.n	8005c26 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8005c24:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3710      	adds	r7, #16
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
	...

08005c30 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b084      	sub	sp, #16
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d101      	bne.n	8005c48 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8005c44:	2380      	movs	r3, #128	; 0x80
 8005c46:	e03a      	b.n	8005cbe <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c52:	d103      	bne.n	8005c5c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8005c54:	f04f 33ff 	mov.w	r3, #4294967295
 8005c58:	60fb      	str	r3, [r7, #12]
 8005c5a:	e009      	b.n	8005c70 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d006      	beq.n	8005c70 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d101      	bne.n	8005c70 <osSemaphoreWait+0x40>
      ticks = 1;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005c70:	f7ff ff33 	bl	8005ada <inHandlerMode>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d017      	beq.n	8005caa <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005c7a:	f107 0308 	add.w	r3, r7, #8
 8005c7e:	461a      	mov	r2, r3
 8005c80:	2100      	movs	r1, #0
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 fcda 	bl	800663c <xQueueReceiveFromISR>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d001      	beq.n	8005c92 <osSemaphoreWait+0x62>
      return osErrorOS;
 8005c8e:	23ff      	movs	r3, #255	; 0xff
 8005c90:	e015      	b.n	8005cbe <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d011      	beq.n	8005cbc <osSemaphoreWait+0x8c>
 8005c98:	4b0b      	ldr	r3, [pc, #44]	; (8005cc8 <osSemaphoreWait+0x98>)
 8005c9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c9e:	601a      	str	r2, [r3, #0]
 8005ca0:	f3bf 8f4f 	dsb	sy
 8005ca4:	f3bf 8f6f 	isb	sy
 8005ca8:	e008      	b.n	8005cbc <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8005caa:	68f9      	ldr	r1, [r7, #12]
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	f000 fbb9 	bl	8006424 <xQueueSemaphoreTake>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d001      	beq.n	8005cbc <osSemaphoreWait+0x8c>
    return osErrorOS;
 8005cb8:	23ff      	movs	r3, #255	; 0xff
 8005cba:	e000      	b.n	8005cbe <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3710      	adds	r7, #16
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	e000ed04 	.word	0xe000ed04

08005ccc <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8005cdc:	f7ff fefd 	bl	8005ada <inHandlerMode>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d016      	beq.n	8005d14 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005ce6:	f107 0308 	add.w	r3, r7, #8
 8005cea:	4619      	mov	r1, r3
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f000 fb0b 	bl	8006308 <xQueueGiveFromISR>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d001      	beq.n	8005cfc <osSemaphoreRelease+0x30>
      return osErrorOS;
 8005cf8:	23ff      	movs	r3, #255	; 0xff
 8005cfa:	e017      	b.n	8005d2c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d013      	beq.n	8005d2a <osSemaphoreRelease+0x5e>
 8005d02:	4b0c      	ldr	r3, [pc, #48]	; (8005d34 <osSemaphoreRelease+0x68>)
 8005d04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d08:	601a      	str	r2, [r3, #0]
 8005d0a:	f3bf 8f4f 	dsb	sy
 8005d0e:	f3bf 8f6f 	isb	sy
 8005d12:	e00a      	b.n	8005d2a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8005d14:	2300      	movs	r3, #0
 8005d16:	2200      	movs	r2, #0
 8005d18:	2100      	movs	r1, #0
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 f9f6 	bl	800610c <xQueueGenericSend>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d001      	beq.n	8005d2a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8005d26:	23ff      	movs	r3, #255	; 0xff
 8005d28:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	3710      	adds	r7, #16
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	e000ed04 	.word	0xe000ed04

08005d38 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f103 0208 	add.w	r2, r3, #8
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8005d50:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f103 0208 	add.w	r2, r3, #8
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f103 0208 	add.w	r2, r3, #8
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d6c:	bf00      	nop
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bc80      	pop	{r7}
 8005d74:	4770      	bx	lr

08005d76 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d76:	b480      	push	{r7}
 8005d78:	b083      	sub	sp, #12
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2200      	movs	r2, #0
 8005d82:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bc80      	pop	{r7}
 8005d8c:	4770      	bx	lr

08005d8e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d8e:	b480      	push	{r7}
 8005d90:	b085      	sub	sp, #20
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	6078      	str	r0, [r7, #4]
 8005d96:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	68fa      	ldr	r2, [r7, #12]
 8005da2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	689a      	ldr	r2, [r3, #8]
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	683a      	ldr	r2, [r7, #0]
 8005db2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	683a      	ldr	r2, [r7, #0]
 8005db8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	1c5a      	adds	r2, r3, #1
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	601a      	str	r2, [r3, #0]
}
 8005dca:	bf00      	nop
 8005dcc:	3714      	adds	r7, #20
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bc80      	pop	{r7}
 8005dd2:	4770      	bx	lr

08005dd4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b085      	sub	sp, #20
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dea:	d103      	bne.n	8005df4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	691b      	ldr	r3, [r3, #16]
 8005df0:	60fb      	str	r3, [r7, #12]
 8005df2:	e00c      	b.n	8005e0e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	3308      	adds	r3, #8
 8005df8:	60fb      	str	r3, [r7, #12]
 8005dfa:	e002      	b.n	8005e02 <vListInsert+0x2e>
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	60fb      	str	r3, [r7, #12]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	68ba      	ldr	r2, [r7, #8]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d2f6      	bcs.n	8005dfc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	685a      	ldr	r2, [r3, #4]
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	683a      	ldr	r2, [r7, #0]
 8005e1c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	68fa      	ldr	r2, [r7, #12]
 8005e22:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	683a      	ldr	r2, [r7, #0]
 8005e28:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	687a      	ldr	r2, [r7, #4]
 8005e2e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	1c5a      	adds	r2, r3, #1
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	601a      	str	r2, [r3, #0]
}
 8005e3a:	bf00      	nop
 8005e3c:	3714      	adds	r7, #20
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bc80      	pop	{r7}
 8005e42:	4770      	bx	lr

08005e44 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e44:	b480      	push	{r7}
 8005e46:	b085      	sub	sp, #20
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	691b      	ldr	r3, [r3, #16]
 8005e50:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	6892      	ldr	r2, [r2, #8]
 8005e5a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	687a      	ldr	r2, [r7, #4]
 8005e62:	6852      	ldr	r2, [r2, #4]
 8005e64:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	687a      	ldr	r2, [r7, #4]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d103      	bne.n	8005e78 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	689a      	ldr	r2, [r3, #8]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	1e5a      	subs	r2, r3, #1
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3714      	adds	r7, #20
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bc80      	pop	{r7}
 8005e94:	4770      	bx	lr
	...

08005e98 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d10a      	bne.n	8005ec2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eb0:	f383 8811 	msr	BASEPRI, r3
 8005eb4:	f3bf 8f6f 	isb	sy
 8005eb8:	f3bf 8f4f 	dsb	sy
 8005ebc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005ebe:	bf00      	nop
 8005ec0:	e7fe      	b.n	8005ec0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005ec2:	f001 fe63 	bl	8007b8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ece:	68f9      	ldr	r1, [r7, #12]
 8005ed0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005ed2:	fb01 f303 	mul.w	r3, r1, r3
 8005ed6:	441a      	add	r2, r3
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ef2:	3b01      	subs	r3, #1
 8005ef4:	68f9      	ldr	r1, [r7, #12]
 8005ef6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005ef8:	fb01 f303 	mul.w	r3, r1, r3
 8005efc:	441a      	add	r2, r3
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	22ff      	movs	r2, #255	; 0xff
 8005f06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	22ff      	movs	r2, #255	; 0xff
 8005f0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d114      	bne.n	8005f42 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	691b      	ldr	r3, [r3, #16]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d01a      	beq.n	8005f56 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	3310      	adds	r3, #16
 8005f24:	4618      	mov	r0, r3
 8005f26:	f001 f961 	bl	80071ec <xTaskRemoveFromEventList>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d012      	beq.n	8005f56 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005f30:	4b0c      	ldr	r3, [pc, #48]	; (8005f64 <xQueueGenericReset+0xcc>)
 8005f32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f36:	601a      	str	r2, [r3, #0]
 8005f38:	f3bf 8f4f 	dsb	sy
 8005f3c:	f3bf 8f6f 	isb	sy
 8005f40:	e009      	b.n	8005f56 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	3310      	adds	r3, #16
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7ff fef6 	bl	8005d38 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	3324      	adds	r3, #36	; 0x24
 8005f50:	4618      	mov	r0, r3
 8005f52:	f7ff fef1 	bl	8005d38 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005f56:	f001 fe49 	bl	8007bec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005f5a:	2301      	movs	r3, #1
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3710      	adds	r7, #16
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}
 8005f64:	e000ed04 	.word	0xe000ed04

08005f68 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b08e      	sub	sp, #56	; 0x38
 8005f6c:	af02      	add	r7, sp, #8
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	60b9      	str	r1, [r7, #8]
 8005f72:	607a      	str	r2, [r7, #4]
 8005f74:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d10a      	bne.n	8005f92 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f80:	f383 8811 	msr	BASEPRI, r3
 8005f84:	f3bf 8f6f 	isb	sy
 8005f88:	f3bf 8f4f 	dsb	sy
 8005f8c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005f8e:	bf00      	nop
 8005f90:	e7fe      	b.n	8005f90 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d10a      	bne.n	8005fae <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f9c:	f383 8811 	msr	BASEPRI, r3
 8005fa0:	f3bf 8f6f 	isb	sy
 8005fa4:	f3bf 8f4f 	dsb	sy
 8005fa8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005faa:	bf00      	nop
 8005fac:	e7fe      	b.n	8005fac <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d002      	beq.n	8005fba <xQueueGenericCreateStatic+0x52>
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d001      	beq.n	8005fbe <xQueueGenericCreateStatic+0x56>
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e000      	b.n	8005fc0 <xQueueGenericCreateStatic+0x58>
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d10a      	bne.n	8005fda <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fc8:	f383 8811 	msr	BASEPRI, r3
 8005fcc:	f3bf 8f6f 	isb	sy
 8005fd0:	f3bf 8f4f 	dsb	sy
 8005fd4:	623b      	str	r3, [r7, #32]
}
 8005fd6:	bf00      	nop
 8005fd8:	e7fe      	b.n	8005fd8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d102      	bne.n	8005fe6 <xQueueGenericCreateStatic+0x7e>
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d101      	bne.n	8005fea <xQueueGenericCreateStatic+0x82>
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e000      	b.n	8005fec <xQueueGenericCreateStatic+0x84>
 8005fea:	2300      	movs	r3, #0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d10a      	bne.n	8006006 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ff4:	f383 8811 	msr	BASEPRI, r3
 8005ff8:	f3bf 8f6f 	isb	sy
 8005ffc:	f3bf 8f4f 	dsb	sy
 8006000:	61fb      	str	r3, [r7, #28]
}
 8006002:	bf00      	nop
 8006004:	e7fe      	b.n	8006004 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006006:	2348      	movs	r3, #72	; 0x48
 8006008:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	2b48      	cmp	r3, #72	; 0x48
 800600e:	d00a      	beq.n	8006026 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006014:	f383 8811 	msr	BASEPRI, r3
 8006018:	f3bf 8f6f 	isb	sy
 800601c:	f3bf 8f4f 	dsb	sy
 8006020:	61bb      	str	r3, [r7, #24]
}
 8006022:	bf00      	nop
 8006024:	e7fe      	b.n	8006024 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006026:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800602c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00d      	beq.n	800604e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006034:	2201      	movs	r2, #1
 8006036:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800603a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800603e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006040:	9300      	str	r3, [sp, #0]
 8006042:	4613      	mov	r3, r2
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	68b9      	ldr	r1, [r7, #8]
 8006048:	68f8      	ldr	r0, [r7, #12]
 800604a:	f000 f83f 	bl	80060cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800604e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006050:	4618      	mov	r0, r3
 8006052:	3730      	adds	r7, #48	; 0x30
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}

08006058 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006058:	b580      	push	{r7, lr}
 800605a:	b08a      	sub	sp, #40	; 0x28
 800605c:	af02      	add	r7, sp, #8
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	4613      	mov	r3, r2
 8006064:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d10a      	bne.n	8006082 <xQueueGenericCreate+0x2a>
	__asm volatile
 800606c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006070:	f383 8811 	msr	BASEPRI, r3
 8006074:	f3bf 8f6f 	isb	sy
 8006078:	f3bf 8f4f 	dsb	sy
 800607c:	613b      	str	r3, [r7, #16]
}
 800607e:	bf00      	nop
 8006080:	e7fe      	b.n	8006080 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	68ba      	ldr	r2, [r7, #8]
 8006086:	fb02 f303 	mul.w	r3, r2, r3
 800608a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800608c:	69fb      	ldr	r3, [r7, #28]
 800608e:	3348      	adds	r3, #72	; 0x48
 8006090:	4618      	mov	r0, r3
 8006092:	f001 fe7b 	bl	8007d8c <pvPortMalloc>
 8006096:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006098:	69bb      	ldr	r3, [r7, #24]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d011      	beq.n	80060c2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	3348      	adds	r3, #72	; 0x48
 80060a6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80060a8:	69bb      	ldr	r3, [r7, #24]
 80060aa:	2200      	movs	r2, #0
 80060ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80060b0:	79fa      	ldrb	r2, [r7, #7]
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	9300      	str	r3, [sp, #0]
 80060b6:	4613      	mov	r3, r2
 80060b8:	697a      	ldr	r2, [r7, #20]
 80060ba:	68b9      	ldr	r1, [r7, #8]
 80060bc:	68f8      	ldr	r0, [r7, #12]
 80060be:	f000 f805 	bl	80060cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80060c2:	69bb      	ldr	r3, [r7, #24]
	}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3720      	adds	r7, #32
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	60b9      	str	r1, [r7, #8]
 80060d6:	607a      	str	r2, [r7, #4]
 80060d8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d103      	bne.n	80060e8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	69ba      	ldr	r2, [r7, #24]
 80060e4:	601a      	str	r2, [r3, #0]
 80060e6:	e002      	b.n	80060ee <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80060e8:	69bb      	ldr	r3, [r7, #24]
 80060ea:	687a      	ldr	r2, [r7, #4]
 80060ec:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80060ee:	69bb      	ldr	r3, [r7, #24]
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80060f4:	69bb      	ldr	r3, [r7, #24]
 80060f6:	68ba      	ldr	r2, [r7, #8]
 80060f8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80060fa:	2101      	movs	r1, #1
 80060fc:	69b8      	ldr	r0, [r7, #24]
 80060fe:	f7ff fecb 	bl	8005e98 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006102:	bf00      	nop
 8006104:	3710      	adds	r7, #16
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
	...

0800610c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b08e      	sub	sp, #56	; 0x38
 8006110:	af00      	add	r7, sp, #0
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	607a      	str	r2, [r7, #4]
 8006118:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800611a:	2300      	movs	r3, #0
 800611c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006124:	2b00      	cmp	r3, #0
 8006126:	d10a      	bne.n	800613e <xQueueGenericSend+0x32>
	__asm volatile
 8006128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800612c:	f383 8811 	msr	BASEPRI, r3
 8006130:	f3bf 8f6f 	isb	sy
 8006134:	f3bf 8f4f 	dsb	sy
 8006138:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800613a:	bf00      	nop
 800613c:	e7fe      	b.n	800613c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d103      	bne.n	800614c <xQueueGenericSend+0x40>
 8006144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006148:	2b00      	cmp	r3, #0
 800614a:	d101      	bne.n	8006150 <xQueueGenericSend+0x44>
 800614c:	2301      	movs	r3, #1
 800614e:	e000      	b.n	8006152 <xQueueGenericSend+0x46>
 8006150:	2300      	movs	r3, #0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d10a      	bne.n	800616c <xQueueGenericSend+0x60>
	__asm volatile
 8006156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800615a:	f383 8811 	msr	BASEPRI, r3
 800615e:	f3bf 8f6f 	isb	sy
 8006162:	f3bf 8f4f 	dsb	sy
 8006166:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006168:	bf00      	nop
 800616a:	e7fe      	b.n	800616a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	2b02      	cmp	r3, #2
 8006170:	d103      	bne.n	800617a <xQueueGenericSend+0x6e>
 8006172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006176:	2b01      	cmp	r3, #1
 8006178:	d101      	bne.n	800617e <xQueueGenericSend+0x72>
 800617a:	2301      	movs	r3, #1
 800617c:	e000      	b.n	8006180 <xQueueGenericSend+0x74>
 800617e:	2300      	movs	r3, #0
 8006180:	2b00      	cmp	r3, #0
 8006182:	d10a      	bne.n	800619a <xQueueGenericSend+0x8e>
	__asm volatile
 8006184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006188:	f383 8811 	msr	BASEPRI, r3
 800618c:	f3bf 8f6f 	isb	sy
 8006190:	f3bf 8f4f 	dsb	sy
 8006194:	623b      	str	r3, [r7, #32]
}
 8006196:	bf00      	nop
 8006198:	e7fe      	b.n	8006198 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800619a:	f001 f9e7 	bl	800756c <xTaskGetSchedulerState>
 800619e:	4603      	mov	r3, r0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d102      	bne.n	80061aa <xQueueGenericSend+0x9e>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d101      	bne.n	80061ae <xQueueGenericSend+0xa2>
 80061aa:	2301      	movs	r3, #1
 80061ac:	e000      	b.n	80061b0 <xQueueGenericSend+0xa4>
 80061ae:	2300      	movs	r3, #0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d10a      	bne.n	80061ca <xQueueGenericSend+0xbe>
	__asm volatile
 80061b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061b8:	f383 8811 	msr	BASEPRI, r3
 80061bc:	f3bf 8f6f 	isb	sy
 80061c0:	f3bf 8f4f 	dsb	sy
 80061c4:	61fb      	str	r3, [r7, #28]
}
 80061c6:	bf00      	nop
 80061c8:	e7fe      	b.n	80061c8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80061ca:	f001 fcdf 	bl	8007b8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80061ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d302      	bcc.n	80061e0 <xQueueGenericSend+0xd4>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	2b02      	cmp	r3, #2
 80061de:	d129      	bne.n	8006234 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80061e0:	683a      	ldr	r2, [r7, #0]
 80061e2:	68b9      	ldr	r1, [r7, #8]
 80061e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80061e6:	f000 fac0 	bl	800676a <prvCopyDataToQueue>
 80061ea:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80061ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d010      	beq.n	8006216 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061f6:	3324      	adds	r3, #36	; 0x24
 80061f8:	4618      	mov	r0, r3
 80061fa:	f000 fff7 	bl	80071ec <xTaskRemoveFromEventList>
 80061fe:	4603      	mov	r3, r0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d013      	beq.n	800622c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006204:	4b3f      	ldr	r3, [pc, #252]	; (8006304 <xQueueGenericSend+0x1f8>)
 8006206:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800620a:	601a      	str	r2, [r3, #0]
 800620c:	f3bf 8f4f 	dsb	sy
 8006210:	f3bf 8f6f 	isb	sy
 8006214:	e00a      	b.n	800622c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006218:	2b00      	cmp	r3, #0
 800621a:	d007      	beq.n	800622c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800621c:	4b39      	ldr	r3, [pc, #228]	; (8006304 <xQueueGenericSend+0x1f8>)
 800621e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006222:	601a      	str	r2, [r3, #0]
 8006224:	f3bf 8f4f 	dsb	sy
 8006228:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800622c:	f001 fcde 	bl	8007bec <vPortExitCritical>
				return pdPASS;
 8006230:	2301      	movs	r3, #1
 8006232:	e063      	b.n	80062fc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d103      	bne.n	8006242 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800623a:	f001 fcd7 	bl	8007bec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800623e:	2300      	movs	r3, #0
 8006240:	e05c      	b.n	80062fc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006242:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006244:	2b00      	cmp	r3, #0
 8006246:	d106      	bne.n	8006256 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006248:	f107 0314 	add.w	r3, r7, #20
 800624c:	4618      	mov	r0, r3
 800624e:	f001 f82f 	bl	80072b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006252:	2301      	movs	r3, #1
 8006254:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006256:	f001 fcc9 	bl	8007bec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800625a:	f000 fddf 	bl	8006e1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800625e:	f001 fc95 	bl	8007b8c <vPortEnterCritical>
 8006262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006264:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006268:	b25b      	sxtb	r3, r3
 800626a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800626e:	d103      	bne.n	8006278 <xQueueGenericSend+0x16c>
 8006270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006272:	2200      	movs	r2, #0
 8006274:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800627a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800627e:	b25b      	sxtb	r3, r3
 8006280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006284:	d103      	bne.n	800628e <xQueueGenericSend+0x182>
 8006286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006288:	2200      	movs	r2, #0
 800628a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800628e:	f001 fcad 	bl	8007bec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006292:	1d3a      	adds	r2, r7, #4
 8006294:	f107 0314 	add.w	r3, r7, #20
 8006298:	4611      	mov	r1, r2
 800629a:	4618      	mov	r0, r3
 800629c:	f001 f81e 	bl	80072dc <xTaskCheckForTimeOut>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d124      	bne.n	80062f0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80062a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062a8:	f000 fb57 	bl	800695a <prvIsQueueFull>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d018      	beq.n	80062e4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80062b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b4:	3310      	adds	r3, #16
 80062b6:	687a      	ldr	r2, [r7, #4]
 80062b8:	4611      	mov	r1, r2
 80062ba:	4618      	mov	r0, r3
 80062bc:	f000 ff72 	bl	80071a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80062c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062c2:	f000 fae2 	bl	800688a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80062c6:	f000 fdb7 	bl	8006e38 <xTaskResumeAll>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f47f af7c 	bne.w	80061ca <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80062d2:	4b0c      	ldr	r3, [pc, #48]	; (8006304 <xQueueGenericSend+0x1f8>)
 80062d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062d8:	601a      	str	r2, [r3, #0]
 80062da:	f3bf 8f4f 	dsb	sy
 80062de:	f3bf 8f6f 	isb	sy
 80062e2:	e772      	b.n	80061ca <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80062e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062e6:	f000 fad0 	bl	800688a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80062ea:	f000 fda5 	bl	8006e38 <xTaskResumeAll>
 80062ee:	e76c      	b.n	80061ca <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80062f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062f2:	f000 faca 	bl	800688a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80062f6:	f000 fd9f 	bl	8006e38 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80062fa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3738      	adds	r7, #56	; 0x38
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}
 8006304:	e000ed04 	.word	0xe000ed04

08006308 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b08e      	sub	sp, #56	; 0x38
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006318:	2b00      	cmp	r3, #0
 800631a:	d10a      	bne.n	8006332 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800631c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006320:	f383 8811 	msr	BASEPRI, r3
 8006324:	f3bf 8f6f 	isb	sy
 8006328:	f3bf 8f4f 	dsb	sy
 800632c:	623b      	str	r3, [r7, #32]
}
 800632e:	bf00      	nop
 8006330:	e7fe      	b.n	8006330 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006336:	2b00      	cmp	r3, #0
 8006338:	d00a      	beq.n	8006350 <xQueueGiveFromISR+0x48>
	__asm volatile
 800633a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800633e:	f383 8811 	msr	BASEPRI, r3
 8006342:	f3bf 8f6f 	isb	sy
 8006346:	f3bf 8f4f 	dsb	sy
 800634a:	61fb      	str	r3, [r7, #28]
}
 800634c:	bf00      	nop
 800634e:	e7fe      	b.n	800634e <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d103      	bne.n	8006360 <xQueueGiveFromISR+0x58>
 8006358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d101      	bne.n	8006364 <xQueueGiveFromISR+0x5c>
 8006360:	2301      	movs	r3, #1
 8006362:	e000      	b.n	8006366 <xQueueGiveFromISR+0x5e>
 8006364:	2300      	movs	r3, #0
 8006366:	2b00      	cmp	r3, #0
 8006368:	d10a      	bne.n	8006380 <xQueueGiveFromISR+0x78>
	__asm volatile
 800636a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800636e:	f383 8811 	msr	BASEPRI, r3
 8006372:	f3bf 8f6f 	isb	sy
 8006376:	f3bf 8f4f 	dsb	sy
 800637a:	61bb      	str	r3, [r7, #24]
}
 800637c:	bf00      	nop
 800637e:	e7fe      	b.n	800637e <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006380:	f001 fcc6 	bl	8007d10 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006384:	f3ef 8211 	mrs	r2, BASEPRI
 8006388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800638c:	f383 8811 	msr	BASEPRI, r3
 8006390:	f3bf 8f6f 	isb	sy
 8006394:	f3bf 8f4f 	dsb	sy
 8006398:	617a      	str	r2, [r7, #20]
 800639a:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800639c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800639e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80063a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063a4:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80063a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d22b      	bcs.n	8006408 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80063b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80063b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80063ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063bc:	1c5a      	adds	r2, r3, #1
 80063be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c0:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80063c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80063c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ca:	d112      	bne.n	80063f2 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d016      	beq.n	8006402 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063d6:	3324      	adds	r3, #36	; 0x24
 80063d8:	4618      	mov	r0, r3
 80063da:	f000 ff07 	bl	80071ec <xTaskRemoveFromEventList>
 80063de:	4603      	mov	r3, r0
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d00e      	beq.n	8006402 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d00b      	beq.n	8006402 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	2201      	movs	r2, #1
 80063ee:	601a      	str	r2, [r3, #0]
 80063f0:	e007      	b.n	8006402 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80063f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80063f6:	3301      	adds	r3, #1
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	b25a      	sxtb	r2, r3
 80063fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006402:	2301      	movs	r3, #1
 8006404:	637b      	str	r3, [r7, #52]	; 0x34
 8006406:	e001      	b.n	800640c <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006408:	2300      	movs	r3, #0
 800640a:	637b      	str	r3, [r7, #52]	; 0x34
 800640c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800640e:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006416:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800641a:	4618      	mov	r0, r3
 800641c:	3738      	adds	r7, #56	; 0x38
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}
	...

08006424 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b08e      	sub	sp, #56	; 0x38
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
 800642c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800642e:	2300      	movs	r3, #0
 8006430:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006436:	2300      	movs	r3, #0
 8006438:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800643a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800643c:	2b00      	cmp	r3, #0
 800643e:	d10a      	bne.n	8006456 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8006440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006444:	f383 8811 	msr	BASEPRI, r3
 8006448:	f3bf 8f6f 	isb	sy
 800644c:	f3bf 8f4f 	dsb	sy
 8006450:	623b      	str	r3, [r7, #32]
}
 8006452:	bf00      	nop
 8006454:	e7fe      	b.n	8006454 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645a:	2b00      	cmp	r3, #0
 800645c:	d00a      	beq.n	8006474 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800645e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006462:	f383 8811 	msr	BASEPRI, r3
 8006466:	f3bf 8f6f 	isb	sy
 800646a:	f3bf 8f4f 	dsb	sy
 800646e:	61fb      	str	r3, [r7, #28]
}
 8006470:	bf00      	nop
 8006472:	e7fe      	b.n	8006472 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006474:	f001 f87a 	bl	800756c <xTaskGetSchedulerState>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d102      	bne.n	8006484 <xQueueSemaphoreTake+0x60>
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d101      	bne.n	8006488 <xQueueSemaphoreTake+0x64>
 8006484:	2301      	movs	r3, #1
 8006486:	e000      	b.n	800648a <xQueueSemaphoreTake+0x66>
 8006488:	2300      	movs	r3, #0
 800648a:	2b00      	cmp	r3, #0
 800648c:	d10a      	bne.n	80064a4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800648e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006492:	f383 8811 	msr	BASEPRI, r3
 8006496:	f3bf 8f6f 	isb	sy
 800649a:	f3bf 8f4f 	dsb	sy
 800649e:	61bb      	str	r3, [r7, #24]
}
 80064a0:	bf00      	nop
 80064a2:	e7fe      	b.n	80064a2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80064a4:	f001 fb72 	bl	8007b8c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80064a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ac:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80064ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d024      	beq.n	80064fe <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80064b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b6:	1e5a      	subs	r2, r3, #1
 80064b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064ba:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80064bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d104      	bne.n	80064ce <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80064c4:	f001 f9fa 	bl	80078bc <pvTaskIncrementMutexHeldCount>
 80064c8:	4602      	mov	r2, r0
 80064ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064cc:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d00f      	beq.n	80064f6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064d8:	3310      	adds	r3, #16
 80064da:	4618      	mov	r0, r3
 80064dc:	f000 fe86 	bl	80071ec <xTaskRemoveFromEventList>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d007      	beq.n	80064f6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80064e6:	4b54      	ldr	r3, [pc, #336]	; (8006638 <xQueueSemaphoreTake+0x214>)
 80064e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064ec:	601a      	str	r2, [r3, #0]
 80064ee:	f3bf 8f4f 	dsb	sy
 80064f2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80064f6:	f001 fb79 	bl	8007bec <vPortExitCritical>
				return pdPASS;
 80064fa:	2301      	movs	r3, #1
 80064fc:	e097      	b.n	800662e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d111      	bne.n	8006528 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006506:	2b00      	cmp	r3, #0
 8006508:	d00a      	beq.n	8006520 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800650a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800650e:	f383 8811 	msr	BASEPRI, r3
 8006512:	f3bf 8f6f 	isb	sy
 8006516:	f3bf 8f4f 	dsb	sy
 800651a:	617b      	str	r3, [r7, #20]
}
 800651c:	bf00      	nop
 800651e:	e7fe      	b.n	800651e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006520:	f001 fb64 	bl	8007bec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006524:	2300      	movs	r3, #0
 8006526:	e082      	b.n	800662e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006528:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800652a:	2b00      	cmp	r3, #0
 800652c:	d106      	bne.n	800653c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800652e:	f107 030c 	add.w	r3, r7, #12
 8006532:	4618      	mov	r0, r3
 8006534:	f000 febc 	bl	80072b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006538:	2301      	movs	r3, #1
 800653a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800653c:	f001 fb56 	bl	8007bec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006540:	f000 fc6c 	bl	8006e1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006544:	f001 fb22 	bl	8007b8c <vPortEnterCritical>
 8006548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800654a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800654e:	b25b      	sxtb	r3, r3
 8006550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006554:	d103      	bne.n	800655e <xQueueSemaphoreTake+0x13a>
 8006556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006558:	2200      	movs	r2, #0
 800655a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800655e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006560:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006564:	b25b      	sxtb	r3, r3
 8006566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800656a:	d103      	bne.n	8006574 <xQueueSemaphoreTake+0x150>
 800656c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800656e:	2200      	movs	r2, #0
 8006570:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006574:	f001 fb3a 	bl	8007bec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006578:	463a      	mov	r2, r7
 800657a:	f107 030c 	add.w	r3, r7, #12
 800657e:	4611      	mov	r1, r2
 8006580:	4618      	mov	r0, r3
 8006582:	f000 feab 	bl	80072dc <xTaskCheckForTimeOut>
 8006586:	4603      	mov	r3, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d132      	bne.n	80065f2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800658c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800658e:	f000 f9ce 	bl	800692e <prvIsQueueEmpty>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d026      	beq.n	80065e6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d109      	bne.n	80065b4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80065a0:	f001 faf4 	bl	8007b8c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80065a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	4618      	mov	r0, r3
 80065aa:	f000 fffd 	bl	80075a8 <xTaskPriorityInherit>
 80065ae:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80065b0:	f001 fb1c 	bl	8007bec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80065b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065b6:	3324      	adds	r3, #36	; 0x24
 80065b8:	683a      	ldr	r2, [r7, #0]
 80065ba:	4611      	mov	r1, r2
 80065bc:	4618      	mov	r0, r3
 80065be:	f000 fdf1 	bl	80071a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80065c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065c4:	f000 f961 	bl	800688a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80065c8:	f000 fc36 	bl	8006e38 <xTaskResumeAll>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	f47f af68 	bne.w	80064a4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80065d4:	4b18      	ldr	r3, [pc, #96]	; (8006638 <xQueueSemaphoreTake+0x214>)
 80065d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065da:	601a      	str	r2, [r3, #0]
 80065dc:	f3bf 8f4f 	dsb	sy
 80065e0:	f3bf 8f6f 	isb	sy
 80065e4:	e75e      	b.n	80064a4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80065e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065e8:	f000 f94f 	bl	800688a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80065ec:	f000 fc24 	bl	8006e38 <xTaskResumeAll>
 80065f0:	e758      	b.n	80064a4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80065f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065f4:	f000 f949 	bl	800688a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80065f8:	f000 fc1e 	bl	8006e38 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065fe:	f000 f996 	bl	800692e <prvIsQueueEmpty>
 8006602:	4603      	mov	r3, r0
 8006604:	2b00      	cmp	r3, #0
 8006606:	f43f af4d 	beq.w	80064a4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800660a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800660c:	2b00      	cmp	r3, #0
 800660e:	d00d      	beq.n	800662c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8006610:	f001 fabc 	bl	8007b8c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006614:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006616:	f000 f891 	bl	800673c <prvGetDisinheritPriorityAfterTimeout>
 800661a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800661c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006622:	4618      	mov	r0, r3
 8006624:	f001 f8bc 	bl	80077a0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006628:	f001 fae0 	bl	8007bec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800662c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800662e:	4618      	mov	r0, r3
 8006630:	3738      	adds	r7, #56	; 0x38
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	e000ed04 	.word	0xe000ed04

0800663c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b08e      	sub	sp, #56	; 0x38
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800664c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800664e:	2b00      	cmp	r3, #0
 8006650:	d10a      	bne.n	8006668 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8006652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006656:	f383 8811 	msr	BASEPRI, r3
 800665a:	f3bf 8f6f 	isb	sy
 800665e:	f3bf 8f4f 	dsb	sy
 8006662:	623b      	str	r3, [r7, #32]
}
 8006664:	bf00      	nop
 8006666:	e7fe      	b.n	8006666 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d103      	bne.n	8006676 <xQueueReceiveFromISR+0x3a>
 800666e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006672:	2b00      	cmp	r3, #0
 8006674:	d101      	bne.n	800667a <xQueueReceiveFromISR+0x3e>
 8006676:	2301      	movs	r3, #1
 8006678:	e000      	b.n	800667c <xQueueReceiveFromISR+0x40>
 800667a:	2300      	movs	r3, #0
 800667c:	2b00      	cmp	r3, #0
 800667e:	d10a      	bne.n	8006696 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006684:	f383 8811 	msr	BASEPRI, r3
 8006688:	f3bf 8f6f 	isb	sy
 800668c:	f3bf 8f4f 	dsb	sy
 8006690:	61fb      	str	r3, [r7, #28]
}
 8006692:	bf00      	nop
 8006694:	e7fe      	b.n	8006694 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006696:	f001 fb3b 	bl	8007d10 <vPortValidateInterruptPriority>
	__asm volatile
 800669a:	f3ef 8211 	mrs	r2, BASEPRI
 800669e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066a2:	f383 8811 	msr	BASEPRI, r3
 80066a6:	f3bf 8f6f 	isb	sy
 80066aa:	f3bf 8f4f 	dsb	sy
 80066ae:	61ba      	str	r2, [r7, #24]
 80066b0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80066b2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80066b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80066b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ba:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80066bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d02f      	beq.n	8006722 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80066c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80066cc:	68b9      	ldr	r1, [r7, #8]
 80066ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066d0:	f000 f8b5 	bl	800683e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80066d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066d6:	1e5a      	subs	r2, r3, #1
 80066d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066da:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80066dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80066e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e4:	d112      	bne.n	800670c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066e8:	691b      	ldr	r3, [r3, #16]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d016      	beq.n	800671c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066f0:	3310      	adds	r3, #16
 80066f2:	4618      	mov	r0, r3
 80066f4:	f000 fd7a 	bl	80071ec <xTaskRemoveFromEventList>
 80066f8:	4603      	mov	r3, r0
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d00e      	beq.n	800671c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d00b      	beq.n	800671c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	601a      	str	r2, [r3, #0]
 800670a:	e007      	b.n	800671c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800670c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006710:	3301      	adds	r3, #1
 8006712:	b2db      	uxtb	r3, r3
 8006714:	b25a      	sxtb	r2, r3
 8006716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006718:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800671c:	2301      	movs	r3, #1
 800671e:	637b      	str	r3, [r7, #52]	; 0x34
 8006720:	e001      	b.n	8006726 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006722:	2300      	movs	r3, #0
 8006724:	637b      	str	r3, [r7, #52]	; 0x34
 8006726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006728:	613b      	str	r3, [r7, #16]
	__asm volatile
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	f383 8811 	msr	BASEPRI, r3
}
 8006730:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006732:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006734:	4618      	mov	r0, r3
 8006736:	3738      	adds	r7, #56	; 0x38
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}

0800673c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800673c:	b480      	push	{r7}
 800673e:	b085      	sub	sp, #20
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006748:	2b00      	cmp	r3, #0
 800674a:	d006      	beq.n	800675a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f1c3 0307 	rsb	r3, r3, #7
 8006756:	60fb      	str	r3, [r7, #12]
 8006758:	e001      	b.n	800675e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800675a:	2300      	movs	r3, #0
 800675c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800675e:	68fb      	ldr	r3, [r7, #12]
	}
 8006760:	4618      	mov	r0, r3
 8006762:	3714      	adds	r7, #20
 8006764:	46bd      	mov	sp, r7
 8006766:	bc80      	pop	{r7}
 8006768:	4770      	bx	lr

0800676a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800676a:	b580      	push	{r7, lr}
 800676c:	b086      	sub	sp, #24
 800676e:	af00      	add	r7, sp, #0
 8006770:	60f8      	str	r0, [r7, #12]
 8006772:	60b9      	str	r1, [r7, #8]
 8006774:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006776:	2300      	movs	r3, #0
 8006778:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800677e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006784:	2b00      	cmp	r3, #0
 8006786:	d10d      	bne.n	80067a4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d14d      	bne.n	800682c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	4618      	mov	r0, r3
 8006796:	f000 ff7d 	bl	8007694 <xTaskPriorityDisinherit>
 800679a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2200      	movs	r2, #0
 80067a0:	609a      	str	r2, [r3, #8]
 80067a2:	e043      	b.n	800682c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d119      	bne.n	80067de <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6858      	ldr	r0, [r3, #4]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b2:	461a      	mov	r2, r3
 80067b4:	68b9      	ldr	r1, [r7, #8]
 80067b6:	f001 fcfd 	bl	80081b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	685a      	ldr	r2, [r3, #4]
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c2:	441a      	add	r2, r3
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	685a      	ldr	r2, [r3, #4]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	429a      	cmp	r2, r3
 80067d2:	d32b      	bcc.n	800682c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681a      	ldr	r2, [r3, #0]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	605a      	str	r2, [r3, #4]
 80067dc:	e026      	b.n	800682c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	68d8      	ldr	r0, [r3, #12]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067e6:	461a      	mov	r2, r3
 80067e8:	68b9      	ldr	r1, [r7, #8]
 80067ea:	f001 fce3 	bl	80081b4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	68da      	ldr	r2, [r3, #12]
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f6:	425b      	negs	r3, r3
 80067f8:	441a      	add	r2, r3
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	68da      	ldr	r2, [r3, #12]
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	429a      	cmp	r2, r3
 8006808:	d207      	bcs.n	800681a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	689a      	ldr	r2, [r3, #8]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006812:	425b      	negs	r3, r3
 8006814:	441a      	add	r2, r3
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2b02      	cmp	r3, #2
 800681e:	d105      	bne.n	800682c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006820:	693b      	ldr	r3, [r7, #16]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d002      	beq.n	800682c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	3b01      	subs	r3, #1
 800682a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	1c5a      	adds	r2, r3, #1
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006834:	697b      	ldr	r3, [r7, #20]
}
 8006836:	4618      	mov	r0, r3
 8006838:	3718      	adds	r7, #24
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}

0800683e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800683e:	b580      	push	{r7, lr}
 8006840:	b082      	sub	sp, #8
 8006842:	af00      	add	r7, sp, #0
 8006844:	6078      	str	r0, [r7, #4]
 8006846:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800684c:	2b00      	cmp	r3, #0
 800684e:	d018      	beq.n	8006882 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	68da      	ldr	r2, [r3, #12]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006858:	441a      	add	r2, r3
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	68da      	ldr	r2, [r3, #12]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	429a      	cmp	r2, r3
 8006868:	d303      	bcc.n	8006872 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	68d9      	ldr	r1, [r3, #12]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800687a:	461a      	mov	r2, r3
 800687c:	6838      	ldr	r0, [r7, #0]
 800687e:	f001 fc99 	bl	80081b4 <memcpy>
	}
}
 8006882:	bf00      	nop
 8006884:	3708      	adds	r7, #8
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}

0800688a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800688a:	b580      	push	{r7, lr}
 800688c:	b084      	sub	sp, #16
 800688e:	af00      	add	r7, sp, #0
 8006890:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006892:	f001 f97b 	bl	8007b8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800689c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800689e:	e011      	b.n	80068c4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d012      	beq.n	80068ce <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	3324      	adds	r3, #36	; 0x24
 80068ac:	4618      	mov	r0, r3
 80068ae:	f000 fc9d 	bl	80071ec <xTaskRemoveFromEventList>
 80068b2:	4603      	mov	r3, r0
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d001      	beq.n	80068bc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80068b8:	f000 fd72 	bl	80073a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80068bc:	7bfb      	ldrb	r3, [r7, #15]
 80068be:	3b01      	subs	r3, #1
 80068c0:	b2db      	uxtb	r3, r3
 80068c2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80068c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	dce9      	bgt.n	80068a0 <prvUnlockQueue+0x16>
 80068cc:	e000      	b.n	80068d0 <prvUnlockQueue+0x46>
					break;
 80068ce:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	22ff      	movs	r2, #255	; 0xff
 80068d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80068d8:	f001 f988 	bl	8007bec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80068dc:	f001 f956 	bl	8007b8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80068e6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80068e8:	e011      	b.n	800690e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d012      	beq.n	8006918 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	3310      	adds	r3, #16
 80068f6:	4618      	mov	r0, r3
 80068f8:	f000 fc78 	bl	80071ec <xTaskRemoveFromEventList>
 80068fc:	4603      	mov	r3, r0
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d001      	beq.n	8006906 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006902:	f000 fd4d 	bl	80073a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006906:	7bbb      	ldrb	r3, [r7, #14]
 8006908:	3b01      	subs	r3, #1
 800690a:	b2db      	uxtb	r3, r3
 800690c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800690e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006912:	2b00      	cmp	r3, #0
 8006914:	dce9      	bgt.n	80068ea <prvUnlockQueue+0x60>
 8006916:	e000      	b.n	800691a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006918:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	22ff      	movs	r2, #255	; 0xff
 800691e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006922:	f001 f963 	bl	8007bec <vPortExitCritical>
}
 8006926:	bf00      	nop
 8006928:	3710      	adds	r7, #16
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}

0800692e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800692e:	b580      	push	{r7, lr}
 8006930:	b084      	sub	sp, #16
 8006932:	af00      	add	r7, sp, #0
 8006934:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006936:	f001 f929 	bl	8007b8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800693e:	2b00      	cmp	r3, #0
 8006940:	d102      	bne.n	8006948 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006942:	2301      	movs	r3, #1
 8006944:	60fb      	str	r3, [r7, #12]
 8006946:	e001      	b.n	800694c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006948:	2300      	movs	r3, #0
 800694a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800694c:	f001 f94e 	bl	8007bec <vPortExitCritical>

	return xReturn;
 8006950:	68fb      	ldr	r3, [r7, #12]
}
 8006952:	4618      	mov	r0, r3
 8006954:	3710      	adds	r7, #16
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}

0800695a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800695a:	b580      	push	{r7, lr}
 800695c:	b084      	sub	sp, #16
 800695e:	af00      	add	r7, sp, #0
 8006960:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006962:	f001 f913 	bl	8007b8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800696e:	429a      	cmp	r2, r3
 8006970:	d102      	bne.n	8006978 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006972:	2301      	movs	r3, #1
 8006974:	60fb      	str	r3, [r7, #12]
 8006976:	e001      	b.n	800697c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006978:	2300      	movs	r3, #0
 800697a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800697c:	f001 f936 	bl	8007bec <vPortExitCritical>

	return xReturn;
 8006980:	68fb      	ldr	r3, [r7, #12]
}
 8006982:	4618      	mov	r0, r3
 8006984:	3710      	adds	r7, #16
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}

0800698a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800698a:	b580      	push	{r7, lr}
 800698c:	b08e      	sub	sp, #56	; 0x38
 800698e:	af04      	add	r7, sp, #16
 8006990:	60f8      	str	r0, [r7, #12]
 8006992:	60b9      	str	r1, [r7, #8]
 8006994:	607a      	str	r2, [r7, #4]
 8006996:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800699a:	2b00      	cmp	r3, #0
 800699c:	d10a      	bne.n	80069b4 <xTaskCreateStatic+0x2a>
	__asm volatile
 800699e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069a2:	f383 8811 	msr	BASEPRI, r3
 80069a6:	f3bf 8f6f 	isb	sy
 80069aa:	f3bf 8f4f 	dsb	sy
 80069ae:	623b      	str	r3, [r7, #32]
}
 80069b0:	bf00      	nop
 80069b2:	e7fe      	b.n	80069b2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80069b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d10a      	bne.n	80069d0 <xTaskCreateStatic+0x46>
	__asm volatile
 80069ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069be:	f383 8811 	msr	BASEPRI, r3
 80069c2:	f3bf 8f6f 	isb	sy
 80069c6:	f3bf 8f4f 	dsb	sy
 80069ca:	61fb      	str	r3, [r7, #28]
}
 80069cc:	bf00      	nop
 80069ce:	e7fe      	b.n	80069ce <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80069d0:	23b4      	movs	r3, #180	; 0xb4
 80069d2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	2bb4      	cmp	r3, #180	; 0xb4
 80069d8:	d00a      	beq.n	80069f0 <xTaskCreateStatic+0x66>
	__asm volatile
 80069da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069de:	f383 8811 	msr	BASEPRI, r3
 80069e2:	f3bf 8f6f 	isb	sy
 80069e6:	f3bf 8f4f 	dsb	sy
 80069ea:	61bb      	str	r3, [r7, #24]
}
 80069ec:	bf00      	nop
 80069ee:	e7fe      	b.n	80069ee <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80069f0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80069f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d01e      	beq.n	8006a36 <xTaskCreateStatic+0xac>
 80069f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d01b      	beq.n	8006a36 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80069fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a00:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a04:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a06:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0a:	2202      	movs	r2, #2
 8006a0c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006a10:	2300      	movs	r3, #0
 8006a12:	9303      	str	r3, [sp, #12]
 8006a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a16:	9302      	str	r3, [sp, #8]
 8006a18:	f107 0314 	add.w	r3, r7, #20
 8006a1c:	9301      	str	r3, [sp, #4]
 8006a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a20:	9300      	str	r3, [sp, #0]
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	687a      	ldr	r2, [r7, #4]
 8006a26:	68b9      	ldr	r1, [r7, #8]
 8006a28:	68f8      	ldr	r0, [r7, #12]
 8006a2a:	f000 f851 	bl	8006ad0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a2e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006a30:	f000 f8ec 	bl	8006c0c <prvAddNewTaskToReadyList>
 8006a34:	e001      	b.n	8006a3a <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006a36:	2300      	movs	r3, #0
 8006a38:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006a3a:	697b      	ldr	r3, [r7, #20]
	}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3728      	adds	r7, #40	; 0x28
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b08c      	sub	sp, #48	; 0x30
 8006a48:	af04      	add	r7, sp, #16
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	60b9      	str	r1, [r7, #8]
 8006a4e:	603b      	str	r3, [r7, #0]
 8006a50:	4613      	mov	r3, r2
 8006a52:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006a54:	88fb      	ldrh	r3, [r7, #6]
 8006a56:	009b      	lsls	r3, r3, #2
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f001 f997 	bl	8007d8c <pvPortMalloc>
 8006a5e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d00e      	beq.n	8006a84 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006a66:	20b4      	movs	r0, #180	; 0xb4
 8006a68:	f001 f990 	bl	8007d8c <pvPortMalloc>
 8006a6c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006a6e:	69fb      	ldr	r3, [r7, #28]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d003      	beq.n	8006a7c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	697a      	ldr	r2, [r7, #20]
 8006a78:	631a      	str	r2, [r3, #48]	; 0x30
 8006a7a:	e005      	b.n	8006a88 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006a7c:	6978      	ldr	r0, [r7, #20]
 8006a7e:	f001 fa51 	bl	8007f24 <vPortFree>
 8006a82:	e001      	b.n	8006a88 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006a84:	2300      	movs	r3, #0
 8006a86:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006a88:	69fb      	ldr	r3, [r7, #28]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d017      	beq.n	8006abe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006a96:	88fa      	ldrh	r2, [r7, #6]
 8006a98:	2300      	movs	r3, #0
 8006a9a:	9303      	str	r3, [sp, #12]
 8006a9c:	69fb      	ldr	r3, [r7, #28]
 8006a9e:	9302      	str	r3, [sp, #8]
 8006aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aa2:	9301      	str	r3, [sp, #4]
 8006aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aa6:	9300      	str	r3, [sp, #0]
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	68b9      	ldr	r1, [r7, #8]
 8006aac:	68f8      	ldr	r0, [r7, #12]
 8006aae:	f000 f80f 	bl	8006ad0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ab2:	69f8      	ldr	r0, [r7, #28]
 8006ab4:	f000 f8aa 	bl	8006c0c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	61bb      	str	r3, [r7, #24]
 8006abc:	e002      	b.n	8006ac4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006abe:	f04f 33ff 	mov.w	r3, #4294967295
 8006ac2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006ac4:	69bb      	ldr	r3, [r7, #24]
	}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3720      	adds	r7, #32
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}
	...

08006ad0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b088      	sub	sp, #32
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	60f8      	str	r0, [r7, #12]
 8006ad8:	60b9      	str	r1, [r7, #8]
 8006ada:	607a      	str	r2, [r7, #4]
 8006adc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ae0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006ae8:	3b01      	subs	r3, #1
 8006aea:	009b      	lsls	r3, r3, #2
 8006aec:	4413      	add	r3, r2
 8006aee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006af0:	69bb      	ldr	r3, [r7, #24]
 8006af2:	f023 0307 	bic.w	r3, r3, #7
 8006af6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006af8:	69bb      	ldr	r3, [r7, #24]
 8006afa:	f003 0307 	and.w	r3, r3, #7
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d00a      	beq.n	8006b18 <prvInitialiseNewTask+0x48>
	__asm volatile
 8006b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b06:	f383 8811 	msr	BASEPRI, r3
 8006b0a:	f3bf 8f6f 	isb	sy
 8006b0e:	f3bf 8f4f 	dsb	sy
 8006b12:	617b      	str	r3, [r7, #20]
}
 8006b14:	bf00      	nop
 8006b16:	e7fe      	b.n	8006b16 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d01f      	beq.n	8006b5e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b1e:	2300      	movs	r3, #0
 8006b20:	61fb      	str	r3, [r7, #28]
 8006b22:	e012      	b.n	8006b4a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006b24:	68ba      	ldr	r2, [r7, #8]
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	4413      	add	r3, r2
 8006b2a:	7819      	ldrb	r1, [r3, #0]
 8006b2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b2e:	69fb      	ldr	r3, [r7, #28]
 8006b30:	4413      	add	r3, r2
 8006b32:	3334      	adds	r3, #52	; 0x34
 8006b34:	460a      	mov	r2, r1
 8006b36:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006b38:	68ba      	ldr	r2, [r7, #8]
 8006b3a:	69fb      	ldr	r3, [r7, #28]
 8006b3c:	4413      	add	r3, r2
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d006      	beq.n	8006b52 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b44:	69fb      	ldr	r3, [r7, #28]
 8006b46:	3301      	adds	r3, #1
 8006b48:	61fb      	str	r3, [r7, #28]
 8006b4a:	69fb      	ldr	r3, [r7, #28]
 8006b4c:	2b0f      	cmp	r3, #15
 8006b4e:	d9e9      	bls.n	8006b24 <prvInitialiseNewTask+0x54>
 8006b50:	e000      	b.n	8006b54 <prvInitialiseNewTask+0x84>
			{
				break;
 8006b52:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b56:	2200      	movs	r2, #0
 8006b58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b5c:	e003      	b.n	8006b66 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b60:	2200      	movs	r2, #0
 8006b62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b68:	2b06      	cmp	r3, #6
 8006b6a:	d901      	bls.n	8006b70 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006b6c:	2306      	movs	r3, #6
 8006b6e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b74:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b7a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b7e:	2200      	movs	r2, #0
 8006b80:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b84:	3304      	adds	r3, #4
 8006b86:	4618      	mov	r0, r3
 8006b88:	f7ff f8f5 	bl	8005d76 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b8e:	3318      	adds	r3, #24
 8006b90:	4618      	mov	r0, r3
 8006b92:	f7ff f8f0 	bl	8005d76 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b9a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b9e:	f1c3 0207 	rsb	r2, r3, #7
 8006ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006baa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bae:	2200      	movs	r2, #0
 8006bb0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bbe:	334c      	adds	r3, #76	; 0x4c
 8006bc0:	2260      	movs	r2, #96	; 0x60
 8006bc2:	2100      	movs	r1, #0
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f001 fb03 	bl	80081d0 <memset>
 8006bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bcc:	4a0c      	ldr	r2, [pc, #48]	; (8006c00 <prvInitialiseNewTask+0x130>)
 8006bce:	651a      	str	r2, [r3, #80]	; 0x50
 8006bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd2:	4a0c      	ldr	r2, [pc, #48]	; (8006c04 <prvInitialiseNewTask+0x134>)
 8006bd4:	655a      	str	r2, [r3, #84]	; 0x54
 8006bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd8:	4a0b      	ldr	r2, [pc, #44]	; (8006c08 <prvInitialiseNewTask+0x138>)
 8006bda:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006bdc:	683a      	ldr	r2, [r7, #0]
 8006bde:	68f9      	ldr	r1, [r7, #12]
 8006be0:	69b8      	ldr	r0, [r7, #24]
 8006be2:	f000 fee5 	bl	80079b0 <pxPortInitialiseStack>
 8006be6:	4602      	mov	r2, r0
 8006be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bea:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d002      	beq.n	8006bf8 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bf6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006bf8:	bf00      	nop
 8006bfa:	3720      	adds	r7, #32
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	08009014 	.word	0x08009014
 8006c04:	08009034 	.word	0x08009034
 8006c08:	08008ff4 	.word	0x08008ff4

08006c0c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b082      	sub	sp, #8
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006c14:	f000 ffba 	bl	8007b8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006c18:	4b2a      	ldr	r3, [pc, #168]	; (8006cc4 <prvAddNewTaskToReadyList+0xb8>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	3301      	adds	r3, #1
 8006c1e:	4a29      	ldr	r2, [pc, #164]	; (8006cc4 <prvAddNewTaskToReadyList+0xb8>)
 8006c20:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006c22:	4b29      	ldr	r3, [pc, #164]	; (8006cc8 <prvAddNewTaskToReadyList+0xbc>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d109      	bne.n	8006c3e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006c2a:	4a27      	ldr	r2, [pc, #156]	; (8006cc8 <prvAddNewTaskToReadyList+0xbc>)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006c30:	4b24      	ldr	r3, [pc, #144]	; (8006cc4 <prvAddNewTaskToReadyList+0xb8>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d110      	bne.n	8006c5a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006c38:	f000 fbd6 	bl	80073e8 <prvInitialiseTaskLists>
 8006c3c:	e00d      	b.n	8006c5a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006c3e:	4b23      	ldr	r3, [pc, #140]	; (8006ccc <prvAddNewTaskToReadyList+0xc0>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d109      	bne.n	8006c5a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006c46:	4b20      	ldr	r3, [pc, #128]	; (8006cc8 <prvAddNewTaskToReadyList+0xbc>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c50:	429a      	cmp	r2, r3
 8006c52:	d802      	bhi.n	8006c5a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006c54:	4a1c      	ldr	r2, [pc, #112]	; (8006cc8 <prvAddNewTaskToReadyList+0xbc>)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006c5a:	4b1d      	ldr	r3, [pc, #116]	; (8006cd0 <prvAddNewTaskToReadyList+0xc4>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	3301      	adds	r3, #1
 8006c60:	4a1b      	ldr	r2, [pc, #108]	; (8006cd0 <prvAddNewTaskToReadyList+0xc4>)
 8006c62:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c68:	2201      	movs	r2, #1
 8006c6a:	409a      	lsls	r2, r3
 8006c6c:	4b19      	ldr	r3, [pc, #100]	; (8006cd4 <prvAddNewTaskToReadyList+0xc8>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	4a18      	ldr	r2, [pc, #96]	; (8006cd4 <prvAddNewTaskToReadyList+0xc8>)
 8006c74:	6013      	str	r3, [r2, #0]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c7a:	4613      	mov	r3, r2
 8006c7c:	009b      	lsls	r3, r3, #2
 8006c7e:	4413      	add	r3, r2
 8006c80:	009b      	lsls	r3, r3, #2
 8006c82:	4a15      	ldr	r2, [pc, #84]	; (8006cd8 <prvAddNewTaskToReadyList+0xcc>)
 8006c84:	441a      	add	r2, r3
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	3304      	adds	r3, #4
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	4610      	mov	r0, r2
 8006c8e:	f7ff f87e 	bl	8005d8e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006c92:	f000 ffab 	bl	8007bec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006c96:	4b0d      	ldr	r3, [pc, #52]	; (8006ccc <prvAddNewTaskToReadyList+0xc0>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d00e      	beq.n	8006cbc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006c9e:	4b0a      	ldr	r3, [pc, #40]	; (8006cc8 <prvAddNewTaskToReadyList+0xbc>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d207      	bcs.n	8006cbc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006cac:	4b0b      	ldr	r3, [pc, #44]	; (8006cdc <prvAddNewTaskToReadyList+0xd0>)
 8006cae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cb2:	601a      	str	r2, [r3, #0]
 8006cb4:	f3bf 8f4f 	dsb	sy
 8006cb8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006cbc:	bf00      	nop
 8006cbe:	3708      	adds	r7, #8
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}
 8006cc4:	2000049c 	.word	0x2000049c
 8006cc8:	2000039c 	.word	0x2000039c
 8006ccc:	200004a8 	.word	0x200004a8
 8006cd0:	200004b8 	.word	0x200004b8
 8006cd4:	200004a4 	.word	0x200004a4
 8006cd8:	200003a0 	.word	0x200003a0
 8006cdc:	e000ed04 	.word	0xe000ed04

08006ce0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b084      	sub	sp, #16
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d017      	beq.n	8006d22 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006cf2:	4b13      	ldr	r3, [pc, #76]	; (8006d40 <vTaskDelay+0x60>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d00a      	beq.n	8006d10 <vTaskDelay+0x30>
	__asm volatile
 8006cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cfe:	f383 8811 	msr	BASEPRI, r3
 8006d02:	f3bf 8f6f 	isb	sy
 8006d06:	f3bf 8f4f 	dsb	sy
 8006d0a:	60bb      	str	r3, [r7, #8]
}
 8006d0c:	bf00      	nop
 8006d0e:	e7fe      	b.n	8006d0e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006d10:	f000 f884 	bl	8006e1c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006d14:	2100      	movs	r1, #0
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f000 fde4 	bl	80078e4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006d1c:	f000 f88c 	bl	8006e38 <xTaskResumeAll>
 8006d20:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d107      	bne.n	8006d38 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006d28:	4b06      	ldr	r3, [pc, #24]	; (8006d44 <vTaskDelay+0x64>)
 8006d2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d2e:	601a      	str	r2, [r3, #0]
 8006d30:	f3bf 8f4f 	dsb	sy
 8006d34:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d38:	bf00      	nop
 8006d3a:	3710      	adds	r7, #16
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}
 8006d40:	200004c4 	.word	0x200004c4
 8006d44:	e000ed04 	.word	0xe000ed04

08006d48 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b08a      	sub	sp, #40	; 0x28
 8006d4c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006d52:	2300      	movs	r3, #0
 8006d54:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006d56:	463a      	mov	r2, r7
 8006d58:	1d39      	adds	r1, r7, #4
 8006d5a:	f107 0308 	add.w	r3, r7, #8
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f7fa fad8 	bl	8001314 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006d64:	6839      	ldr	r1, [r7, #0]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	9202      	str	r2, [sp, #8]
 8006d6c:	9301      	str	r3, [sp, #4]
 8006d6e:	2300      	movs	r3, #0
 8006d70:	9300      	str	r3, [sp, #0]
 8006d72:	2300      	movs	r3, #0
 8006d74:	460a      	mov	r2, r1
 8006d76:	4921      	ldr	r1, [pc, #132]	; (8006dfc <vTaskStartScheduler+0xb4>)
 8006d78:	4821      	ldr	r0, [pc, #132]	; (8006e00 <vTaskStartScheduler+0xb8>)
 8006d7a:	f7ff fe06 	bl	800698a <xTaskCreateStatic>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	4a20      	ldr	r2, [pc, #128]	; (8006e04 <vTaskStartScheduler+0xbc>)
 8006d82:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006d84:	4b1f      	ldr	r3, [pc, #124]	; (8006e04 <vTaskStartScheduler+0xbc>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d002      	beq.n	8006d92 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	617b      	str	r3, [r7, #20]
 8006d90:	e001      	b.n	8006d96 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006d92:	2300      	movs	r3, #0
 8006d94:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d11b      	bne.n	8006dd4 <vTaskStartScheduler+0x8c>
	__asm volatile
 8006d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006da0:	f383 8811 	msr	BASEPRI, r3
 8006da4:	f3bf 8f6f 	isb	sy
 8006da8:	f3bf 8f4f 	dsb	sy
 8006dac:	613b      	str	r3, [r7, #16]
}
 8006dae:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006db0:	4b15      	ldr	r3, [pc, #84]	; (8006e08 <vTaskStartScheduler+0xc0>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	334c      	adds	r3, #76	; 0x4c
 8006db6:	4a15      	ldr	r2, [pc, #84]	; (8006e0c <vTaskStartScheduler+0xc4>)
 8006db8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006dba:	4b15      	ldr	r3, [pc, #84]	; (8006e10 <vTaskStartScheduler+0xc8>)
 8006dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8006dc0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006dc2:	4b14      	ldr	r3, [pc, #80]	; (8006e14 <vTaskStartScheduler+0xcc>)
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006dc8:	4b13      	ldr	r3, [pc, #76]	; (8006e18 <vTaskStartScheduler+0xd0>)
 8006dca:	2200      	movs	r2, #0
 8006dcc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006dce:	f000 fe6b 	bl	8007aa8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006dd2:	e00e      	b.n	8006df2 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dda:	d10a      	bne.n	8006df2 <vTaskStartScheduler+0xaa>
	__asm volatile
 8006ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006de0:	f383 8811 	msr	BASEPRI, r3
 8006de4:	f3bf 8f6f 	isb	sy
 8006de8:	f3bf 8f4f 	dsb	sy
 8006dec:	60fb      	str	r3, [r7, #12]
}
 8006dee:	bf00      	nop
 8006df0:	e7fe      	b.n	8006df0 <vTaskStartScheduler+0xa8>
}
 8006df2:	bf00      	nop
 8006df4:	3718      	adds	r7, #24
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	08008fa0 	.word	0x08008fa0
 8006e00:	080073b9 	.word	0x080073b9
 8006e04:	200004c0 	.word	0x200004c0
 8006e08:	2000039c 	.word	0x2000039c
 8006e0c:	20000014 	.word	0x20000014
 8006e10:	200004bc 	.word	0x200004bc
 8006e14:	200004a8 	.word	0x200004a8
 8006e18:	200004a0 	.word	0x200004a0

08006e1c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006e20:	4b04      	ldr	r3, [pc, #16]	; (8006e34 <vTaskSuspendAll+0x18>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	3301      	adds	r3, #1
 8006e26:	4a03      	ldr	r2, [pc, #12]	; (8006e34 <vTaskSuspendAll+0x18>)
 8006e28:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006e2a:	bf00      	nop
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bc80      	pop	{r7}
 8006e30:	4770      	bx	lr
 8006e32:	bf00      	nop
 8006e34:	200004c4 	.word	0x200004c4

08006e38 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006e42:	2300      	movs	r3, #0
 8006e44:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006e46:	4b41      	ldr	r3, [pc, #260]	; (8006f4c <xTaskResumeAll+0x114>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d10a      	bne.n	8006e64 <xTaskResumeAll+0x2c>
	__asm volatile
 8006e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e52:	f383 8811 	msr	BASEPRI, r3
 8006e56:	f3bf 8f6f 	isb	sy
 8006e5a:	f3bf 8f4f 	dsb	sy
 8006e5e:	603b      	str	r3, [r7, #0]
}
 8006e60:	bf00      	nop
 8006e62:	e7fe      	b.n	8006e62 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006e64:	f000 fe92 	bl	8007b8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006e68:	4b38      	ldr	r3, [pc, #224]	; (8006f4c <xTaskResumeAll+0x114>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	3b01      	subs	r3, #1
 8006e6e:	4a37      	ldr	r2, [pc, #220]	; (8006f4c <xTaskResumeAll+0x114>)
 8006e70:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e72:	4b36      	ldr	r3, [pc, #216]	; (8006f4c <xTaskResumeAll+0x114>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d161      	bne.n	8006f3e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006e7a:	4b35      	ldr	r3, [pc, #212]	; (8006f50 <xTaskResumeAll+0x118>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d05d      	beq.n	8006f3e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e82:	e02e      	b.n	8006ee2 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e84:	4b33      	ldr	r3, [pc, #204]	; (8006f54 <xTaskResumeAll+0x11c>)
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	68db      	ldr	r3, [r3, #12]
 8006e8a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	3318      	adds	r3, #24
 8006e90:	4618      	mov	r0, r3
 8006e92:	f7fe ffd7 	bl	8005e44 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	3304      	adds	r3, #4
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f7fe ffd2 	bl	8005e44 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	409a      	lsls	r2, r3
 8006ea8:	4b2b      	ldr	r3, [pc, #172]	; (8006f58 <xTaskResumeAll+0x120>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	4a2a      	ldr	r2, [pc, #168]	; (8006f58 <xTaskResumeAll+0x120>)
 8006eb0:	6013      	str	r3, [r2, #0]
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eb6:	4613      	mov	r3, r2
 8006eb8:	009b      	lsls	r3, r3, #2
 8006eba:	4413      	add	r3, r2
 8006ebc:	009b      	lsls	r3, r3, #2
 8006ebe:	4a27      	ldr	r2, [pc, #156]	; (8006f5c <xTaskResumeAll+0x124>)
 8006ec0:	441a      	add	r2, r3
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	3304      	adds	r3, #4
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	4610      	mov	r0, r2
 8006eca:	f7fe ff60 	bl	8005d8e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ed2:	4b23      	ldr	r3, [pc, #140]	; (8006f60 <xTaskResumeAll+0x128>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d302      	bcc.n	8006ee2 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006edc:	4b21      	ldr	r3, [pc, #132]	; (8006f64 <xTaskResumeAll+0x12c>)
 8006ede:	2201      	movs	r2, #1
 8006ee0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ee2:	4b1c      	ldr	r3, [pc, #112]	; (8006f54 <xTaskResumeAll+0x11c>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d1cc      	bne.n	8006e84 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d001      	beq.n	8006ef4 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006ef0:	f000 fb1c 	bl	800752c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006ef4:	4b1c      	ldr	r3, [pc, #112]	; (8006f68 <xTaskResumeAll+0x130>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d010      	beq.n	8006f22 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006f00:	f000 f836 	bl	8006f70 <xTaskIncrementTick>
 8006f04:	4603      	mov	r3, r0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d002      	beq.n	8006f10 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006f0a:	4b16      	ldr	r3, [pc, #88]	; (8006f64 <xTaskResumeAll+0x12c>)
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	3b01      	subs	r3, #1
 8006f14:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d1f1      	bne.n	8006f00 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006f1c:	4b12      	ldr	r3, [pc, #72]	; (8006f68 <xTaskResumeAll+0x130>)
 8006f1e:	2200      	movs	r2, #0
 8006f20:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006f22:	4b10      	ldr	r3, [pc, #64]	; (8006f64 <xTaskResumeAll+0x12c>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d009      	beq.n	8006f3e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006f2e:	4b0f      	ldr	r3, [pc, #60]	; (8006f6c <xTaskResumeAll+0x134>)
 8006f30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f34:	601a      	str	r2, [r3, #0]
 8006f36:	f3bf 8f4f 	dsb	sy
 8006f3a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f3e:	f000 fe55 	bl	8007bec <vPortExitCritical>

	return xAlreadyYielded;
 8006f42:	68bb      	ldr	r3, [r7, #8]
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3710      	adds	r7, #16
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}
 8006f4c:	200004c4 	.word	0x200004c4
 8006f50:	2000049c 	.word	0x2000049c
 8006f54:	2000045c 	.word	0x2000045c
 8006f58:	200004a4 	.word	0x200004a4
 8006f5c:	200003a0 	.word	0x200003a0
 8006f60:	2000039c 	.word	0x2000039c
 8006f64:	200004b0 	.word	0x200004b0
 8006f68:	200004ac 	.word	0x200004ac
 8006f6c:	e000ed04 	.word	0xe000ed04

08006f70 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b086      	sub	sp, #24
 8006f74:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006f76:	2300      	movs	r3, #0
 8006f78:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f7a:	4b4e      	ldr	r3, [pc, #312]	; (80070b4 <xTaskIncrementTick+0x144>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	f040 808e 	bne.w	80070a0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006f84:	4b4c      	ldr	r3, [pc, #304]	; (80070b8 <xTaskIncrementTick+0x148>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	3301      	adds	r3, #1
 8006f8a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006f8c:	4a4a      	ldr	r2, [pc, #296]	; (80070b8 <xTaskIncrementTick+0x148>)
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d120      	bne.n	8006fda <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006f98:	4b48      	ldr	r3, [pc, #288]	; (80070bc <xTaskIncrementTick+0x14c>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d00a      	beq.n	8006fb8 <xTaskIncrementTick+0x48>
	__asm volatile
 8006fa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fa6:	f383 8811 	msr	BASEPRI, r3
 8006faa:	f3bf 8f6f 	isb	sy
 8006fae:	f3bf 8f4f 	dsb	sy
 8006fb2:	603b      	str	r3, [r7, #0]
}
 8006fb4:	bf00      	nop
 8006fb6:	e7fe      	b.n	8006fb6 <xTaskIncrementTick+0x46>
 8006fb8:	4b40      	ldr	r3, [pc, #256]	; (80070bc <xTaskIncrementTick+0x14c>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	60fb      	str	r3, [r7, #12]
 8006fbe:	4b40      	ldr	r3, [pc, #256]	; (80070c0 <xTaskIncrementTick+0x150>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a3e      	ldr	r2, [pc, #248]	; (80070bc <xTaskIncrementTick+0x14c>)
 8006fc4:	6013      	str	r3, [r2, #0]
 8006fc6:	4a3e      	ldr	r2, [pc, #248]	; (80070c0 <xTaskIncrementTick+0x150>)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6013      	str	r3, [r2, #0]
 8006fcc:	4b3d      	ldr	r3, [pc, #244]	; (80070c4 <xTaskIncrementTick+0x154>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	3301      	adds	r3, #1
 8006fd2:	4a3c      	ldr	r2, [pc, #240]	; (80070c4 <xTaskIncrementTick+0x154>)
 8006fd4:	6013      	str	r3, [r2, #0]
 8006fd6:	f000 faa9 	bl	800752c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006fda:	4b3b      	ldr	r3, [pc, #236]	; (80070c8 <xTaskIncrementTick+0x158>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	693a      	ldr	r2, [r7, #16]
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d348      	bcc.n	8007076 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fe4:	4b35      	ldr	r3, [pc, #212]	; (80070bc <xTaskIncrementTick+0x14c>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d104      	bne.n	8006ff8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006fee:	4b36      	ldr	r3, [pc, #216]	; (80070c8 <xTaskIncrementTick+0x158>)
 8006ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ff4:	601a      	str	r2, [r3, #0]
					break;
 8006ff6:	e03e      	b.n	8007076 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ff8:	4b30      	ldr	r3, [pc, #192]	; (80070bc <xTaskIncrementTick+0x14c>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	68db      	ldr	r3, [r3, #12]
 8006ffe:	68db      	ldr	r3, [r3, #12]
 8007000:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007008:	693a      	ldr	r2, [r7, #16]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	429a      	cmp	r2, r3
 800700e:	d203      	bcs.n	8007018 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007010:	4a2d      	ldr	r2, [pc, #180]	; (80070c8 <xTaskIncrementTick+0x158>)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007016:	e02e      	b.n	8007076 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	3304      	adds	r3, #4
 800701c:	4618      	mov	r0, r3
 800701e:	f7fe ff11 	bl	8005e44 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007026:	2b00      	cmp	r3, #0
 8007028:	d004      	beq.n	8007034 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	3318      	adds	r3, #24
 800702e:	4618      	mov	r0, r3
 8007030:	f7fe ff08 	bl	8005e44 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007038:	2201      	movs	r2, #1
 800703a:	409a      	lsls	r2, r3
 800703c:	4b23      	ldr	r3, [pc, #140]	; (80070cc <xTaskIncrementTick+0x15c>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4313      	orrs	r3, r2
 8007042:	4a22      	ldr	r2, [pc, #136]	; (80070cc <xTaskIncrementTick+0x15c>)
 8007044:	6013      	str	r3, [r2, #0]
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800704a:	4613      	mov	r3, r2
 800704c:	009b      	lsls	r3, r3, #2
 800704e:	4413      	add	r3, r2
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	4a1f      	ldr	r2, [pc, #124]	; (80070d0 <xTaskIncrementTick+0x160>)
 8007054:	441a      	add	r2, r3
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	3304      	adds	r3, #4
 800705a:	4619      	mov	r1, r3
 800705c:	4610      	mov	r0, r2
 800705e:	f7fe fe96 	bl	8005d8e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007066:	4b1b      	ldr	r3, [pc, #108]	; (80070d4 <xTaskIncrementTick+0x164>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800706c:	429a      	cmp	r2, r3
 800706e:	d3b9      	bcc.n	8006fe4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007070:	2301      	movs	r3, #1
 8007072:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007074:	e7b6      	b.n	8006fe4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007076:	4b17      	ldr	r3, [pc, #92]	; (80070d4 <xTaskIncrementTick+0x164>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800707c:	4914      	ldr	r1, [pc, #80]	; (80070d0 <xTaskIncrementTick+0x160>)
 800707e:	4613      	mov	r3, r2
 8007080:	009b      	lsls	r3, r3, #2
 8007082:	4413      	add	r3, r2
 8007084:	009b      	lsls	r3, r3, #2
 8007086:	440b      	add	r3, r1
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2b01      	cmp	r3, #1
 800708c:	d901      	bls.n	8007092 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800708e:	2301      	movs	r3, #1
 8007090:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007092:	4b11      	ldr	r3, [pc, #68]	; (80070d8 <xTaskIncrementTick+0x168>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d007      	beq.n	80070aa <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800709a:	2301      	movs	r3, #1
 800709c:	617b      	str	r3, [r7, #20]
 800709e:	e004      	b.n	80070aa <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80070a0:	4b0e      	ldr	r3, [pc, #56]	; (80070dc <xTaskIncrementTick+0x16c>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	3301      	adds	r3, #1
 80070a6:	4a0d      	ldr	r2, [pc, #52]	; (80070dc <xTaskIncrementTick+0x16c>)
 80070a8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80070aa:	697b      	ldr	r3, [r7, #20]
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3718      	adds	r7, #24
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}
 80070b4:	200004c4 	.word	0x200004c4
 80070b8:	200004a0 	.word	0x200004a0
 80070bc:	20000454 	.word	0x20000454
 80070c0:	20000458 	.word	0x20000458
 80070c4:	200004b4 	.word	0x200004b4
 80070c8:	200004bc 	.word	0x200004bc
 80070cc:	200004a4 	.word	0x200004a4
 80070d0:	200003a0 	.word	0x200003a0
 80070d4:	2000039c 	.word	0x2000039c
 80070d8:	200004b0 	.word	0x200004b0
 80070dc:	200004ac 	.word	0x200004ac

080070e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80070e0:	b480      	push	{r7}
 80070e2:	b087      	sub	sp, #28
 80070e4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80070e6:	4b29      	ldr	r3, [pc, #164]	; (800718c <vTaskSwitchContext+0xac>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d003      	beq.n	80070f6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80070ee:	4b28      	ldr	r3, [pc, #160]	; (8007190 <vTaskSwitchContext+0xb0>)
 80070f0:	2201      	movs	r2, #1
 80070f2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80070f4:	e044      	b.n	8007180 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80070f6:	4b26      	ldr	r3, [pc, #152]	; (8007190 <vTaskSwitchContext+0xb0>)
 80070f8:	2200      	movs	r2, #0
 80070fa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070fc:	4b25      	ldr	r3, [pc, #148]	; (8007194 <vTaskSwitchContext+0xb4>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	fab3 f383 	clz	r3, r3
 8007108:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800710a:	7afb      	ldrb	r3, [r7, #11]
 800710c:	f1c3 031f 	rsb	r3, r3, #31
 8007110:	617b      	str	r3, [r7, #20]
 8007112:	4921      	ldr	r1, [pc, #132]	; (8007198 <vTaskSwitchContext+0xb8>)
 8007114:	697a      	ldr	r2, [r7, #20]
 8007116:	4613      	mov	r3, r2
 8007118:	009b      	lsls	r3, r3, #2
 800711a:	4413      	add	r3, r2
 800711c:	009b      	lsls	r3, r3, #2
 800711e:	440b      	add	r3, r1
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d10a      	bne.n	800713c <vTaskSwitchContext+0x5c>
	__asm volatile
 8007126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800712a:	f383 8811 	msr	BASEPRI, r3
 800712e:	f3bf 8f6f 	isb	sy
 8007132:	f3bf 8f4f 	dsb	sy
 8007136:	607b      	str	r3, [r7, #4]
}
 8007138:	bf00      	nop
 800713a:	e7fe      	b.n	800713a <vTaskSwitchContext+0x5a>
 800713c:	697a      	ldr	r2, [r7, #20]
 800713e:	4613      	mov	r3, r2
 8007140:	009b      	lsls	r3, r3, #2
 8007142:	4413      	add	r3, r2
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	4a14      	ldr	r2, [pc, #80]	; (8007198 <vTaskSwitchContext+0xb8>)
 8007148:	4413      	add	r3, r2
 800714a:	613b      	str	r3, [r7, #16]
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	685a      	ldr	r2, [r3, #4]
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	605a      	str	r2, [r3, #4]
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	685a      	ldr	r2, [r3, #4]
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	3308      	adds	r3, #8
 800715e:	429a      	cmp	r2, r3
 8007160:	d104      	bne.n	800716c <vTaskSwitchContext+0x8c>
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	685a      	ldr	r2, [r3, #4]
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	605a      	str	r2, [r3, #4]
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	68db      	ldr	r3, [r3, #12]
 8007172:	4a0a      	ldr	r2, [pc, #40]	; (800719c <vTaskSwitchContext+0xbc>)
 8007174:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007176:	4b09      	ldr	r3, [pc, #36]	; (800719c <vTaskSwitchContext+0xbc>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	334c      	adds	r3, #76	; 0x4c
 800717c:	4a08      	ldr	r2, [pc, #32]	; (80071a0 <vTaskSwitchContext+0xc0>)
 800717e:	6013      	str	r3, [r2, #0]
}
 8007180:	bf00      	nop
 8007182:	371c      	adds	r7, #28
 8007184:	46bd      	mov	sp, r7
 8007186:	bc80      	pop	{r7}
 8007188:	4770      	bx	lr
 800718a:	bf00      	nop
 800718c:	200004c4 	.word	0x200004c4
 8007190:	200004b0 	.word	0x200004b0
 8007194:	200004a4 	.word	0x200004a4
 8007198:	200003a0 	.word	0x200003a0
 800719c:	2000039c 	.word	0x2000039c
 80071a0:	20000014 	.word	0x20000014

080071a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b084      	sub	sp, #16
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10a      	bne.n	80071ca <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80071b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071b8:	f383 8811 	msr	BASEPRI, r3
 80071bc:	f3bf 8f6f 	isb	sy
 80071c0:	f3bf 8f4f 	dsb	sy
 80071c4:	60fb      	str	r3, [r7, #12]
}
 80071c6:	bf00      	nop
 80071c8:	e7fe      	b.n	80071c8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80071ca:	4b07      	ldr	r3, [pc, #28]	; (80071e8 <vTaskPlaceOnEventList+0x44>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	3318      	adds	r3, #24
 80071d0:	4619      	mov	r1, r3
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f7fe fdfe 	bl	8005dd4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80071d8:	2101      	movs	r1, #1
 80071da:	6838      	ldr	r0, [r7, #0]
 80071dc:	f000 fb82 	bl	80078e4 <prvAddCurrentTaskToDelayedList>
}
 80071e0:	bf00      	nop
 80071e2:	3710      	adds	r7, #16
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	2000039c 	.word	0x2000039c

080071ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b086      	sub	sp, #24
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	68db      	ldr	r3, [r3, #12]
 80071f8:	68db      	ldr	r3, [r3, #12]
 80071fa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d10a      	bne.n	8007218 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007206:	f383 8811 	msr	BASEPRI, r3
 800720a:	f3bf 8f6f 	isb	sy
 800720e:	f3bf 8f4f 	dsb	sy
 8007212:	60fb      	str	r3, [r7, #12]
}
 8007214:	bf00      	nop
 8007216:	e7fe      	b.n	8007216 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	3318      	adds	r3, #24
 800721c:	4618      	mov	r0, r3
 800721e:	f7fe fe11 	bl	8005e44 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007222:	4b1d      	ldr	r3, [pc, #116]	; (8007298 <xTaskRemoveFromEventList+0xac>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d11c      	bne.n	8007264 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	3304      	adds	r3, #4
 800722e:	4618      	mov	r0, r3
 8007230:	f7fe fe08 	bl	8005e44 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007238:	2201      	movs	r2, #1
 800723a:	409a      	lsls	r2, r3
 800723c:	4b17      	ldr	r3, [pc, #92]	; (800729c <xTaskRemoveFromEventList+0xb0>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4313      	orrs	r3, r2
 8007242:	4a16      	ldr	r2, [pc, #88]	; (800729c <xTaskRemoveFromEventList+0xb0>)
 8007244:	6013      	str	r3, [r2, #0]
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800724a:	4613      	mov	r3, r2
 800724c:	009b      	lsls	r3, r3, #2
 800724e:	4413      	add	r3, r2
 8007250:	009b      	lsls	r3, r3, #2
 8007252:	4a13      	ldr	r2, [pc, #76]	; (80072a0 <xTaskRemoveFromEventList+0xb4>)
 8007254:	441a      	add	r2, r3
 8007256:	693b      	ldr	r3, [r7, #16]
 8007258:	3304      	adds	r3, #4
 800725a:	4619      	mov	r1, r3
 800725c:	4610      	mov	r0, r2
 800725e:	f7fe fd96 	bl	8005d8e <vListInsertEnd>
 8007262:	e005      	b.n	8007270 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007264:	693b      	ldr	r3, [r7, #16]
 8007266:	3318      	adds	r3, #24
 8007268:	4619      	mov	r1, r3
 800726a:	480e      	ldr	r0, [pc, #56]	; (80072a4 <xTaskRemoveFromEventList+0xb8>)
 800726c:	f7fe fd8f 	bl	8005d8e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007274:	4b0c      	ldr	r3, [pc, #48]	; (80072a8 <xTaskRemoveFromEventList+0xbc>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800727a:	429a      	cmp	r2, r3
 800727c:	d905      	bls.n	800728a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800727e:	2301      	movs	r3, #1
 8007280:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007282:	4b0a      	ldr	r3, [pc, #40]	; (80072ac <xTaskRemoveFromEventList+0xc0>)
 8007284:	2201      	movs	r2, #1
 8007286:	601a      	str	r2, [r3, #0]
 8007288:	e001      	b.n	800728e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800728a:	2300      	movs	r3, #0
 800728c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800728e:	697b      	ldr	r3, [r7, #20]
}
 8007290:	4618      	mov	r0, r3
 8007292:	3718      	adds	r7, #24
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}
 8007298:	200004c4 	.word	0x200004c4
 800729c:	200004a4 	.word	0x200004a4
 80072a0:	200003a0 	.word	0x200003a0
 80072a4:	2000045c 	.word	0x2000045c
 80072a8:	2000039c 	.word	0x2000039c
 80072ac:	200004b0 	.word	0x200004b0

080072b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80072b0:	b480      	push	{r7}
 80072b2:	b083      	sub	sp, #12
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80072b8:	4b06      	ldr	r3, [pc, #24]	; (80072d4 <vTaskInternalSetTimeOutState+0x24>)
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80072c0:	4b05      	ldr	r3, [pc, #20]	; (80072d8 <vTaskInternalSetTimeOutState+0x28>)
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	605a      	str	r2, [r3, #4]
}
 80072c8:	bf00      	nop
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bc80      	pop	{r7}
 80072d0:	4770      	bx	lr
 80072d2:	bf00      	nop
 80072d4:	200004b4 	.word	0x200004b4
 80072d8:	200004a0 	.word	0x200004a0

080072dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b088      	sub	sp, #32
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d10a      	bne.n	8007302 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80072ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f0:	f383 8811 	msr	BASEPRI, r3
 80072f4:	f3bf 8f6f 	isb	sy
 80072f8:	f3bf 8f4f 	dsb	sy
 80072fc:	613b      	str	r3, [r7, #16]
}
 80072fe:	bf00      	nop
 8007300:	e7fe      	b.n	8007300 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d10a      	bne.n	800731e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800730c:	f383 8811 	msr	BASEPRI, r3
 8007310:	f3bf 8f6f 	isb	sy
 8007314:	f3bf 8f4f 	dsb	sy
 8007318:	60fb      	str	r3, [r7, #12]
}
 800731a:	bf00      	nop
 800731c:	e7fe      	b.n	800731c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800731e:	f000 fc35 	bl	8007b8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007322:	4b1d      	ldr	r3, [pc, #116]	; (8007398 <xTaskCheckForTimeOut+0xbc>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	69ba      	ldr	r2, [r7, #24]
 800732e:	1ad3      	subs	r3, r2, r3
 8007330:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800733a:	d102      	bne.n	8007342 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800733c:	2300      	movs	r3, #0
 800733e:	61fb      	str	r3, [r7, #28]
 8007340:	e023      	b.n	800738a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	4b15      	ldr	r3, [pc, #84]	; (800739c <xTaskCheckForTimeOut+0xc0>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	429a      	cmp	r2, r3
 800734c:	d007      	beq.n	800735e <xTaskCheckForTimeOut+0x82>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	69ba      	ldr	r2, [r7, #24]
 8007354:	429a      	cmp	r2, r3
 8007356:	d302      	bcc.n	800735e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007358:	2301      	movs	r3, #1
 800735a:	61fb      	str	r3, [r7, #28]
 800735c:	e015      	b.n	800738a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	697a      	ldr	r2, [r7, #20]
 8007364:	429a      	cmp	r2, r3
 8007366:	d20b      	bcs.n	8007380 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	681a      	ldr	r2, [r3, #0]
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	1ad2      	subs	r2, r2, r3
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f7ff ff9b 	bl	80072b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800737a:	2300      	movs	r3, #0
 800737c:	61fb      	str	r3, [r7, #28]
 800737e:	e004      	b.n	800738a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	2200      	movs	r2, #0
 8007384:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007386:	2301      	movs	r3, #1
 8007388:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800738a:	f000 fc2f 	bl	8007bec <vPortExitCritical>

	return xReturn;
 800738e:	69fb      	ldr	r3, [r7, #28]
}
 8007390:	4618      	mov	r0, r3
 8007392:	3720      	adds	r7, #32
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}
 8007398:	200004a0 	.word	0x200004a0
 800739c:	200004b4 	.word	0x200004b4

080073a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80073a0:	b480      	push	{r7}
 80073a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80073a4:	4b03      	ldr	r3, [pc, #12]	; (80073b4 <vTaskMissedYield+0x14>)
 80073a6:	2201      	movs	r2, #1
 80073a8:	601a      	str	r2, [r3, #0]
}
 80073aa:	bf00      	nop
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bc80      	pop	{r7}
 80073b0:	4770      	bx	lr
 80073b2:	bf00      	nop
 80073b4:	200004b0 	.word	0x200004b0

080073b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b082      	sub	sp, #8
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80073c0:	f000 f852 	bl	8007468 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80073c4:	4b06      	ldr	r3, [pc, #24]	; (80073e0 <prvIdleTask+0x28>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d9f9      	bls.n	80073c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80073cc:	4b05      	ldr	r3, [pc, #20]	; (80073e4 <prvIdleTask+0x2c>)
 80073ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073d2:	601a      	str	r2, [r3, #0]
 80073d4:	f3bf 8f4f 	dsb	sy
 80073d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80073dc:	e7f0      	b.n	80073c0 <prvIdleTask+0x8>
 80073de:	bf00      	nop
 80073e0:	200003a0 	.word	0x200003a0
 80073e4:	e000ed04 	.word	0xe000ed04

080073e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b082      	sub	sp, #8
 80073ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80073ee:	2300      	movs	r3, #0
 80073f0:	607b      	str	r3, [r7, #4]
 80073f2:	e00c      	b.n	800740e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	4613      	mov	r3, r2
 80073f8:	009b      	lsls	r3, r3, #2
 80073fa:	4413      	add	r3, r2
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	4a12      	ldr	r2, [pc, #72]	; (8007448 <prvInitialiseTaskLists+0x60>)
 8007400:	4413      	add	r3, r2
 8007402:	4618      	mov	r0, r3
 8007404:	f7fe fc98 	bl	8005d38 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	3301      	adds	r3, #1
 800740c:	607b      	str	r3, [r7, #4]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2b06      	cmp	r3, #6
 8007412:	d9ef      	bls.n	80073f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007414:	480d      	ldr	r0, [pc, #52]	; (800744c <prvInitialiseTaskLists+0x64>)
 8007416:	f7fe fc8f 	bl	8005d38 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800741a:	480d      	ldr	r0, [pc, #52]	; (8007450 <prvInitialiseTaskLists+0x68>)
 800741c:	f7fe fc8c 	bl	8005d38 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007420:	480c      	ldr	r0, [pc, #48]	; (8007454 <prvInitialiseTaskLists+0x6c>)
 8007422:	f7fe fc89 	bl	8005d38 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007426:	480c      	ldr	r0, [pc, #48]	; (8007458 <prvInitialiseTaskLists+0x70>)
 8007428:	f7fe fc86 	bl	8005d38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800742c:	480b      	ldr	r0, [pc, #44]	; (800745c <prvInitialiseTaskLists+0x74>)
 800742e:	f7fe fc83 	bl	8005d38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007432:	4b0b      	ldr	r3, [pc, #44]	; (8007460 <prvInitialiseTaskLists+0x78>)
 8007434:	4a05      	ldr	r2, [pc, #20]	; (800744c <prvInitialiseTaskLists+0x64>)
 8007436:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007438:	4b0a      	ldr	r3, [pc, #40]	; (8007464 <prvInitialiseTaskLists+0x7c>)
 800743a:	4a05      	ldr	r2, [pc, #20]	; (8007450 <prvInitialiseTaskLists+0x68>)
 800743c:	601a      	str	r2, [r3, #0]
}
 800743e:	bf00      	nop
 8007440:	3708      	adds	r7, #8
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}
 8007446:	bf00      	nop
 8007448:	200003a0 	.word	0x200003a0
 800744c:	2000042c 	.word	0x2000042c
 8007450:	20000440 	.word	0x20000440
 8007454:	2000045c 	.word	0x2000045c
 8007458:	20000470 	.word	0x20000470
 800745c:	20000488 	.word	0x20000488
 8007460:	20000454 	.word	0x20000454
 8007464:	20000458 	.word	0x20000458

08007468 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b082      	sub	sp, #8
 800746c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800746e:	e019      	b.n	80074a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007470:	f000 fb8c 	bl	8007b8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007474:	4b10      	ldr	r3, [pc, #64]	; (80074b8 <prvCheckTasksWaitingTermination+0x50>)
 8007476:	68db      	ldr	r3, [r3, #12]
 8007478:	68db      	ldr	r3, [r3, #12]
 800747a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	3304      	adds	r3, #4
 8007480:	4618      	mov	r0, r3
 8007482:	f7fe fcdf 	bl	8005e44 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007486:	4b0d      	ldr	r3, [pc, #52]	; (80074bc <prvCheckTasksWaitingTermination+0x54>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	3b01      	subs	r3, #1
 800748c:	4a0b      	ldr	r2, [pc, #44]	; (80074bc <prvCheckTasksWaitingTermination+0x54>)
 800748e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007490:	4b0b      	ldr	r3, [pc, #44]	; (80074c0 <prvCheckTasksWaitingTermination+0x58>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	3b01      	subs	r3, #1
 8007496:	4a0a      	ldr	r2, [pc, #40]	; (80074c0 <prvCheckTasksWaitingTermination+0x58>)
 8007498:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800749a:	f000 fba7 	bl	8007bec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f000 f810 	bl	80074c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80074a4:	4b06      	ldr	r3, [pc, #24]	; (80074c0 <prvCheckTasksWaitingTermination+0x58>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d1e1      	bne.n	8007470 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80074ac:	bf00      	nop
 80074ae:	bf00      	nop
 80074b0:	3708      	adds	r7, #8
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
 80074b6:	bf00      	nop
 80074b8:	20000470 	.word	0x20000470
 80074bc:	2000049c 	.word	0x2000049c
 80074c0:	20000484 	.word	0x20000484

080074c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	334c      	adds	r3, #76	; 0x4c
 80074d0:	4618      	mov	r0, r3
 80074d2:	f000 feed 	bl	80082b0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d108      	bne.n	80074f2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074e4:	4618      	mov	r0, r3
 80074e6:	f000 fd1d 	bl	8007f24 <vPortFree>
				vPortFree( pxTCB );
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f000 fd1a 	bl	8007f24 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80074f0:	e018      	b.n	8007524 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d103      	bne.n	8007504 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f000 fd11 	bl	8007f24 <vPortFree>
	}
 8007502:	e00f      	b.n	8007524 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800750a:	2b02      	cmp	r3, #2
 800750c:	d00a      	beq.n	8007524 <prvDeleteTCB+0x60>
	__asm volatile
 800750e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007512:	f383 8811 	msr	BASEPRI, r3
 8007516:	f3bf 8f6f 	isb	sy
 800751a:	f3bf 8f4f 	dsb	sy
 800751e:	60fb      	str	r3, [r7, #12]
}
 8007520:	bf00      	nop
 8007522:	e7fe      	b.n	8007522 <prvDeleteTCB+0x5e>
	}
 8007524:	bf00      	nop
 8007526:	3710      	adds	r7, #16
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800752c:	b480      	push	{r7}
 800752e:	b083      	sub	sp, #12
 8007530:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007532:	4b0c      	ldr	r3, [pc, #48]	; (8007564 <prvResetNextTaskUnblockTime+0x38>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d104      	bne.n	8007546 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800753c:	4b0a      	ldr	r3, [pc, #40]	; (8007568 <prvResetNextTaskUnblockTime+0x3c>)
 800753e:	f04f 32ff 	mov.w	r2, #4294967295
 8007542:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007544:	e008      	b.n	8007558 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007546:	4b07      	ldr	r3, [pc, #28]	; (8007564 <prvResetNextTaskUnblockTime+0x38>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	68db      	ldr	r3, [r3, #12]
 800754c:	68db      	ldr	r3, [r3, #12]
 800754e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	4a04      	ldr	r2, [pc, #16]	; (8007568 <prvResetNextTaskUnblockTime+0x3c>)
 8007556:	6013      	str	r3, [r2, #0]
}
 8007558:	bf00      	nop
 800755a:	370c      	adds	r7, #12
 800755c:	46bd      	mov	sp, r7
 800755e:	bc80      	pop	{r7}
 8007560:	4770      	bx	lr
 8007562:	bf00      	nop
 8007564:	20000454 	.word	0x20000454
 8007568:	200004bc 	.word	0x200004bc

0800756c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800756c:	b480      	push	{r7}
 800756e:	b083      	sub	sp, #12
 8007570:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007572:	4b0b      	ldr	r3, [pc, #44]	; (80075a0 <xTaskGetSchedulerState+0x34>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d102      	bne.n	8007580 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800757a:	2301      	movs	r3, #1
 800757c:	607b      	str	r3, [r7, #4]
 800757e:	e008      	b.n	8007592 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007580:	4b08      	ldr	r3, [pc, #32]	; (80075a4 <xTaskGetSchedulerState+0x38>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d102      	bne.n	800758e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007588:	2302      	movs	r3, #2
 800758a:	607b      	str	r3, [r7, #4]
 800758c:	e001      	b.n	8007592 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800758e:	2300      	movs	r3, #0
 8007590:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007592:	687b      	ldr	r3, [r7, #4]
	}
 8007594:	4618      	mov	r0, r3
 8007596:	370c      	adds	r7, #12
 8007598:	46bd      	mov	sp, r7
 800759a:	bc80      	pop	{r7}
 800759c:	4770      	bx	lr
 800759e:	bf00      	nop
 80075a0:	200004a8 	.word	0x200004a8
 80075a4:	200004c4 	.word	0x200004c4

080075a8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b084      	sub	sp, #16
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80075b4:	2300      	movs	r3, #0
 80075b6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d05e      	beq.n	800767c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075c2:	4b31      	ldr	r3, [pc, #196]	; (8007688 <xTaskPriorityInherit+0xe0>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075c8:	429a      	cmp	r2, r3
 80075ca:	d24e      	bcs.n	800766a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	699b      	ldr	r3, [r3, #24]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	db06      	blt.n	80075e2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075d4:	4b2c      	ldr	r3, [pc, #176]	; (8007688 <xTaskPriorityInherit+0xe0>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075da:	f1c3 0207 	rsb	r2, r3, #7
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	6959      	ldr	r1, [r3, #20]
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075ea:	4613      	mov	r3, r2
 80075ec:	009b      	lsls	r3, r3, #2
 80075ee:	4413      	add	r3, r2
 80075f0:	009b      	lsls	r3, r3, #2
 80075f2:	4a26      	ldr	r2, [pc, #152]	; (800768c <xTaskPriorityInherit+0xe4>)
 80075f4:	4413      	add	r3, r2
 80075f6:	4299      	cmp	r1, r3
 80075f8:	d12f      	bne.n	800765a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	3304      	adds	r3, #4
 80075fe:	4618      	mov	r0, r3
 8007600:	f7fe fc20 	bl	8005e44 <uxListRemove>
 8007604:	4603      	mov	r3, r0
 8007606:	2b00      	cmp	r3, #0
 8007608:	d10a      	bne.n	8007620 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800760e:	2201      	movs	r2, #1
 8007610:	fa02 f303 	lsl.w	r3, r2, r3
 8007614:	43da      	mvns	r2, r3
 8007616:	4b1e      	ldr	r3, [pc, #120]	; (8007690 <xTaskPriorityInherit+0xe8>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4013      	ands	r3, r2
 800761c:	4a1c      	ldr	r2, [pc, #112]	; (8007690 <xTaskPriorityInherit+0xe8>)
 800761e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007620:	4b19      	ldr	r3, [pc, #100]	; (8007688 <xTaskPriorityInherit+0xe0>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800762e:	2201      	movs	r2, #1
 8007630:	409a      	lsls	r2, r3
 8007632:	4b17      	ldr	r3, [pc, #92]	; (8007690 <xTaskPriorityInherit+0xe8>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4313      	orrs	r3, r2
 8007638:	4a15      	ldr	r2, [pc, #84]	; (8007690 <xTaskPriorityInherit+0xe8>)
 800763a:	6013      	str	r3, [r2, #0]
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007640:	4613      	mov	r3, r2
 8007642:	009b      	lsls	r3, r3, #2
 8007644:	4413      	add	r3, r2
 8007646:	009b      	lsls	r3, r3, #2
 8007648:	4a10      	ldr	r2, [pc, #64]	; (800768c <xTaskPriorityInherit+0xe4>)
 800764a:	441a      	add	r2, r3
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	3304      	adds	r3, #4
 8007650:	4619      	mov	r1, r3
 8007652:	4610      	mov	r0, r2
 8007654:	f7fe fb9b 	bl	8005d8e <vListInsertEnd>
 8007658:	e004      	b.n	8007664 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800765a:	4b0b      	ldr	r3, [pc, #44]	; (8007688 <xTaskPriorityInherit+0xe0>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007664:	2301      	movs	r3, #1
 8007666:	60fb      	str	r3, [r7, #12]
 8007668:	e008      	b.n	800767c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800766e:	4b06      	ldr	r3, [pc, #24]	; (8007688 <xTaskPriorityInherit+0xe0>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007674:	429a      	cmp	r2, r3
 8007676:	d201      	bcs.n	800767c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007678:	2301      	movs	r3, #1
 800767a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800767c:	68fb      	ldr	r3, [r7, #12]
	}
 800767e:	4618      	mov	r0, r3
 8007680:	3710      	adds	r7, #16
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}
 8007686:	bf00      	nop
 8007688:	2000039c 	.word	0x2000039c
 800768c:	200003a0 	.word	0x200003a0
 8007690:	200004a4 	.word	0x200004a4

08007694 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007694:	b580      	push	{r7, lr}
 8007696:	b086      	sub	sp, #24
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80076a0:	2300      	movs	r3, #0
 80076a2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d06e      	beq.n	8007788 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80076aa:	4b3a      	ldr	r3, [pc, #232]	; (8007794 <xTaskPriorityDisinherit+0x100>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	693a      	ldr	r2, [r7, #16]
 80076b0:	429a      	cmp	r2, r3
 80076b2:	d00a      	beq.n	80076ca <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80076b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b8:	f383 8811 	msr	BASEPRI, r3
 80076bc:	f3bf 8f6f 	isb	sy
 80076c0:	f3bf 8f4f 	dsb	sy
 80076c4:	60fb      	str	r3, [r7, #12]
}
 80076c6:	bf00      	nop
 80076c8:	e7fe      	b.n	80076c8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d10a      	bne.n	80076e8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80076d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076d6:	f383 8811 	msr	BASEPRI, r3
 80076da:	f3bf 8f6f 	isb	sy
 80076de:	f3bf 8f4f 	dsb	sy
 80076e2:	60bb      	str	r3, [r7, #8]
}
 80076e4:	bf00      	nop
 80076e6:	e7fe      	b.n	80076e6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076ec:	1e5a      	subs	r2, r3, #1
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076f6:	693b      	ldr	r3, [r7, #16]
 80076f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d044      	beq.n	8007788 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007702:	2b00      	cmp	r3, #0
 8007704:	d140      	bne.n	8007788 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	3304      	adds	r3, #4
 800770a:	4618      	mov	r0, r3
 800770c:	f7fe fb9a 	bl	8005e44 <uxListRemove>
 8007710:	4603      	mov	r3, r0
 8007712:	2b00      	cmp	r3, #0
 8007714:	d115      	bne.n	8007742 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800771a:	491f      	ldr	r1, [pc, #124]	; (8007798 <xTaskPriorityDisinherit+0x104>)
 800771c:	4613      	mov	r3, r2
 800771e:	009b      	lsls	r3, r3, #2
 8007720:	4413      	add	r3, r2
 8007722:	009b      	lsls	r3, r3, #2
 8007724:	440b      	add	r3, r1
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d10a      	bne.n	8007742 <xTaskPriorityDisinherit+0xae>
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007730:	2201      	movs	r2, #1
 8007732:	fa02 f303 	lsl.w	r3, r2, r3
 8007736:	43da      	mvns	r2, r3
 8007738:	4b18      	ldr	r3, [pc, #96]	; (800779c <xTaskPriorityDisinherit+0x108>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4013      	ands	r3, r2
 800773e:	4a17      	ldr	r2, [pc, #92]	; (800779c <xTaskPriorityDisinherit+0x108>)
 8007740:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007746:	693b      	ldr	r3, [r7, #16]
 8007748:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800774e:	f1c3 0207 	rsb	r2, r3, #7
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007756:	693b      	ldr	r3, [r7, #16]
 8007758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800775a:	2201      	movs	r2, #1
 800775c:	409a      	lsls	r2, r3
 800775e:	4b0f      	ldr	r3, [pc, #60]	; (800779c <xTaskPriorityDisinherit+0x108>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4313      	orrs	r3, r2
 8007764:	4a0d      	ldr	r2, [pc, #52]	; (800779c <xTaskPriorityDisinherit+0x108>)
 8007766:	6013      	str	r3, [r2, #0]
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800776c:	4613      	mov	r3, r2
 800776e:	009b      	lsls	r3, r3, #2
 8007770:	4413      	add	r3, r2
 8007772:	009b      	lsls	r3, r3, #2
 8007774:	4a08      	ldr	r2, [pc, #32]	; (8007798 <xTaskPriorityDisinherit+0x104>)
 8007776:	441a      	add	r2, r3
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	3304      	adds	r3, #4
 800777c:	4619      	mov	r1, r3
 800777e:	4610      	mov	r0, r2
 8007780:	f7fe fb05 	bl	8005d8e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007784:	2301      	movs	r3, #1
 8007786:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007788:	697b      	ldr	r3, [r7, #20]
	}
 800778a:	4618      	mov	r0, r3
 800778c:	3718      	adds	r7, #24
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	2000039c 	.word	0x2000039c
 8007798:	200003a0 	.word	0x200003a0
 800779c:	200004a4 	.word	0x200004a4

080077a0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b088      	sub	sp, #32
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80077ae:	2301      	movs	r3, #1
 80077b0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d077      	beq.n	80078a8 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80077b8:	69bb      	ldr	r3, [r7, #24]
 80077ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d10a      	bne.n	80077d6 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80077c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077c4:	f383 8811 	msr	BASEPRI, r3
 80077c8:	f3bf 8f6f 	isb	sy
 80077cc:	f3bf 8f4f 	dsb	sy
 80077d0:	60fb      	str	r3, [r7, #12]
}
 80077d2:	bf00      	nop
 80077d4:	e7fe      	b.n	80077d4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80077d6:	69bb      	ldr	r3, [r7, #24]
 80077d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077da:	683a      	ldr	r2, [r7, #0]
 80077dc:	429a      	cmp	r2, r3
 80077de:	d902      	bls.n	80077e6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	61fb      	str	r3, [r7, #28]
 80077e4:	e002      	b.n	80077ec <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077ea:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f0:	69fa      	ldr	r2, [r7, #28]
 80077f2:	429a      	cmp	r2, r3
 80077f4:	d058      	beq.n	80078a8 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077fa:	697a      	ldr	r2, [r7, #20]
 80077fc:	429a      	cmp	r2, r3
 80077fe:	d153      	bne.n	80078a8 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007800:	4b2b      	ldr	r3, [pc, #172]	; (80078b0 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	69ba      	ldr	r2, [r7, #24]
 8007806:	429a      	cmp	r2, r3
 8007808:	d10a      	bne.n	8007820 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800780a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800780e:	f383 8811 	msr	BASEPRI, r3
 8007812:	f3bf 8f6f 	isb	sy
 8007816:	f3bf 8f4f 	dsb	sy
 800781a:	60bb      	str	r3, [r7, #8]
}
 800781c:	bf00      	nop
 800781e:	e7fe      	b.n	800781e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007820:	69bb      	ldr	r3, [r7, #24]
 8007822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007824:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	69fa      	ldr	r2, [r7, #28]
 800782a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800782c:	69bb      	ldr	r3, [r7, #24]
 800782e:	699b      	ldr	r3, [r3, #24]
 8007830:	2b00      	cmp	r3, #0
 8007832:	db04      	blt.n	800783e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007834:	69fb      	ldr	r3, [r7, #28]
 8007836:	f1c3 0207 	rsb	r2, r3, #7
 800783a:	69bb      	ldr	r3, [r7, #24]
 800783c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	6959      	ldr	r1, [r3, #20]
 8007842:	693a      	ldr	r2, [r7, #16]
 8007844:	4613      	mov	r3, r2
 8007846:	009b      	lsls	r3, r3, #2
 8007848:	4413      	add	r3, r2
 800784a:	009b      	lsls	r3, r3, #2
 800784c:	4a19      	ldr	r2, [pc, #100]	; (80078b4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800784e:	4413      	add	r3, r2
 8007850:	4299      	cmp	r1, r3
 8007852:	d129      	bne.n	80078a8 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007854:	69bb      	ldr	r3, [r7, #24]
 8007856:	3304      	adds	r3, #4
 8007858:	4618      	mov	r0, r3
 800785a:	f7fe faf3 	bl	8005e44 <uxListRemove>
 800785e:	4603      	mov	r3, r0
 8007860:	2b00      	cmp	r3, #0
 8007862:	d10a      	bne.n	800787a <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8007864:	69bb      	ldr	r3, [r7, #24]
 8007866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007868:	2201      	movs	r2, #1
 800786a:	fa02 f303 	lsl.w	r3, r2, r3
 800786e:	43da      	mvns	r2, r3
 8007870:	4b11      	ldr	r3, [pc, #68]	; (80078b8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4013      	ands	r3, r2
 8007876:	4a10      	ldr	r2, [pc, #64]	; (80078b8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007878:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800787a:	69bb      	ldr	r3, [r7, #24]
 800787c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800787e:	2201      	movs	r2, #1
 8007880:	409a      	lsls	r2, r3
 8007882:	4b0d      	ldr	r3, [pc, #52]	; (80078b8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4313      	orrs	r3, r2
 8007888:	4a0b      	ldr	r2, [pc, #44]	; (80078b8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800788a:	6013      	str	r3, [r2, #0]
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007890:	4613      	mov	r3, r2
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	4413      	add	r3, r2
 8007896:	009b      	lsls	r3, r3, #2
 8007898:	4a06      	ldr	r2, [pc, #24]	; (80078b4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800789a:	441a      	add	r2, r3
 800789c:	69bb      	ldr	r3, [r7, #24]
 800789e:	3304      	adds	r3, #4
 80078a0:	4619      	mov	r1, r3
 80078a2:	4610      	mov	r0, r2
 80078a4:	f7fe fa73 	bl	8005d8e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80078a8:	bf00      	nop
 80078aa:	3720      	adds	r7, #32
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}
 80078b0:	2000039c 	.word	0x2000039c
 80078b4:	200003a0 	.word	0x200003a0
 80078b8:	200004a4 	.word	0x200004a4

080078bc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80078bc:	b480      	push	{r7}
 80078be:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80078c0:	4b07      	ldr	r3, [pc, #28]	; (80078e0 <pvTaskIncrementMutexHeldCount+0x24>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d004      	beq.n	80078d2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80078c8:	4b05      	ldr	r3, [pc, #20]	; (80078e0 <pvTaskIncrementMutexHeldCount+0x24>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80078ce:	3201      	adds	r2, #1
 80078d0:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80078d2:	4b03      	ldr	r3, [pc, #12]	; (80078e0 <pvTaskIncrementMutexHeldCount+0x24>)
 80078d4:	681b      	ldr	r3, [r3, #0]
	}
 80078d6:	4618      	mov	r0, r3
 80078d8:	46bd      	mov	sp, r7
 80078da:	bc80      	pop	{r7}
 80078dc:	4770      	bx	lr
 80078de:	bf00      	nop
 80078e0:	2000039c 	.word	0x2000039c

080078e4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b084      	sub	sp, #16
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80078ee:	4b29      	ldr	r3, [pc, #164]	; (8007994 <prvAddCurrentTaskToDelayedList+0xb0>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80078f4:	4b28      	ldr	r3, [pc, #160]	; (8007998 <prvAddCurrentTaskToDelayedList+0xb4>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	3304      	adds	r3, #4
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7fe faa2 	bl	8005e44 <uxListRemove>
 8007900:	4603      	mov	r3, r0
 8007902:	2b00      	cmp	r3, #0
 8007904:	d10b      	bne.n	800791e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007906:	4b24      	ldr	r3, [pc, #144]	; (8007998 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800790c:	2201      	movs	r2, #1
 800790e:	fa02 f303 	lsl.w	r3, r2, r3
 8007912:	43da      	mvns	r2, r3
 8007914:	4b21      	ldr	r3, [pc, #132]	; (800799c <prvAddCurrentTaskToDelayedList+0xb8>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4013      	ands	r3, r2
 800791a:	4a20      	ldr	r2, [pc, #128]	; (800799c <prvAddCurrentTaskToDelayedList+0xb8>)
 800791c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007924:	d10a      	bne.n	800793c <prvAddCurrentTaskToDelayedList+0x58>
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d007      	beq.n	800793c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800792c:	4b1a      	ldr	r3, [pc, #104]	; (8007998 <prvAddCurrentTaskToDelayedList+0xb4>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	3304      	adds	r3, #4
 8007932:	4619      	mov	r1, r3
 8007934:	481a      	ldr	r0, [pc, #104]	; (80079a0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007936:	f7fe fa2a 	bl	8005d8e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800793a:	e026      	b.n	800798a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800793c:	68fa      	ldr	r2, [r7, #12]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4413      	add	r3, r2
 8007942:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007944:	4b14      	ldr	r3, [pc, #80]	; (8007998 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	68ba      	ldr	r2, [r7, #8]
 800794a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800794c:	68ba      	ldr	r2, [r7, #8]
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	429a      	cmp	r2, r3
 8007952:	d209      	bcs.n	8007968 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007954:	4b13      	ldr	r3, [pc, #76]	; (80079a4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	4b0f      	ldr	r3, [pc, #60]	; (8007998 <prvAddCurrentTaskToDelayedList+0xb4>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	3304      	adds	r3, #4
 800795e:	4619      	mov	r1, r3
 8007960:	4610      	mov	r0, r2
 8007962:	f7fe fa37 	bl	8005dd4 <vListInsert>
}
 8007966:	e010      	b.n	800798a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007968:	4b0f      	ldr	r3, [pc, #60]	; (80079a8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800796a:	681a      	ldr	r2, [r3, #0]
 800796c:	4b0a      	ldr	r3, [pc, #40]	; (8007998 <prvAddCurrentTaskToDelayedList+0xb4>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	3304      	adds	r3, #4
 8007972:	4619      	mov	r1, r3
 8007974:	4610      	mov	r0, r2
 8007976:	f7fe fa2d 	bl	8005dd4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800797a:	4b0c      	ldr	r3, [pc, #48]	; (80079ac <prvAddCurrentTaskToDelayedList+0xc8>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	68ba      	ldr	r2, [r7, #8]
 8007980:	429a      	cmp	r2, r3
 8007982:	d202      	bcs.n	800798a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007984:	4a09      	ldr	r2, [pc, #36]	; (80079ac <prvAddCurrentTaskToDelayedList+0xc8>)
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	6013      	str	r3, [r2, #0]
}
 800798a:	bf00      	nop
 800798c:	3710      	adds	r7, #16
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	200004a0 	.word	0x200004a0
 8007998:	2000039c 	.word	0x2000039c
 800799c:	200004a4 	.word	0x200004a4
 80079a0:	20000488 	.word	0x20000488
 80079a4:	20000458 	.word	0x20000458
 80079a8:	20000454 	.word	0x20000454
 80079ac:	200004bc 	.word	0x200004bc

080079b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80079b0:	b480      	push	{r7}
 80079b2:	b085      	sub	sp, #20
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	60f8      	str	r0, [r7, #12]
 80079b8:	60b9      	str	r1, [r7, #8]
 80079ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	3b04      	subs	r3, #4
 80079c0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80079c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	3b04      	subs	r3, #4
 80079ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	f023 0201 	bic.w	r2, r3, #1
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	3b04      	subs	r3, #4
 80079de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80079e0:	4a08      	ldr	r2, [pc, #32]	; (8007a04 <pxPortInitialiseStack+0x54>)
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	3b14      	subs	r3, #20
 80079ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80079ec:	687a      	ldr	r2, [r7, #4]
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	3b20      	subs	r3, #32
 80079f6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80079f8:	68fb      	ldr	r3, [r7, #12]
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3714      	adds	r7, #20
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bc80      	pop	{r7}
 8007a02:	4770      	bx	lr
 8007a04:	08007a09 	.word	0x08007a09

08007a08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b085      	sub	sp, #20
 8007a0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007a12:	4b12      	ldr	r3, [pc, #72]	; (8007a5c <prvTaskExitError+0x54>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a1a:	d00a      	beq.n	8007a32 <prvTaskExitError+0x2a>
	__asm volatile
 8007a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a20:	f383 8811 	msr	BASEPRI, r3
 8007a24:	f3bf 8f6f 	isb	sy
 8007a28:	f3bf 8f4f 	dsb	sy
 8007a2c:	60fb      	str	r3, [r7, #12]
}
 8007a2e:	bf00      	nop
 8007a30:	e7fe      	b.n	8007a30 <prvTaskExitError+0x28>
	__asm volatile
 8007a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a36:	f383 8811 	msr	BASEPRI, r3
 8007a3a:	f3bf 8f6f 	isb	sy
 8007a3e:	f3bf 8f4f 	dsb	sy
 8007a42:	60bb      	str	r3, [r7, #8]
}
 8007a44:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007a46:	bf00      	nop
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d0fc      	beq.n	8007a48 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007a4e:	bf00      	nop
 8007a50:	bf00      	nop
 8007a52:	3714      	adds	r7, #20
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bc80      	pop	{r7}
 8007a58:	4770      	bx	lr
 8007a5a:	bf00      	nop
 8007a5c:	20000010 	.word	0x20000010

08007a60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007a60:	4b07      	ldr	r3, [pc, #28]	; (8007a80 <pxCurrentTCBConst2>)
 8007a62:	6819      	ldr	r1, [r3, #0]
 8007a64:	6808      	ldr	r0, [r1, #0]
 8007a66:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007a6a:	f380 8809 	msr	PSP, r0
 8007a6e:	f3bf 8f6f 	isb	sy
 8007a72:	f04f 0000 	mov.w	r0, #0
 8007a76:	f380 8811 	msr	BASEPRI, r0
 8007a7a:	f04e 0e0d 	orr.w	lr, lr, #13
 8007a7e:	4770      	bx	lr

08007a80 <pxCurrentTCBConst2>:
 8007a80:	2000039c 	.word	0x2000039c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007a84:	bf00      	nop
 8007a86:	bf00      	nop

08007a88 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007a88:	4806      	ldr	r0, [pc, #24]	; (8007aa4 <prvPortStartFirstTask+0x1c>)
 8007a8a:	6800      	ldr	r0, [r0, #0]
 8007a8c:	6800      	ldr	r0, [r0, #0]
 8007a8e:	f380 8808 	msr	MSP, r0
 8007a92:	b662      	cpsie	i
 8007a94:	b661      	cpsie	f
 8007a96:	f3bf 8f4f 	dsb	sy
 8007a9a:	f3bf 8f6f 	isb	sy
 8007a9e:	df00      	svc	0
 8007aa0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007aa2:	bf00      	nop
 8007aa4:	e000ed08 	.word	0xe000ed08

08007aa8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b084      	sub	sp, #16
 8007aac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007aae:	4b32      	ldr	r3, [pc, #200]	; (8007b78 <xPortStartScheduler+0xd0>)
 8007ab0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	781b      	ldrb	r3, [r3, #0]
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	22ff      	movs	r2, #255	; 0xff
 8007abe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	781b      	ldrb	r3, [r3, #0]
 8007ac4:	b2db      	uxtb	r3, r3
 8007ac6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007ac8:	78fb      	ldrb	r3, [r7, #3]
 8007aca:	b2db      	uxtb	r3, r3
 8007acc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007ad0:	b2da      	uxtb	r2, r3
 8007ad2:	4b2a      	ldr	r3, [pc, #168]	; (8007b7c <xPortStartScheduler+0xd4>)
 8007ad4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007ad6:	4b2a      	ldr	r3, [pc, #168]	; (8007b80 <xPortStartScheduler+0xd8>)
 8007ad8:	2207      	movs	r2, #7
 8007ada:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007adc:	e009      	b.n	8007af2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007ade:	4b28      	ldr	r3, [pc, #160]	; (8007b80 <xPortStartScheduler+0xd8>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	3b01      	subs	r3, #1
 8007ae4:	4a26      	ldr	r2, [pc, #152]	; (8007b80 <xPortStartScheduler+0xd8>)
 8007ae6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ae8:	78fb      	ldrb	r3, [r7, #3]
 8007aea:	b2db      	uxtb	r3, r3
 8007aec:	005b      	lsls	r3, r3, #1
 8007aee:	b2db      	uxtb	r3, r3
 8007af0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007af2:	78fb      	ldrb	r3, [r7, #3]
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007afa:	2b80      	cmp	r3, #128	; 0x80
 8007afc:	d0ef      	beq.n	8007ade <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007afe:	4b20      	ldr	r3, [pc, #128]	; (8007b80 <xPortStartScheduler+0xd8>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f1c3 0307 	rsb	r3, r3, #7
 8007b06:	2b04      	cmp	r3, #4
 8007b08:	d00a      	beq.n	8007b20 <xPortStartScheduler+0x78>
	__asm volatile
 8007b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b0e:	f383 8811 	msr	BASEPRI, r3
 8007b12:	f3bf 8f6f 	isb	sy
 8007b16:	f3bf 8f4f 	dsb	sy
 8007b1a:	60bb      	str	r3, [r7, #8]
}
 8007b1c:	bf00      	nop
 8007b1e:	e7fe      	b.n	8007b1e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007b20:	4b17      	ldr	r3, [pc, #92]	; (8007b80 <xPortStartScheduler+0xd8>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	021b      	lsls	r3, r3, #8
 8007b26:	4a16      	ldr	r2, [pc, #88]	; (8007b80 <xPortStartScheduler+0xd8>)
 8007b28:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007b2a:	4b15      	ldr	r3, [pc, #84]	; (8007b80 <xPortStartScheduler+0xd8>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007b32:	4a13      	ldr	r2, [pc, #76]	; (8007b80 <xPortStartScheduler+0xd8>)
 8007b34:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	b2da      	uxtb	r2, r3
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007b3e:	4b11      	ldr	r3, [pc, #68]	; (8007b84 <xPortStartScheduler+0xdc>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a10      	ldr	r2, [pc, #64]	; (8007b84 <xPortStartScheduler+0xdc>)
 8007b44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007b48:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007b4a:	4b0e      	ldr	r3, [pc, #56]	; (8007b84 <xPortStartScheduler+0xdc>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	4a0d      	ldr	r2, [pc, #52]	; (8007b84 <xPortStartScheduler+0xdc>)
 8007b50:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007b54:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007b56:	f000 f8b9 	bl	8007ccc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007b5a:	4b0b      	ldr	r3, [pc, #44]	; (8007b88 <xPortStartScheduler+0xe0>)
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007b60:	f7ff ff92 	bl	8007a88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007b64:	f7ff fabc 	bl	80070e0 <vTaskSwitchContext>
	prvTaskExitError();
 8007b68:	f7ff ff4e 	bl	8007a08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007b6c:	2300      	movs	r3, #0
}
 8007b6e:	4618      	mov	r0, r3
 8007b70:	3710      	adds	r7, #16
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}
 8007b76:	bf00      	nop
 8007b78:	e000e400 	.word	0xe000e400
 8007b7c:	200004c8 	.word	0x200004c8
 8007b80:	200004cc 	.word	0x200004cc
 8007b84:	e000ed20 	.word	0xe000ed20
 8007b88:	20000010 	.word	0x20000010

08007b8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b083      	sub	sp, #12
 8007b90:	af00      	add	r7, sp, #0
	__asm volatile
 8007b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b96:	f383 8811 	msr	BASEPRI, r3
 8007b9a:	f3bf 8f6f 	isb	sy
 8007b9e:	f3bf 8f4f 	dsb	sy
 8007ba2:	607b      	str	r3, [r7, #4]
}
 8007ba4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007ba6:	4b0f      	ldr	r3, [pc, #60]	; (8007be4 <vPortEnterCritical+0x58>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	3301      	adds	r3, #1
 8007bac:	4a0d      	ldr	r2, [pc, #52]	; (8007be4 <vPortEnterCritical+0x58>)
 8007bae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007bb0:	4b0c      	ldr	r3, [pc, #48]	; (8007be4 <vPortEnterCritical+0x58>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	2b01      	cmp	r3, #1
 8007bb6:	d10f      	bne.n	8007bd8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007bb8:	4b0b      	ldr	r3, [pc, #44]	; (8007be8 <vPortEnterCritical+0x5c>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	b2db      	uxtb	r3, r3
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d00a      	beq.n	8007bd8 <vPortEnterCritical+0x4c>
	__asm volatile
 8007bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bc6:	f383 8811 	msr	BASEPRI, r3
 8007bca:	f3bf 8f6f 	isb	sy
 8007bce:	f3bf 8f4f 	dsb	sy
 8007bd2:	603b      	str	r3, [r7, #0]
}
 8007bd4:	bf00      	nop
 8007bd6:	e7fe      	b.n	8007bd6 <vPortEnterCritical+0x4a>
	}
}
 8007bd8:	bf00      	nop
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bc80      	pop	{r7}
 8007be0:	4770      	bx	lr
 8007be2:	bf00      	nop
 8007be4:	20000010 	.word	0x20000010
 8007be8:	e000ed04 	.word	0xe000ed04

08007bec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007bec:	b480      	push	{r7}
 8007bee:	b083      	sub	sp, #12
 8007bf0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007bf2:	4b11      	ldr	r3, [pc, #68]	; (8007c38 <vPortExitCritical+0x4c>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d10a      	bne.n	8007c10 <vPortExitCritical+0x24>
	__asm volatile
 8007bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bfe:	f383 8811 	msr	BASEPRI, r3
 8007c02:	f3bf 8f6f 	isb	sy
 8007c06:	f3bf 8f4f 	dsb	sy
 8007c0a:	607b      	str	r3, [r7, #4]
}
 8007c0c:	bf00      	nop
 8007c0e:	e7fe      	b.n	8007c0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007c10:	4b09      	ldr	r3, [pc, #36]	; (8007c38 <vPortExitCritical+0x4c>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	3b01      	subs	r3, #1
 8007c16:	4a08      	ldr	r2, [pc, #32]	; (8007c38 <vPortExitCritical+0x4c>)
 8007c18:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007c1a:	4b07      	ldr	r3, [pc, #28]	; (8007c38 <vPortExitCritical+0x4c>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d105      	bne.n	8007c2e <vPortExitCritical+0x42>
 8007c22:	2300      	movs	r3, #0
 8007c24:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	f383 8811 	msr	BASEPRI, r3
}
 8007c2c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007c2e:	bf00      	nop
 8007c30:	370c      	adds	r7, #12
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bc80      	pop	{r7}
 8007c36:	4770      	bx	lr
 8007c38:	20000010 	.word	0x20000010
 8007c3c:	00000000 	.word	0x00000000

08007c40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007c40:	f3ef 8009 	mrs	r0, PSP
 8007c44:	f3bf 8f6f 	isb	sy
 8007c48:	4b0d      	ldr	r3, [pc, #52]	; (8007c80 <pxCurrentTCBConst>)
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007c50:	6010      	str	r0, [r2, #0]
 8007c52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007c56:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007c5a:	f380 8811 	msr	BASEPRI, r0
 8007c5e:	f7ff fa3f 	bl	80070e0 <vTaskSwitchContext>
 8007c62:	f04f 0000 	mov.w	r0, #0
 8007c66:	f380 8811 	msr	BASEPRI, r0
 8007c6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007c6e:	6819      	ldr	r1, [r3, #0]
 8007c70:	6808      	ldr	r0, [r1, #0]
 8007c72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007c76:	f380 8809 	msr	PSP, r0
 8007c7a:	f3bf 8f6f 	isb	sy
 8007c7e:	4770      	bx	lr

08007c80 <pxCurrentTCBConst>:
 8007c80:	2000039c 	.word	0x2000039c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007c84:	bf00      	nop
 8007c86:	bf00      	nop

08007c88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b082      	sub	sp, #8
 8007c8c:	af00      	add	r7, sp, #0
	__asm volatile
 8007c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c92:	f383 8811 	msr	BASEPRI, r3
 8007c96:	f3bf 8f6f 	isb	sy
 8007c9a:	f3bf 8f4f 	dsb	sy
 8007c9e:	607b      	str	r3, [r7, #4]
}
 8007ca0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007ca2:	f7ff f965 	bl	8006f70 <xTaskIncrementTick>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d003      	beq.n	8007cb4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007cac:	4b06      	ldr	r3, [pc, #24]	; (8007cc8 <SysTick_Handler+0x40>)
 8007cae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007cb2:	601a      	str	r2, [r3, #0]
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	f383 8811 	msr	BASEPRI, r3
}
 8007cbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007cc0:	bf00      	nop
 8007cc2:	3708      	adds	r7, #8
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bd80      	pop	{r7, pc}
 8007cc8:	e000ed04 	.word	0xe000ed04

08007ccc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007ccc:	b480      	push	{r7}
 8007cce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007cd0:	4b0a      	ldr	r3, [pc, #40]	; (8007cfc <vPortSetupTimerInterrupt+0x30>)
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007cd6:	4b0a      	ldr	r3, [pc, #40]	; (8007d00 <vPortSetupTimerInterrupt+0x34>)
 8007cd8:	2200      	movs	r2, #0
 8007cda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007cdc:	4b09      	ldr	r3, [pc, #36]	; (8007d04 <vPortSetupTimerInterrupt+0x38>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a09      	ldr	r2, [pc, #36]	; (8007d08 <vPortSetupTimerInterrupt+0x3c>)
 8007ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ce6:	099b      	lsrs	r3, r3, #6
 8007ce8:	4a08      	ldr	r2, [pc, #32]	; (8007d0c <vPortSetupTimerInterrupt+0x40>)
 8007cea:	3b01      	subs	r3, #1
 8007cec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007cee:	4b03      	ldr	r3, [pc, #12]	; (8007cfc <vPortSetupTimerInterrupt+0x30>)
 8007cf0:	2207      	movs	r2, #7
 8007cf2:	601a      	str	r2, [r3, #0]
}
 8007cf4:	bf00      	nop
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bc80      	pop	{r7}
 8007cfa:	4770      	bx	lr
 8007cfc:	e000e010 	.word	0xe000e010
 8007d00:	e000e018 	.word	0xe000e018
 8007d04:	20000004 	.word	0x20000004
 8007d08:	10624dd3 	.word	0x10624dd3
 8007d0c:	e000e014 	.word	0xe000e014

08007d10 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007d10:	b480      	push	{r7}
 8007d12:	b085      	sub	sp, #20
 8007d14:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007d16:	f3ef 8305 	mrs	r3, IPSR
 8007d1a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2b0f      	cmp	r3, #15
 8007d20:	d914      	bls.n	8007d4c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007d22:	4a16      	ldr	r2, [pc, #88]	; (8007d7c <vPortValidateInterruptPriority+0x6c>)
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	4413      	add	r3, r2
 8007d28:	781b      	ldrb	r3, [r3, #0]
 8007d2a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007d2c:	4b14      	ldr	r3, [pc, #80]	; (8007d80 <vPortValidateInterruptPriority+0x70>)
 8007d2e:	781b      	ldrb	r3, [r3, #0]
 8007d30:	7afa      	ldrb	r2, [r7, #11]
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d20a      	bcs.n	8007d4c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d3a:	f383 8811 	msr	BASEPRI, r3
 8007d3e:	f3bf 8f6f 	isb	sy
 8007d42:	f3bf 8f4f 	dsb	sy
 8007d46:	607b      	str	r3, [r7, #4]
}
 8007d48:	bf00      	nop
 8007d4a:	e7fe      	b.n	8007d4a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007d4c:	4b0d      	ldr	r3, [pc, #52]	; (8007d84 <vPortValidateInterruptPriority+0x74>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007d54:	4b0c      	ldr	r3, [pc, #48]	; (8007d88 <vPortValidateInterruptPriority+0x78>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d90a      	bls.n	8007d72 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d60:	f383 8811 	msr	BASEPRI, r3
 8007d64:	f3bf 8f6f 	isb	sy
 8007d68:	f3bf 8f4f 	dsb	sy
 8007d6c:	603b      	str	r3, [r7, #0]
}
 8007d6e:	bf00      	nop
 8007d70:	e7fe      	b.n	8007d70 <vPortValidateInterruptPriority+0x60>
	}
 8007d72:	bf00      	nop
 8007d74:	3714      	adds	r7, #20
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bc80      	pop	{r7}
 8007d7a:	4770      	bx	lr
 8007d7c:	e000e3f0 	.word	0xe000e3f0
 8007d80:	200004c8 	.word	0x200004c8
 8007d84:	e000ed0c 	.word	0xe000ed0c
 8007d88:	200004cc 	.word	0x200004cc

08007d8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b08a      	sub	sp, #40	; 0x28
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007d94:	2300      	movs	r3, #0
 8007d96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007d98:	f7ff f840 	bl	8006e1c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007d9c:	4b5b      	ldr	r3, [pc, #364]	; (8007f0c <pvPortMalloc+0x180>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d101      	bne.n	8007da8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007da4:	f000 f920 	bl	8007fe8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007da8:	4b59      	ldr	r3, [pc, #356]	; (8007f10 <pvPortMalloc+0x184>)
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	4013      	ands	r3, r2
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	f040 8093 	bne.w	8007edc <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d01d      	beq.n	8007df8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007dbc:	2208      	movs	r2, #8
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4413      	add	r3, r2
 8007dc2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f003 0307 	and.w	r3, r3, #7
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d014      	beq.n	8007df8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f023 0307 	bic.w	r3, r3, #7
 8007dd4:	3308      	adds	r3, #8
 8007dd6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f003 0307 	and.w	r3, r3, #7
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d00a      	beq.n	8007df8 <pvPortMalloc+0x6c>
	__asm volatile
 8007de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007de6:	f383 8811 	msr	BASEPRI, r3
 8007dea:	f3bf 8f6f 	isb	sy
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	617b      	str	r3, [r7, #20]
}
 8007df4:	bf00      	nop
 8007df6:	e7fe      	b.n	8007df6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d06e      	beq.n	8007edc <pvPortMalloc+0x150>
 8007dfe:	4b45      	ldr	r3, [pc, #276]	; (8007f14 <pvPortMalloc+0x188>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	687a      	ldr	r2, [r7, #4]
 8007e04:	429a      	cmp	r2, r3
 8007e06:	d869      	bhi.n	8007edc <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007e08:	4b43      	ldr	r3, [pc, #268]	; (8007f18 <pvPortMalloc+0x18c>)
 8007e0a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007e0c:	4b42      	ldr	r3, [pc, #264]	; (8007f18 <pvPortMalloc+0x18c>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e12:	e004      	b.n	8007e1e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e16:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	687a      	ldr	r2, [r7, #4]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d903      	bls.n	8007e30 <pvPortMalloc+0xa4>
 8007e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d1f1      	bne.n	8007e14 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007e30:	4b36      	ldr	r3, [pc, #216]	; (8007f0c <pvPortMalloc+0x180>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d050      	beq.n	8007edc <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007e3a:	6a3b      	ldr	r3, [r7, #32]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2208      	movs	r2, #8
 8007e40:	4413      	add	r3, r2
 8007e42:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e46:	681a      	ldr	r2, [r3, #0]
 8007e48:	6a3b      	ldr	r3, [r7, #32]
 8007e4a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e4e:	685a      	ldr	r2, [r3, #4]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	1ad2      	subs	r2, r2, r3
 8007e54:	2308      	movs	r3, #8
 8007e56:	005b      	lsls	r3, r3, #1
 8007e58:	429a      	cmp	r2, r3
 8007e5a:	d91f      	bls.n	8007e9c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007e5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	4413      	add	r3, r2
 8007e62:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e64:	69bb      	ldr	r3, [r7, #24]
 8007e66:	f003 0307 	and.w	r3, r3, #7
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d00a      	beq.n	8007e84 <pvPortMalloc+0xf8>
	__asm volatile
 8007e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e72:	f383 8811 	msr	BASEPRI, r3
 8007e76:	f3bf 8f6f 	isb	sy
 8007e7a:	f3bf 8f4f 	dsb	sy
 8007e7e:	613b      	str	r3, [r7, #16]
}
 8007e80:	bf00      	nop
 8007e82:	e7fe      	b.n	8007e82 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e86:	685a      	ldr	r2, [r3, #4]
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	1ad2      	subs	r2, r2, r3
 8007e8c:	69bb      	ldr	r3, [r7, #24]
 8007e8e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007e96:	69b8      	ldr	r0, [r7, #24]
 8007e98:	f000 f908 	bl	80080ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007e9c:	4b1d      	ldr	r3, [pc, #116]	; (8007f14 <pvPortMalloc+0x188>)
 8007e9e:	681a      	ldr	r2, [r3, #0]
 8007ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	1ad3      	subs	r3, r2, r3
 8007ea6:	4a1b      	ldr	r2, [pc, #108]	; (8007f14 <pvPortMalloc+0x188>)
 8007ea8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007eaa:	4b1a      	ldr	r3, [pc, #104]	; (8007f14 <pvPortMalloc+0x188>)
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	4b1b      	ldr	r3, [pc, #108]	; (8007f1c <pvPortMalloc+0x190>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	429a      	cmp	r2, r3
 8007eb4:	d203      	bcs.n	8007ebe <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007eb6:	4b17      	ldr	r3, [pc, #92]	; (8007f14 <pvPortMalloc+0x188>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a18      	ldr	r2, [pc, #96]	; (8007f1c <pvPortMalloc+0x190>)
 8007ebc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ec0:	685a      	ldr	r2, [r3, #4]
 8007ec2:	4b13      	ldr	r3, [pc, #76]	; (8007f10 <pvPortMalloc+0x184>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	431a      	orrs	r2, r3
 8007ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ece:	2200      	movs	r2, #0
 8007ed0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007ed2:	4b13      	ldr	r3, [pc, #76]	; (8007f20 <pvPortMalloc+0x194>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	4a11      	ldr	r2, [pc, #68]	; (8007f20 <pvPortMalloc+0x194>)
 8007eda:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007edc:	f7fe ffac 	bl	8006e38 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ee0:	69fb      	ldr	r3, [r7, #28]
 8007ee2:	f003 0307 	and.w	r3, r3, #7
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d00a      	beq.n	8007f00 <pvPortMalloc+0x174>
	__asm volatile
 8007eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eee:	f383 8811 	msr	BASEPRI, r3
 8007ef2:	f3bf 8f6f 	isb	sy
 8007ef6:	f3bf 8f4f 	dsb	sy
 8007efa:	60fb      	str	r3, [r7, #12]
}
 8007efc:	bf00      	nop
 8007efe:	e7fe      	b.n	8007efe <pvPortMalloc+0x172>
	return pvReturn;
 8007f00:	69fb      	ldr	r3, [r7, #28]
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3728      	adds	r7, #40	; 0x28
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}
 8007f0a:	bf00      	nop
 8007f0c:	200010d8 	.word	0x200010d8
 8007f10:	200010ec 	.word	0x200010ec
 8007f14:	200010dc 	.word	0x200010dc
 8007f18:	200010d0 	.word	0x200010d0
 8007f1c:	200010e0 	.word	0x200010e0
 8007f20:	200010e4 	.word	0x200010e4

08007f24 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b086      	sub	sp, #24
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d04d      	beq.n	8007fd2 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007f36:	2308      	movs	r3, #8
 8007f38:	425b      	negs	r3, r3
 8007f3a:	697a      	ldr	r2, [r7, #20]
 8007f3c:	4413      	add	r3, r2
 8007f3e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	685a      	ldr	r2, [r3, #4]
 8007f48:	4b24      	ldr	r3, [pc, #144]	; (8007fdc <vPortFree+0xb8>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4013      	ands	r3, r2
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d10a      	bne.n	8007f68 <vPortFree+0x44>
	__asm volatile
 8007f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f56:	f383 8811 	msr	BASEPRI, r3
 8007f5a:	f3bf 8f6f 	isb	sy
 8007f5e:	f3bf 8f4f 	dsb	sy
 8007f62:	60fb      	str	r3, [r7, #12]
}
 8007f64:	bf00      	nop
 8007f66:	e7fe      	b.n	8007f66 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d00a      	beq.n	8007f86 <vPortFree+0x62>
	__asm volatile
 8007f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f74:	f383 8811 	msr	BASEPRI, r3
 8007f78:	f3bf 8f6f 	isb	sy
 8007f7c:	f3bf 8f4f 	dsb	sy
 8007f80:	60bb      	str	r3, [r7, #8]
}
 8007f82:	bf00      	nop
 8007f84:	e7fe      	b.n	8007f84 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	685a      	ldr	r2, [r3, #4]
 8007f8a:	4b14      	ldr	r3, [pc, #80]	; (8007fdc <vPortFree+0xb8>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	4013      	ands	r3, r2
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d01e      	beq.n	8007fd2 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d11a      	bne.n	8007fd2 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	685a      	ldr	r2, [r3, #4]
 8007fa0:	4b0e      	ldr	r3, [pc, #56]	; (8007fdc <vPortFree+0xb8>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	43db      	mvns	r3, r3
 8007fa6:	401a      	ands	r2, r3
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007fac:	f7fe ff36 	bl	8006e1c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007fb0:	693b      	ldr	r3, [r7, #16]
 8007fb2:	685a      	ldr	r2, [r3, #4]
 8007fb4:	4b0a      	ldr	r3, [pc, #40]	; (8007fe0 <vPortFree+0xbc>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4413      	add	r3, r2
 8007fba:	4a09      	ldr	r2, [pc, #36]	; (8007fe0 <vPortFree+0xbc>)
 8007fbc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007fbe:	6938      	ldr	r0, [r7, #16]
 8007fc0:	f000 f874 	bl	80080ac <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007fc4:	4b07      	ldr	r3, [pc, #28]	; (8007fe4 <vPortFree+0xc0>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	3301      	adds	r3, #1
 8007fca:	4a06      	ldr	r2, [pc, #24]	; (8007fe4 <vPortFree+0xc0>)
 8007fcc:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007fce:	f7fe ff33 	bl	8006e38 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007fd2:	bf00      	nop
 8007fd4:	3718      	adds	r7, #24
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}
 8007fda:	bf00      	nop
 8007fdc:	200010ec 	.word	0x200010ec
 8007fe0:	200010dc 	.word	0x200010dc
 8007fe4:	200010e8 	.word	0x200010e8

08007fe8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b085      	sub	sp, #20
 8007fec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007fee:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8007ff2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007ff4:	4b27      	ldr	r3, [pc, #156]	; (8008094 <prvHeapInit+0xac>)
 8007ff6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	f003 0307 	and.w	r3, r3, #7
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d00c      	beq.n	800801c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	3307      	adds	r3, #7
 8008006:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	f023 0307 	bic.w	r3, r3, #7
 800800e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008010:	68ba      	ldr	r2, [r7, #8]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	1ad3      	subs	r3, r2, r3
 8008016:	4a1f      	ldr	r2, [pc, #124]	; (8008094 <prvHeapInit+0xac>)
 8008018:	4413      	add	r3, r2
 800801a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008020:	4a1d      	ldr	r2, [pc, #116]	; (8008098 <prvHeapInit+0xb0>)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008026:	4b1c      	ldr	r3, [pc, #112]	; (8008098 <prvHeapInit+0xb0>)
 8008028:	2200      	movs	r2, #0
 800802a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	68ba      	ldr	r2, [r7, #8]
 8008030:	4413      	add	r3, r2
 8008032:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008034:	2208      	movs	r2, #8
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	1a9b      	subs	r3, r3, r2
 800803a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	f023 0307 	bic.w	r3, r3, #7
 8008042:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	4a15      	ldr	r2, [pc, #84]	; (800809c <prvHeapInit+0xb4>)
 8008048:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800804a:	4b14      	ldr	r3, [pc, #80]	; (800809c <prvHeapInit+0xb4>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2200      	movs	r2, #0
 8008050:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008052:	4b12      	ldr	r3, [pc, #72]	; (800809c <prvHeapInit+0xb4>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	2200      	movs	r2, #0
 8008058:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	68fa      	ldr	r2, [r7, #12]
 8008062:	1ad2      	subs	r2, r2, r3
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008068:	4b0c      	ldr	r3, [pc, #48]	; (800809c <prvHeapInit+0xb4>)
 800806a:	681a      	ldr	r2, [r3, #0]
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	4a0a      	ldr	r2, [pc, #40]	; (80080a0 <prvHeapInit+0xb8>)
 8008076:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	4a09      	ldr	r2, [pc, #36]	; (80080a4 <prvHeapInit+0xbc>)
 800807e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008080:	4b09      	ldr	r3, [pc, #36]	; (80080a8 <prvHeapInit+0xc0>)
 8008082:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008086:	601a      	str	r2, [r3, #0]
}
 8008088:	bf00      	nop
 800808a:	3714      	adds	r7, #20
 800808c:	46bd      	mov	sp, r7
 800808e:	bc80      	pop	{r7}
 8008090:	4770      	bx	lr
 8008092:	bf00      	nop
 8008094:	200004d0 	.word	0x200004d0
 8008098:	200010d0 	.word	0x200010d0
 800809c:	200010d8 	.word	0x200010d8
 80080a0:	200010e0 	.word	0x200010e0
 80080a4:	200010dc 	.word	0x200010dc
 80080a8:	200010ec 	.word	0x200010ec

080080ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80080ac:	b480      	push	{r7}
 80080ae:	b085      	sub	sp, #20
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80080b4:	4b27      	ldr	r3, [pc, #156]	; (8008154 <prvInsertBlockIntoFreeList+0xa8>)
 80080b6:	60fb      	str	r3, [r7, #12]
 80080b8:	e002      	b.n	80080c0 <prvInsertBlockIntoFreeList+0x14>
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	60fb      	str	r3, [r7, #12]
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	429a      	cmp	r2, r3
 80080c8:	d8f7      	bhi.n	80080ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	68ba      	ldr	r2, [r7, #8]
 80080d4:	4413      	add	r3, r2
 80080d6:	687a      	ldr	r2, [r7, #4]
 80080d8:	429a      	cmp	r2, r3
 80080da:	d108      	bne.n	80080ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	685a      	ldr	r2, [r3, #4]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	441a      	add	r2, r3
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	68ba      	ldr	r2, [r7, #8]
 80080f8:	441a      	add	r2, r3
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	429a      	cmp	r2, r3
 8008100:	d118      	bne.n	8008134 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	4b14      	ldr	r3, [pc, #80]	; (8008158 <prvInsertBlockIntoFreeList+0xac>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	429a      	cmp	r2, r3
 800810c:	d00d      	beq.n	800812a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	685a      	ldr	r2, [r3, #4]
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	441a      	add	r2, r3
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	681a      	ldr	r2, [r3, #0]
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	601a      	str	r2, [r3, #0]
 8008128:	e008      	b.n	800813c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800812a:	4b0b      	ldr	r3, [pc, #44]	; (8008158 <prvInsertBlockIntoFreeList+0xac>)
 800812c:	681a      	ldr	r2, [r3, #0]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	601a      	str	r2, [r3, #0]
 8008132:	e003      	b.n	800813c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800813c:	68fa      	ldr	r2, [r7, #12]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	429a      	cmp	r2, r3
 8008142:	d002      	beq.n	800814a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	687a      	ldr	r2, [r7, #4]
 8008148:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800814a:	bf00      	nop
 800814c:	3714      	adds	r7, #20
 800814e:	46bd      	mov	sp, r7
 8008150:	bc80      	pop	{r7}
 8008152:	4770      	bx	lr
 8008154:	200010d0 	.word	0x200010d0
 8008158:	200010d8 	.word	0x200010d8

0800815c <__errno>:
 800815c:	4b01      	ldr	r3, [pc, #4]	; (8008164 <__errno+0x8>)
 800815e:	6818      	ldr	r0, [r3, #0]
 8008160:	4770      	bx	lr
 8008162:	bf00      	nop
 8008164:	20000014 	.word	0x20000014

08008168 <__libc_init_array>:
 8008168:	b570      	push	{r4, r5, r6, lr}
 800816a:	2600      	movs	r6, #0
 800816c:	4d0c      	ldr	r5, [pc, #48]	; (80081a0 <__libc_init_array+0x38>)
 800816e:	4c0d      	ldr	r4, [pc, #52]	; (80081a4 <__libc_init_array+0x3c>)
 8008170:	1b64      	subs	r4, r4, r5
 8008172:	10a4      	asrs	r4, r4, #2
 8008174:	42a6      	cmp	r6, r4
 8008176:	d109      	bne.n	800818c <__libc_init_array+0x24>
 8008178:	f000 fce0 	bl	8008b3c <_init>
 800817c:	2600      	movs	r6, #0
 800817e:	4d0a      	ldr	r5, [pc, #40]	; (80081a8 <__libc_init_array+0x40>)
 8008180:	4c0a      	ldr	r4, [pc, #40]	; (80081ac <__libc_init_array+0x44>)
 8008182:	1b64      	subs	r4, r4, r5
 8008184:	10a4      	asrs	r4, r4, #2
 8008186:	42a6      	cmp	r6, r4
 8008188:	d105      	bne.n	8008196 <__libc_init_array+0x2e>
 800818a:	bd70      	pop	{r4, r5, r6, pc}
 800818c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008190:	4798      	blx	r3
 8008192:	3601      	adds	r6, #1
 8008194:	e7ee      	b.n	8008174 <__libc_init_array+0xc>
 8008196:	f855 3b04 	ldr.w	r3, [r5], #4
 800819a:	4798      	blx	r3
 800819c:	3601      	adds	r6, #1
 800819e:	e7f2      	b.n	8008186 <__libc_init_array+0x1e>
 80081a0:	08009090 	.word	0x08009090
 80081a4:	08009090 	.word	0x08009090
 80081a8:	08009090 	.word	0x08009090
 80081ac:	08009094 	.word	0x08009094

080081b0 <__retarget_lock_acquire_recursive>:
 80081b0:	4770      	bx	lr

080081b2 <__retarget_lock_release_recursive>:
 80081b2:	4770      	bx	lr

080081b4 <memcpy>:
 80081b4:	440a      	add	r2, r1
 80081b6:	4291      	cmp	r1, r2
 80081b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80081bc:	d100      	bne.n	80081c0 <memcpy+0xc>
 80081be:	4770      	bx	lr
 80081c0:	b510      	push	{r4, lr}
 80081c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081c6:	4291      	cmp	r1, r2
 80081c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081cc:	d1f9      	bne.n	80081c2 <memcpy+0xe>
 80081ce:	bd10      	pop	{r4, pc}

080081d0 <memset>:
 80081d0:	4603      	mov	r3, r0
 80081d2:	4402      	add	r2, r0
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d100      	bne.n	80081da <memset+0xa>
 80081d8:	4770      	bx	lr
 80081da:	f803 1b01 	strb.w	r1, [r3], #1
 80081de:	e7f9      	b.n	80081d4 <memset+0x4>

080081e0 <_malloc_r>:
 80081e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081e2:	1ccd      	adds	r5, r1, #3
 80081e4:	f025 0503 	bic.w	r5, r5, #3
 80081e8:	3508      	adds	r5, #8
 80081ea:	2d0c      	cmp	r5, #12
 80081ec:	bf38      	it	cc
 80081ee:	250c      	movcc	r5, #12
 80081f0:	2d00      	cmp	r5, #0
 80081f2:	4606      	mov	r6, r0
 80081f4:	db01      	blt.n	80081fa <_malloc_r+0x1a>
 80081f6:	42a9      	cmp	r1, r5
 80081f8:	d903      	bls.n	8008202 <_malloc_r+0x22>
 80081fa:	230c      	movs	r3, #12
 80081fc:	6033      	str	r3, [r6, #0]
 80081fe:	2000      	movs	r0, #0
 8008200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008202:	f000 f8fb 	bl	80083fc <__malloc_lock>
 8008206:	4921      	ldr	r1, [pc, #132]	; (800828c <_malloc_r+0xac>)
 8008208:	680a      	ldr	r2, [r1, #0]
 800820a:	4614      	mov	r4, r2
 800820c:	b99c      	cbnz	r4, 8008236 <_malloc_r+0x56>
 800820e:	4f20      	ldr	r7, [pc, #128]	; (8008290 <_malloc_r+0xb0>)
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	b923      	cbnz	r3, 800821e <_malloc_r+0x3e>
 8008214:	4621      	mov	r1, r4
 8008216:	4630      	mov	r0, r6
 8008218:	f000 f8a6 	bl	8008368 <_sbrk_r>
 800821c:	6038      	str	r0, [r7, #0]
 800821e:	4629      	mov	r1, r5
 8008220:	4630      	mov	r0, r6
 8008222:	f000 f8a1 	bl	8008368 <_sbrk_r>
 8008226:	1c43      	adds	r3, r0, #1
 8008228:	d123      	bne.n	8008272 <_malloc_r+0x92>
 800822a:	230c      	movs	r3, #12
 800822c:	4630      	mov	r0, r6
 800822e:	6033      	str	r3, [r6, #0]
 8008230:	f000 f8ea 	bl	8008408 <__malloc_unlock>
 8008234:	e7e3      	b.n	80081fe <_malloc_r+0x1e>
 8008236:	6823      	ldr	r3, [r4, #0]
 8008238:	1b5b      	subs	r3, r3, r5
 800823a:	d417      	bmi.n	800826c <_malloc_r+0x8c>
 800823c:	2b0b      	cmp	r3, #11
 800823e:	d903      	bls.n	8008248 <_malloc_r+0x68>
 8008240:	6023      	str	r3, [r4, #0]
 8008242:	441c      	add	r4, r3
 8008244:	6025      	str	r5, [r4, #0]
 8008246:	e004      	b.n	8008252 <_malloc_r+0x72>
 8008248:	6863      	ldr	r3, [r4, #4]
 800824a:	42a2      	cmp	r2, r4
 800824c:	bf0c      	ite	eq
 800824e:	600b      	streq	r3, [r1, #0]
 8008250:	6053      	strne	r3, [r2, #4]
 8008252:	4630      	mov	r0, r6
 8008254:	f000 f8d8 	bl	8008408 <__malloc_unlock>
 8008258:	f104 000b 	add.w	r0, r4, #11
 800825c:	1d23      	adds	r3, r4, #4
 800825e:	f020 0007 	bic.w	r0, r0, #7
 8008262:	1ac2      	subs	r2, r0, r3
 8008264:	d0cc      	beq.n	8008200 <_malloc_r+0x20>
 8008266:	1a1b      	subs	r3, r3, r0
 8008268:	50a3      	str	r3, [r4, r2]
 800826a:	e7c9      	b.n	8008200 <_malloc_r+0x20>
 800826c:	4622      	mov	r2, r4
 800826e:	6864      	ldr	r4, [r4, #4]
 8008270:	e7cc      	b.n	800820c <_malloc_r+0x2c>
 8008272:	1cc4      	adds	r4, r0, #3
 8008274:	f024 0403 	bic.w	r4, r4, #3
 8008278:	42a0      	cmp	r0, r4
 800827a:	d0e3      	beq.n	8008244 <_malloc_r+0x64>
 800827c:	1a21      	subs	r1, r4, r0
 800827e:	4630      	mov	r0, r6
 8008280:	f000 f872 	bl	8008368 <_sbrk_r>
 8008284:	3001      	adds	r0, #1
 8008286:	d1dd      	bne.n	8008244 <_malloc_r+0x64>
 8008288:	e7cf      	b.n	800822a <_malloc_r+0x4a>
 800828a:	bf00      	nop
 800828c:	200010f0 	.word	0x200010f0
 8008290:	200010f4 	.word	0x200010f4

08008294 <cleanup_glue>:
 8008294:	b538      	push	{r3, r4, r5, lr}
 8008296:	460c      	mov	r4, r1
 8008298:	6809      	ldr	r1, [r1, #0]
 800829a:	4605      	mov	r5, r0
 800829c:	b109      	cbz	r1, 80082a2 <cleanup_glue+0xe>
 800829e:	f7ff fff9 	bl	8008294 <cleanup_glue>
 80082a2:	4621      	mov	r1, r4
 80082a4:	4628      	mov	r0, r5
 80082a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082aa:	f000 b8b3 	b.w	8008414 <_free_r>
	...

080082b0 <_reclaim_reent>:
 80082b0:	4b2c      	ldr	r3, [pc, #176]	; (8008364 <_reclaim_reent+0xb4>)
 80082b2:	b570      	push	{r4, r5, r6, lr}
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4604      	mov	r4, r0
 80082b8:	4283      	cmp	r3, r0
 80082ba:	d051      	beq.n	8008360 <_reclaim_reent+0xb0>
 80082bc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80082be:	b143      	cbz	r3, 80082d2 <_reclaim_reent+0x22>
 80082c0:	68db      	ldr	r3, [r3, #12]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d14a      	bne.n	800835c <_reclaim_reent+0xac>
 80082c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80082c8:	6819      	ldr	r1, [r3, #0]
 80082ca:	b111      	cbz	r1, 80082d2 <_reclaim_reent+0x22>
 80082cc:	4620      	mov	r0, r4
 80082ce:	f000 f8a1 	bl	8008414 <_free_r>
 80082d2:	6961      	ldr	r1, [r4, #20]
 80082d4:	b111      	cbz	r1, 80082dc <_reclaim_reent+0x2c>
 80082d6:	4620      	mov	r0, r4
 80082d8:	f000 f89c 	bl	8008414 <_free_r>
 80082dc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80082de:	b111      	cbz	r1, 80082e6 <_reclaim_reent+0x36>
 80082e0:	4620      	mov	r0, r4
 80082e2:	f000 f897 	bl	8008414 <_free_r>
 80082e6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80082e8:	b111      	cbz	r1, 80082f0 <_reclaim_reent+0x40>
 80082ea:	4620      	mov	r0, r4
 80082ec:	f000 f892 	bl	8008414 <_free_r>
 80082f0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80082f2:	b111      	cbz	r1, 80082fa <_reclaim_reent+0x4a>
 80082f4:	4620      	mov	r0, r4
 80082f6:	f000 f88d 	bl	8008414 <_free_r>
 80082fa:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80082fc:	b111      	cbz	r1, 8008304 <_reclaim_reent+0x54>
 80082fe:	4620      	mov	r0, r4
 8008300:	f000 f888 	bl	8008414 <_free_r>
 8008304:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008306:	b111      	cbz	r1, 800830e <_reclaim_reent+0x5e>
 8008308:	4620      	mov	r0, r4
 800830a:	f000 f883 	bl	8008414 <_free_r>
 800830e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008310:	b111      	cbz	r1, 8008318 <_reclaim_reent+0x68>
 8008312:	4620      	mov	r0, r4
 8008314:	f000 f87e 	bl	8008414 <_free_r>
 8008318:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800831a:	b111      	cbz	r1, 8008322 <_reclaim_reent+0x72>
 800831c:	4620      	mov	r0, r4
 800831e:	f000 f879 	bl	8008414 <_free_r>
 8008322:	69a3      	ldr	r3, [r4, #24]
 8008324:	b1e3      	cbz	r3, 8008360 <_reclaim_reent+0xb0>
 8008326:	4620      	mov	r0, r4
 8008328:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800832a:	4798      	blx	r3
 800832c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800832e:	b1b9      	cbz	r1, 8008360 <_reclaim_reent+0xb0>
 8008330:	4620      	mov	r0, r4
 8008332:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008336:	f7ff bfad 	b.w	8008294 <cleanup_glue>
 800833a:	5949      	ldr	r1, [r1, r5]
 800833c:	b941      	cbnz	r1, 8008350 <_reclaim_reent+0xa0>
 800833e:	3504      	adds	r5, #4
 8008340:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008342:	2d80      	cmp	r5, #128	; 0x80
 8008344:	68d9      	ldr	r1, [r3, #12]
 8008346:	d1f8      	bne.n	800833a <_reclaim_reent+0x8a>
 8008348:	4620      	mov	r0, r4
 800834a:	f000 f863 	bl	8008414 <_free_r>
 800834e:	e7ba      	b.n	80082c6 <_reclaim_reent+0x16>
 8008350:	680e      	ldr	r6, [r1, #0]
 8008352:	4620      	mov	r0, r4
 8008354:	f000 f85e 	bl	8008414 <_free_r>
 8008358:	4631      	mov	r1, r6
 800835a:	e7ef      	b.n	800833c <_reclaim_reent+0x8c>
 800835c:	2500      	movs	r5, #0
 800835e:	e7ef      	b.n	8008340 <_reclaim_reent+0x90>
 8008360:	bd70      	pop	{r4, r5, r6, pc}
 8008362:	bf00      	nop
 8008364:	20000014 	.word	0x20000014

08008368 <_sbrk_r>:
 8008368:	b538      	push	{r3, r4, r5, lr}
 800836a:	2300      	movs	r3, #0
 800836c:	4d05      	ldr	r5, [pc, #20]	; (8008384 <_sbrk_r+0x1c>)
 800836e:	4604      	mov	r4, r0
 8008370:	4608      	mov	r0, r1
 8008372:	602b      	str	r3, [r5, #0]
 8008374:	f7fa f87a 	bl	800246c <_sbrk>
 8008378:	1c43      	adds	r3, r0, #1
 800837a:	d102      	bne.n	8008382 <_sbrk_r+0x1a>
 800837c:	682b      	ldr	r3, [r5, #0]
 800837e:	b103      	cbz	r3, 8008382 <_sbrk_r+0x1a>
 8008380:	6023      	str	r3, [r4, #0]
 8008382:	bd38      	pop	{r3, r4, r5, pc}
 8008384:	20001410 	.word	0x20001410

08008388 <_vsniprintf_r>:
 8008388:	b530      	push	{r4, r5, lr}
 800838a:	1e14      	subs	r4, r2, #0
 800838c:	4605      	mov	r5, r0
 800838e:	b09b      	sub	sp, #108	; 0x6c
 8008390:	4618      	mov	r0, r3
 8008392:	da05      	bge.n	80083a0 <_vsniprintf_r+0x18>
 8008394:	238b      	movs	r3, #139	; 0x8b
 8008396:	f04f 30ff 	mov.w	r0, #4294967295
 800839a:	602b      	str	r3, [r5, #0]
 800839c:	b01b      	add	sp, #108	; 0x6c
 800839e:	bd30      	pop	{r4, r5, pc}
 80083a0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80083a4:	f8ad 300c 	strh.w	r3, [sp, #12]
 80083a8:	bf0c      	ite	eq
 80083aa:	4623      	moveq	r3, r4
 80083ac:	f104 33ff 	addne.w	r3, r4, #4294967295
 80083b0:	9302      	str	r3, [sp, #8]
 80083b2:	9305      	str	r3, [sp, #20]
 80083b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80083b8:	4602      	mov	r2, r0
 80083ba:	9100      	str	r1, [sp, #0]
 80083bc:	9104      	str	r1, [sp, #16]
 80083be:	f8ad 300e 	strh.w	r3, [sp, #14]
 80083c2:	4669      	mov	r1, sp
 80083c4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80083c6:	4628      	mov	r0, r5
 80083c8:	f000 f8cc 	bl	8008564 <_svfiprintf_r>
 80083cc:	1c43      	adds	r3, r0, #1
 80083ce:	bfbc      	itt	lt
 80083d0:	238b      	movlt	r3, #139	; 0x8b
 80083d2:	602b      	strlt	r3, [r5, #0]
 80083d4:	2c00      	cmp	r4, #0
 80083d6:	d0e1      	beq.n	800839c <_vsniprintf_r+0x14>
 80083d8:	2200      	movs	r2, #0
 80083da:	9b00      	ldr	r3, [sp, #0]
 80083dc:	701a      	strb	r2, [r3, #0]
 80083de:	e7dd      	b.n	800839c <_vsniprintf_r+0x14>

080083e0 <vsniprintf>:
 80083e0:	b507      	push	{r0, r1, r2, lr}
 80083e2:	9300      	str	r3, [sp, #0]
 80083e4:	4613      	mov	r3, r2
 80083e6:	460a      	mov	r2, r1
 80083e8:	4601      	mov	r1, r0
 80083ea:	4803      	ldr	r0, [pc, #12]	; (80083f8 <vsniprintf+0x18>)
 80083ec:	6800      	ldr	r0, [r0, #0]
 80083ee:	f7ff ffcb 	bl	8008388 <_vsniprintf_r>
 80083f2:	b003      	add	sp, #12
 80083f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80083f8:	20000014 	.word	0x20000014

080083fc <__malloc_lock>:
 80083fc:	4801      	ldr	r0, [pc, #4]	; (8008404 <__malloc_lock+0x8>)
 80083fe:	f7ff bed7 	b.w	80081b0 <__retarget_lock_acquire_recursive>
 8008402:	bf00      	nop
 8008404:	20001408 	.word	0x20001408

08008408 <__malloc_unlock>:
 8008408:	4801      	ldr	r0, [pc, #4]	; (8008410 <__malloc_unlock+0x8>)
 800840a:	f7ff bed2 	b.w	80081b2 <__retarget_lock_release_recursive>
 800840e:	bf00      	nop
 8008410:	20001408 	.word	0x20001408

08008414 <_free_r>:
 8008414:	b538      	push	{r3, r4, r5, lr}
 8008416:	4605      	mov	r5, r0
 8008418:	2900      	cmp	r1, #0
 800841a:	d043      	beq.n	80084a4 <_free_r+0x90>
 800841c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008420:	1f0c      	subs	r4, r1, #4
 8008422:	2b00      	cmp	r3, #0
 8008424:	bfb8      	it	lt
 8008426:	18e4      	addlt	r4, r4, r3
 8008428:	f7ff ffe8 	bl	80083fc <__malloc_lock>
 800842c:	4a1e      	ldr	r2, [pc, #120]	; (80084a8 <_free_r+0x94>)
 800842e:	6813      	ldr	r3, [r2, #0]
 8008430:	4610      	mov	r0, r2
 8008432:	b933      	cbnz	r3, 8008442 <_free_r+0x2e>
 8008434:	6063      	str	r3, [r4, #4]
 8008436:	6014      	str	r4, [r2, #0]
 8008438:	4628      	mov	r0, r5
 800843a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800843e:	f7ff bfe3 	b.w	8008408 <__malloc_unlock>
 8008442:	42a3      	cmp	r3, r4
 8008444:	d90a      	bls.n	800845c <_free_r+0x48>
 8008446:	6821      	ldr	r1, [r4, #0]
 8008448:	1862      	adds	r2, r4, r1
 800844a:	4293      	cmp	r3, r2
 800844c:	bf01      	itttt	eq
 800844e:	681a      	ldreq	r2, [r3, #0]
 8008450:	685b      	ldreq	r3, [r3, #4]
 8008452:	1852      	addeq	r2, r2, r1
 8008454:	6022      	streq	r2, [r4, #0]
 8008456:	6063      	str	r3, [r4, #4]
 8008458:	6004      	str	r4, [r0, #0]
 800845a:	e7ed      	b.n	8008438 <_free_r+0x24>
 800845c:	461a      	mov	r2, r3
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	b10b      	cbz	r3, 8008466 <_free_r+0x52>
 8008462:	42a3      	cmp	r3, r4
 8008464:	d9fa      	bls.n	800845c <_free_r+0x48>
 8008466:	6811      	ldr	r1, [r2, #0]
 8008468:	1850      	adds	r0, r2, r1
 800846a:	42a0      	cmp	r0, r4
 800846c:	d10b      	bne.n	8008486 <_free_r+0x72>
 800846e:	6820      	ldr	r0, [r4, #0]
 8008470:	4401      	add	r1, r0
 8008472:	1850      	adds	r0, r2, r1
 8008474:	4283      	cmp	r3, r0
 8008476:	6011      	str	r1, [r2, #0]
 8008478:	d1de      	bne.n	8008438 <_free_r+0x24>
 800847a:	6818      	ldr	r0, [r3, #0]
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	4401      	add	r1, r0
 8008480:	6011      	str	r1, [r2, #0]
 8008482:	6053      	str	r3, [r2, #4]
 8008484:	e7d8      	b.n	8008438 <_free_r+0x24>
 8008486:	d902      	bls.n	800848e <_free_r+0x7a>
 8008488:	230c      	movs	r3, #12
 800848a:	602b      	str	r3, [r5, #0]
 800848c:	e7d4      	b.n	8008438 <_free_r+0x24>
 800848e:	6820      	ldr	r0, [r4, #0]
 8008490:	1821      	adds	r1, r4, r0
 8008492:	428b      	cmp	r3, r1
 8008494:	bf01      	itttt	eq
 8008496:	6819      	ldreq	r1, [r3, #0]
 8008498:	685b      	ldreq	r3, [r3, #4]
 800849a:	1809      	addeq	r1, r1, r0
 800849c:	6021      	streq	r1, [r4, #0]
 800849e:	6063      	str	r3, [r4, #4]
 80084a0:	6054      	str	r4, [r2, #4]
 80084a2:	e7c9      	b.n	8008438 <_free_r+0x24>
 80084a4:	bd38      	pop	{r3, r4, r5, pc}
 80084a6:	bf00      	nop
 80084a8:	200010f0 	.word	0x200010f0

080084ac <__ssputs_r>:
 80084ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084b0:	688e      	ldr	r6, [r1, #8]
 80084b2:	4682      	mov	sl, r0
 80084b4:	429e      	cmp	r6, r3
 80084b6:	460c      	mov	r4, r1
 80084b8:	4690      	mov	r8, r2
 80084ba:	461f      	mov	r7, r3
 80084bc:	d838      	bhi.n	8008530 <__ssputs_r+0x84>
 80084be:	898a      	ldrh	r2, [r1, #12]
 80084c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80084c4:	d032      	beq.n	800852c <__ssputs_r+0x80>
 80084c6:	6825      	ldr	r5, [r4, #0]
 80084c8:	6909      	ldr	r1, [r1, #16]
 80084ca:	3301      	adds	r3, #1
 80084cc:	eba5 0901 	sub.w	r9, r5, r1
 80084d0:	6965      	ldr	r5, [r4, #20]
 80084d2:	444b      	add	r3, r9
 80084d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80084d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80084dc:	106d      	asrs	r5, r5, #1
 80084de:	429d      	cmp	r5, r3
 80084e0:	bf38      	it	cc
 80084e2:	461d      	movcc	r5, r3
 80084e4:	0553      	lsls	r3, r2, #21
 80084e6:	d531      	bpl.n	800854c <__ssputs_r+0xa0>
 80084e8:	4629      	mov	r1, r5
 80084ea:	f7ff fe79 	bl	80081e0 <_malloc_r>
 80084ee:	4606      	mov	r6, r0
 80084f0:	b950      	cbnz	r0, 8008508 <__ssputs_r+0x5c>
 80084f2:	230c      	movs	r3, #12
 80084f4:	f04f 30ff 	mov.w	r0, #4294967295
 80084f8:	f8ca 3000 	str.w	r3, [sl]
 80084fc:	89a3      	ldrh	r3, [r4, #12]
 80084fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008502:	81a3      	strh	r3, [r4, #12]
 8008504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008508:	464a      	mov	r2, r9
 800850a:	6921      	ldr	r1, [r4, #16]
 800850c:	f7ff fe52 	bl	80081b4 <memcpy>
 8008510:	89a3      	ldrh	r3, [r4, #12]
 8008512:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008516:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800851a:	81a3      	strh	r3, [r4, #12]
 800851c:	6126      	str	r6, [r4, #16]
 800851e:	444e      	add	r6, r9
 8008520:	6026      	str	r6, [r4, #0]
 8008522:	463e      	mov	r6, r7
 8008524:	6165      	str	r5, [r4, #20]
 8008526:	eba5 0509 	sub.w	r5, r5, r9
 800852a:	60a5      	str	r5, [r4, #8]
 800852c:	42be      	cmp	r6, r7
 800852e:	d900      	bls.n	8008532 <__ssputs_r+0x86>
 8008530:	463e      	mov	r6, r7
 8008532:	4632      	mov	r2, r6
 8008534:	4641      	mov	r1, r8
 8008536:	6820      	ldr	r0, [r4, #0]
 8008538:	f000 fab8 	bl	8008aac <memmove>
 800853c:	68a3      	ldr	r3, [r4, #8]
 800853e:	6822      	ldr	r2, [r4, #0]
 8008540:	1b9b      	subs	r3, r3, r6
 8008542:	4432      	add	r2, r6
 8008544:	2000      	movs	r0, #0
 8008546:	60a3      	str	r3, [r4, #8]
 8008548:	6022      	str	r2, [r4, #0]
 800854a:	e7db      	b.n	8008504 <__ssputs_r+0x58>
 800854c:	462a      	mov	r2, r5
 800854e:	f000 fac7 	bl	8008ae0 <_realloc_r>
 8008552:	4606      	mov	r6, r0
 8008554:	2800      	cmp	r0, #0
 8008556:	d1e1      	bne.n	800851c <__ssputs_r+0x70>
 8008558:	4650      	mov	r0, sl
 800855a:	6921      	ldr	r1, [r4, #16]
 800855c:	f7ff ff5a 	bl	8008414 <_free_r>
 8008560:	e7c7      	b.n	80084f2 <__ssputs_r+0x46>
	...

08008564 <_svfiprintf_r>:
 8008564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008568:	4698      	mov	r8, r3
 800856a:	898b      	ldrh	r3, [r1, #12]
 800856c:	4607      	mov	r7, r0
 800856e:	061b      	lsls	r3, r3, #24
 8008570:	460d      	mov	r5, r1
 8008572:	4614      	mov	r4, r2
 8008574:	b09d      	sub	sp, #116	; 0x74
 8008576:	d50e      	bpl.n	8008596 <_svfiprintf_r+0x32>
 8008578:	690b      	ldr	r3, [r1, #16]
 800857a:	b963      	cbnz	r3, 8008596 <_svfiprintf_r+0x32>
 800857c:	2140      	movs	r1, #64	; 0x40
 800857e:	f7ff fe2f 	bl	80081e0 <_malloc_r>
 8008582:	6028      	str	r0, [r5, #0]
 8008584:	6128      	str	r0, [r5, #16]
 8008586:	b920      	cbnz	r0, 8008592 <_svfiprintf_r+0x2e>
 8008588:	230c      	movs	r3, #12
 800858a:	603b      	str	r3, [r7, #0]
 800858c:	f04f 30ff 	mov.w	r0, #4294967295
 8008590:	e0d1      	b.n	8008736 <_svfiprintf_r+0x1d2>
 8008592:	2340      	movs	r3, #64	; 0x40
 8008594:	616b      	str	r3, [r5, #20]
 8008596:	2300      	movs	r3, #0
 8008598:	9309      	str	r3, [sp, #36]	; 0x24
 800859a:	2320      	movs	r3, #32
 800859c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80085a0:	2330      	movs	r3, #48	; 0x30
 80085a2:	f04f 0901 	mov.w	r9, #1
 80085a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80085aa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008750 <_svfiprintf_r+0x1ec>
 80085ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80085b2:	4623      	mov	r3, r4
 80085b4:	469a      	mov	sl, r3
 80085b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085ba:	b10a      	cbz	r2, 80085c0 <_svfiprintf_r+0x5c>
 80085bc:	2a25      	cmp	r2, #37	; 0x25
 80085be:	d1f9      	bne.n	80085b4 <_svfiprintf_r+0x50>
 80085c0:	ebba 0b04 	subs.w	fp, sl, r4
 80085c4:	d00b      	beq.n	80085de <_svfiprintf_r+0x7a>
 80085c6:	465b      	mov	r3, fp
 80085c8:	4622      	mov	r2, r4
 80085ca:	4629      	mov	r1, r5
 80085cc:	4638      	mov	r0, r7
 80085ce:	f7ff ff6d 	bl	80084ac <__ssputs_r>
 80085d2:	3001      	adds	r0, #1
 80085d4:	f000 80aa 	beq.w	800872c <_svfiprintf_r+0x1c8>
 80085d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085da:	445a      	add	r2, fp
 80085dc:	9209      	str	r2, [sp, #36]	; 0x24
 80085de:	f89a 3000 	ldrb.w	r3, [sl]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	f000 80a2 	beq.w	800872c <_svfiprintf_r+0x1c8>
 80085e8:	2300      	movs	r3, #0
 80085ea:	f04f 32ff 	mov.w	r2, #4294967295
 80085ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085f2:	f10a 0a01 	add.w	sl, sl, #1
 80085f6:	9304      	str	r3, [sp, #16]
 80085f8:	9307      	str	r3, [sp, #28]
 80085fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80085fe:	931a      	str	r3, [sp, #104]	; 0x68
 8008600:	4654      	mov	r4, sl
 8008602:	2205      	movs	r2, #5
 8008604:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008608:	4851      	ldr	r0, [pc, #324]	; (8008750 <_svfiprintf_r+0x1ec>)
 800860a:	f000 fa41 	bl	8008a90 <memchr>
 800860e:	9a04      	ldr	r2, [sp, #16]
 8008610:	b9d8      	cbnz	r0, 800864a <_svfiprintf_r+0xe6>
 8008612:	06d0      	lsls	r0, r2, #27
 8008614:	bf44      	itt	mi
 8008616:	2320      	movmi	r3, #32
 8008618:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800861c:	0711      	lsls	r1, r2, #28
 800861e:	bf44      	itt	mi
 8008620:	232b      	movmi	r3, #43	; 0x2b
 8008622:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008626:	f89a 3000 	ldrb.w	r3, [sl]
 800862a:	2b2a      	cmp	r3, #42	; 0x2a
 800862c:	d015      	beq.n	800865a <_svfiprintf_r+0xf6>
 800862e:	4654      	mov	r4, sl
 8008630:	2000      	movs	r0, #0
 8008632:	f04f 0c0a 	mov.w	ip, #10
 8008636:	9a07      	ldr	r2, [sp, #28]
 8008638:	4621      	mov	r1, r4
 800863a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800863e:	3b30      	subs	r3, #48	; 0x30
 8008640:	2b09      	cmp	r3, #9
 8008642:	d94e      	bls.n	80086e2 <_svfiprintf_r+0x17e>
 8008644:	b1b0      	cbz	r0, 8008674 <_svfiprintf_r+0x110>
 8008646:	9207      	str	r2, [sp, #28]
 8008648:	e014      	b.n	8008674 <_svfiprintf_r+0x110>
 800864a:	eba0 0308 	sub.w	r3, r0, r8
 800864e:	fa09 f303 	lsl.w	r3, r9, r3
 8008652:	4313      	orrs	r3, r2
 8008654:	46a2      	mov	sl, r4
 8008656:	9304      	str	r3, [sp, #16]
 8008658:	e7d2      	b.n	8008600 <_svfiprintf_r+0x9c>
 800865a:	9b03      	ldr	r3, [sp, #12]
 800865c:	1d19      	adds	r1, r3, #4
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	9103      	str	r1, [sp, #12]
 8008662:	2b00      	cmp	r3, #0
 8008664:	bfbb      	ittet	lt
 8008666:	425b      	neglt	r3, r3
 8008668:	f042 0202 	orrlt.w	r2, r2, #2
 800866c:	9307      	strge	r3, [sp, #28]
 800866e:	9307      	strlt	r3, [sp, #28]
 8008670:	bfb8      	it	lt
 8008672:	9204      	strlt	r2, [sp, #16]
 8008674:	7823      	ldrb	r3, [r4, #0]
 8008676:	2b2e      	cmp	r3, #46	; 0x2e
 8008678:	d10c      	bne.n	8008694 <_svfiprintf_r+0x130>
 800867a:	7863      	ldrb	r3, [r4, #1]
 800867c:	2b2a      	cmp	r3, #42	; 0x2a
 800867e:	d135      	bne.n	80086ec <_svfiprintf_r+0x188>
 8008680:	9b03      	ldr	r3, [sp, #12]
 8008682:	3402      	adds	r4, #2
 8008684:	1d1a      	adds	r2, r3, #4
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	9203      	str	r2, [sp, #12]
 800868a:	2b00      	cmp	r3, #0
 800868c:	bfb8      	it	lt
 800868e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008692:	9305      	str	r3, [sp, #20]
 8008694:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008760 <_svfiprintf_r+0x1fc>
 8008698:	2203      	movs	r2, #3
 800869a:	4650      	mov	r0, sl
 800869c:	7821      	ldrb	r1, [r4, #0]
 800869e:	f000 f9f7 	bl	8008a90 <memchr>
 80086a2:	b140      	cbz	r0, 80086b6 <_svfiprintf_r+0x152>
 80086a4:	2340      	movs	r3, #64	; 0x40
 80086a6:	eba0 000a 	sub.w	r0, r0, sl
 80086aa:	fa03 f000 	lsl.w	r0, r3, r0
 80086ae:	9b04      	ldr	r3, [sp, #16]
 80086b0:	3401      	adds	r4, #1
 80086b2:	4303      	orrs	r3, r0
 80086b4:	9304      	str	r3, [sp, #16]
 80086b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086ba:	2206      	movs	r2, #6
 80086bc:	4825      	ldr	r0, [pc, #148]	; (8008754 <_svfiprintf_r+0x1f0>)
 80086be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086c2:	f000 f9e5 	bl	8008a90 <memchr>
 80086c6:	2800      	cmp	r0, #0
 80086c8:	d038      	beq.n	800873c <_svfiprintf_r+0x1d8>
 80086ca:	4b23      	ldr	r3, [pc, #140]	; (8008758 <_svfiprintf_r+0x1f4>)
 80086cc:	bb1b      	cbnz	r3, 8008716 <_svfiprintf_r+0x1b2>
 80086ce:	9b03      	ldr	r3, [sp, #12]
 80086d0:	3307      	adds	r3, #7
 80086d2:	f023 0307 	bic.w	r3, r3, #7
 80086d6:	3308      	adds	r3, #8
 80086d8:	9303      	str	r3, [sp, #12]
 80086da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086dc:	4433      	add	r3, r6
 80086de:	9309      	str	r3, [sp, #36]	; 0x24
 80086e0:	e767      	b.n	80085b2 <_svfiprintf_r+0x4e>
 80086e2:	460c      	mov	r4, r1
 80086e4:	2001      	movs	r0, #1
 80086e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80086ea:	e7a5      	b.n	8008638 <_svfiprintf_r+0xd4>
 80086ec:	2300      	movs	r3, #0
 80086ee:	f04f 0c0a 	mov.w	ip, #10
 80086f2:	4619      	mov	r1, r3
 80086f4:	3401      	adds	r4, #1
 80086f6:	9305      	str	r3, [sp, #20]
 80086f8:	4620      	mov	r0, r4
 80086fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086fe:	3a30      	subs	r2, #48	; 0x30
 8008700:	2a09      	cmp	r2, #9
 8008702:	d903      	bls.n	800870c <_svfiprintf_r+0x1a8>
 8008704:	2b00      	cmp	r3, #0
 8008706:	d0c5      	beq.n	8008694 <_svfiprintf_r+0x130>
 8008708:	9105      	str	r1, [sp, #20]
 800870a:	e7c3      	b.n	8008694 <_svfiprintf_r+0x130>
 800870c:	4604      	mov	r4, r0
 800870e:	2301      	movs	r3, #1
 8008710:	fb0c 2101 	mla	r1, ip, r1, r2
 8008714:	e7f0      	b.n	80086f8 <_svfiprintf_r+0x194>
 8008716:	ab03      	add	r3, sp, #12
 8008718:	9300      	str	r3, [sp, #0]
 800871a:	462a      	mov	r2, r5
 800871c:	4638      	mov	r0, r7
 800871e:	4b0f      	ldr	r3, [pc, #60]	; (800875c <_svfiprintf_r+0x1f8>)
 8008720:	a904      	add	r1, sp, #16
 8008722:	f3af 8000 	nop.w
 8008726:	1c42      	adds	r2, r0, #1
 8008728:	4606      	mov	r6, r0
 800872a:	d1d6      	bne.n	80086da <_svfiprintf_r+0x176>
 800872c:	89ab      	ldrh	r3, [r5, #12]
 800872e:	065b      	lsls	r3, r3, #25
 8008730:	f53f af2c 	bmi.w	800858c <_svfiprintf_r+0x28>
 8008734:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008736:	b01d      	add	sp, #116	; 0x74
 8008738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800873c:	ab03      	add	r3, sp, #12
 800873e:	9300      	str	r3, [sp, #0]
 8008740:	462a      	mov	r2, r5
 8008742:	4638      	mov	r0, r7
 8008744:	4b05      	ldr	r3, [pc, #20]	; (800875c <_svfiprintf_r+0x1f8>)
 8008746:	a904      	add	r1, sp, #16
 8008748:	f000 f87c 	bl	8008844 <_printf_i>
 800874c:	e7eb      	b.n	8008726 <_svfiprintf_r+0x1c2>
 800874e:	bf00      	nop
 8008750:	08009054 	.word	0x08009054
 8008754:	0800905e 	.word	0x0800905e
 8008758:	00000000 	.word	0x00000000
 800875c:	080084ad 	.word	0x080084ad
 8008760:	0800905a 	.word	0x0800905a

08008764 <_printf_common>:
 8008764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008768:	4616      	mov	r6, r2
 800876a:	4699      	mov	r9, r3
 800876c:	688a      	ldr	r2, [r1, #8]
 800876e:	690b      	ldr	r3, [r1, #16]
 8008770:	4607      	mov	r7, r0
 8008772:	4293      	cmp	r3, r2
 8008774:	bfb8      	it	lt
 8008776:	4613      	movlt	r3, r2
 8008778:	6033      	str	r3, [r6, #0]
 800877a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800877e:	460c      	mov	r4, r1
 8008780:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008784:	b10a      	cbz	r2, 800878a <_printf_common+0x26>
 8008786:	3301      	adds	r3, #1
 8008788:	6033      	str	r3, [r6, #0]
 800878a:	6823      	ldr	r3, [r4, #0]
 800878c:	0699      	lsls	r1, r3, #26
 800878e:	bf42      	ittt	mi
 8008790:	6833      	ldrmi	r3, [r6, #0]
 8008792:	3302      	addmi	r3, #2
 8008794:	6033      	strmi	r3, [r6, #0]
 8008796:	6825      	ldr	r5, [r4, #0]
 8008798:	f015 0506 	ands.w	r5, r5, #6
 800879c:	d106      	bne.n	80087ac <_printf_common+0x48>
 800879e:	f104 0a19 	add.w	sl, r4, #25
 80087a2:	68e3      	ldr	r3, [r4, #12]
 80087a4:	6832      	ldr	r2, [r6, #0]
 80087a6:	1a9b      	subs	r3, r3, r2
 80087a8:	42ab      	cmp	r3, r5
 80087aa:	dc28      	bgt.n	80087fe <_printf_common+0x9a>
 80087ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80087b0:	1e13      	subs	r3, r2, #0
 80087b2:	6822      	ldr	r2, [r4, #0]
 80087b4:	bf18      	it	ne
 80087b6:	2301      	movne	r3, #1
 80087b8:	0692      	lsls	r2, r2, #26
 80087ba:	d42d      	bmi.n	8008818 <_printf_common+0xb4>
 80087bc:	4649      	mov	r1, r9
 80087be:	4638      	mov	r0, r7
 80087c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80087c4:	47c0      	blx	r8
 80087c6:	3001      	adds	r0, #1
 80087c8:	d020      	beq.n	800880c <_printf_common+0xa8>
 80087ca:	6823      	ldr	r3, [r4, #0]
 80087cc:	68e5      	ldr	r5, [r4, #12]
 80087ce:	f003 0306 	and.w	r3, r3, #6
 80087d2:	2b04      	cmp	r3, #4
 80087d4:	bf18      	it	ne
 80087d6:	2500      	movne	r5, #0
 80087d8:	6832      	ldr	r2, [r6, #0]
 80087da:	f04f 0600 	mov.w	r6, #0
 80087de:	68a3      	ldr	r3, [r4, #8]
 80087e0:	bf08      	it	eq
 80087e2:	1aad      	subeq	r5, r5, r2
 80087e4:	6922      	ldr	r2, [r4, #16]
 80087e6:	bf08      	it	eq
 80087e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80087ec:	4293      	cmp	r3, r2
 80087ee:	bfc4      	itt	gt
 80087f0:	1a9b      	subgt	r3, r3, r2
 80087f2:	18ed      	addgt	r5, r5, r3
 80087f4:	341a      	adds	r4, #26
 80087f6:	42b5      	cmp	r5, r6
 80087f8:	d11a      	bne.n	8008830 <_printf_common+0xcc>
 80087fa:	2000      	movs	r0, #0
 80087fc:	e008      	b.n	8008810 <_printf_common+0xac>
 80087fe:	2301      	movs	r3, #1
 8008800:	4652      	mov	r2, sl
 8008802:	4649      	mov	r1, r9
 8008804:	4638      	mov	r0, r7
 8008806:	47c0      	blx	r8
 8008808:	3001      	adds	r0, #1
 800880a:	d103      	bne.n	8008814 <_printf_common+0xb0>
 800880c:	f04f 30ff 	mov.w	r0, #4294967295
 8008810:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008814:	3501      	adds	r5, #1
 8008816:	e7c4      	b.n	80087a2 <_printf_common+0x3e>
 8008818:	2030      	movs	r0, #48	; 0x30
 800881a:	18e1      	adds	r1, r4, r3
 800881c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008820:	1c5a      	adds	r2, r3, #1
 8008822:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008826:	4422      	add	r2, r4
 8008828:	3302      	adds	r3, #2
 800882a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800882e:	e7c5      	b.n	80087bc <_printf_common+0x58>
 8008830:	2301      	movs	r3, #1
 8008832:	4622      	mov	r2, r4
 8008834:	4649      	mov	r1, r9
 8008836:	4638      	mov	r0, r7
 8008838:	47c0      	blx	r8
 800883a:	3001      	adds	r0, #1
 800883c:	d0e6      	beq.n	800880c <_printf_common+0xa8>
 800883e:	3601      	adds	r6, #1
 8008840:	e7d9      	b.n	80087f6 <_printf_common+0x92>
	...

08008844 <_printf_i>:
 8008844:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008848:	460c      	mov	r4, r1
 800884a:	7e27      	ldrb	r7, [r4, #24]
 800884c:	4691      	mov	r9, r2
 800884e:	2f78      	cmp	r7, #120	; 0x78
 8008850:	4680      	mov	r8, r0
 8008852:	469a      	mov	sl, r3
 8008854:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008856:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800885a:	d807      	bhi.n	800886c <_printf_i+0x28>
 800885c:	2f62      	cmp	r7, #98	; 0x62
 800885e:	d80a      	bhi.n	8008876 <_printf_i+0x32>
 8008860:	2f00      	cmp	r7, #0
 8008862:	f000 80d9 	beq.w	8008a18 <_printf_i+0x1d4>
 8008866:	2f58      	cmp	r7, #88	; 0x58
 8008868:	f000 80a4 	beq.w	80089b4 <_printf_i+0x170>
 800886c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008870:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008874:	e03a      	b.n	80088ec <_printf_i+0xa8>
 8008876:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800887a:	2b15      	cmp	r3, #21
 800887c:	d8f6      	bhi.n	800886c <_printf_i+0x28>
 800887e:	a001      	add	r0, pc, #4	; (adr r0, 8008884 <_printf_i+0x40>)
 8008880:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008884:	080088dd 	.word	0x080088dd
 8008888:	080088f1 	.word	0x080088f1
 800888c:	0800886d 	.word	0x0800886d
 8008890:	0800886d 	.word	0x0800886d
 8008894:	0800886d 	.word	0x0800886d
 8008898:	0800886d 	.word	0x0800886d
 800889c:	080088f1 	.word	0x080088f1
 80088a0:	0800886d 	.word	0x0800886d
 80088a4:	0800886d 	.word	0x0800886d
 80088a8:	0800886d 	.word	0x0800886d
 80088ac:	0800886d 	.word	0x0800886d
 80088b0:	080089ff 	.word	0x080089ff
 80088b4:	08008921 	.word	0x08008921
 80088b8:	080089e1 	.word	0x080089e1
 80088bc:	0800886d 	.word	0x0800886d
 80088c0:	0800886d 	.word	0x0800886d
 80088c4:	08008a21 	.word	0x08008a21
 80088c8:	0800886d 	.word	0x0800886d
 80088cc:	08008921 	.word	0x08008921
 80088d0:	0800886d 	.word	0x0800886d
 80088d4:	0800886d 	.word	0x0800886d
 80088d8:	080089e9 	.word	0x080089e9
 80088dc:	680b      	ldr	r3, [r1, #0]
 80088de:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80088e2:	1d1a      	adds	r2, r3, #4
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	600a      	str	r2, [r1, #0]
 80088e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80088ec:	2301      	movs	r3, #1
 80088ee:	e0a4      	b.n	8008a3a <_printf_i+0x1f6>
 80088f0:	6825      	ldr	r5, [r4, #0]
 80088f2:	6808      	ldr	r0, [r1, #0]
 80088f4:	062e      	lsls	r6, r5, #24
 80088f6:	f100 0304 	add.w	r3, r0, #4
 80088fa:	d50a      	bpl.n	8008912 <_printf_i+0xce>
 80088fc:	6805      	ldr	r5, [r0, #0]
 80088fe:	600b      	str	r3, [r1, #0]
 8008900:	2d00      	cmp	r5, #0
 8008902:	da03      	bge.n	800890c <_printf_i+0xc8>
 8008904:	232d      	movs	r3, #45	; 0x2d
 8008906:	426d      	negs	r5, r5
 8008908:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800890c:	230a      	movs	r3, #10
 800890e:	485e      	ldr	r0, [pc, #376]	; (8008a88 <_printf_i+0x244>)
 8008910:	e019      	b.n	8008946 <_printf_i+0x102>
 8008912:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008916:	6805      	ldr	r5, [r0, #0]
 8008918:	600b      	str	r3, [r1, #0]
 800891a:	bf18      	it	ne
 800891c:	b22d      	sxthne	r5, r5
 800891e:	e7ef      	b.n	8008900 <_printf_i+0xbc>
 8008920:	680b      	ldr	r3, [r1, #0]
 8008922:	6825      	ldr	r5, [r4, #0]
 8008924:	1d18      	adds	r0, r3, #4
 8008926:	6008      	str	r0, [r1, #0]
 8008928:	0628      	lsls	r0, r5, #24
 800892a:	d501      	bpl.n	8008930 <_printf_i+0xec>
 800892c:	681d      	ldr	r5, [r3, #0]
 800892e:	e002      	b.n	8008936 <_printf_i+0xf2>
 8008930:	0669      	lsls	r1, r5, #25
 8008932:	d5fb      	bpl.n	800892c <_printf_i+0xe8>
 8008934:	881d      	ldrh	r5, [r3, #0]
 8008936:	2f6f      	cmp	r7, #111	; 0x6f
 8008938:	bf0c      	ite	eq
 800893a:	2308      	moveq	r3, #8
 800893c:	230a      	movne	r3, #10
 800893e:	4852      	ldr	r0, [pc, #328]	; (8008a88 <_printf_i+0x244>)
 8008940:	2100      	movs	r1, #0
 8008942:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008946:	6866      	ldr	r6, [r4, #4]
 8008948:	2e00      	cmp	r6, #0
 800894a:	bfa8      	it	ge
 800894c:	6821      	ldrge	r1, [r4, #0]
 800894e:	60a6      	str	r6, [r4, #8]
 8008950:	bfa4      	itt	ge
 8008952:	f021 0104 	bicge.w	r1, r1, #4
 8008956:	6021      	strge	r1, [r4, #0]
 8008958:	b90d      	cbnz	r5, 800895e <_printf_i+0x11a>
 800895a:	2e00      	cmp	r6, #0
 800895c:	d04d      	beq.n	80089fa <_printf_i+0x1b6>
 800895e:	4616      	mov	r6, r2
 8008960:	fbb5 f1f3 	udiv	r1, r5, r3
 8008964:	fb03 5711 	mls	r7, r3, r1, r5
 8008968:	5dc7      	ldrb	r7, [r0, r7]
 800896a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800896e:	462f      	mov	r7, r5
 8008970:	42bb      	cmp	r3, r7
 8008972:	460d      	mov	r5, r1
 8008974:	d9f4      	bls.n	8008960 <_printf_i+0x11c>
 8008976:	2b08      	cmp	r3, #8
 8008978:	d10b      	bne.n	8008992 <_printf_i+0x14e>
 800897a:	6823      	ldr	r3, [r4, #0]
 800897c:	07df      	lsls	r7, r3, #31
 800897e:	d508      	bpl.n	8008992 <_printf_i+0x14e>
 8008980:	6923      	ldr	r3, [r4, #16]
 8008982:	6861      	ldr	r1, [r4, #4]
 8008984:	4299      	cmp	r1, r3
 8008986:	bfde      	ittt	le
 8008988:	2330      	movle	r3, #48	; 0x30
 800898a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800898e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008992:	1b92      	subs	r2, r2, r6
 8008994:	6122      	str	r2, [r4, #16]
 8008996:	464b      	mov	r3, r9
 8008998:	4621      	mov	r1, r4
 800899a:	4640      	mov	r0, r8
 800899c:	f8cd a000 	str.w	sl, [sp]
 80089a0:	aa03      	add	r2, sp, #12
 80089a2:	f7ff fedf 	bl	8008764 <_printf_common>
 80089a6:	3001      	adds	r0, #1
 80089a8:	d14c      	bne.n	8008a44 <_printf_i+0x200>
 80089aa:	f04f 30ff 	mov.w	r0, #4294967295
 80089ae:	b004      	add	sp, #16
 80089b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089b4:	4834      	ldr	r0, [pc, #208]	; (8008a88 <_printf_i+0x244>)
 80089b6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80089ba:	680e      	ldr	r6, [r1, #0]
 80089bc:	6823      	ldr	r3, [r4, #0]
 80089be:	f856 5b04 	ldr.w	r5, [r6], #4
 80089c2:	061f      	lsls	r7, r3, #24
 80089c4:	600e      	str	r6, [r1, #0]
 80089c6:	d514      	bpl.n	80089f2 <_printf_i+0x1ae>
 80089c8:	07d9      	lsls	r1, r3, #31
 80089ca:	bf44      	itt	mi
 80089cc:	f043 0320 	orrmi.w	r3, r3, #32
 80089d0:	6023      	strmi	r3, [r4, #0]
 80089d2:	b91d      	cbnz	r5, 80089dc <_printf_i+0x198>
 80089d4:	6823      	ldr	r3, [r4, #0]
 80089d6:	f023 0320 	bic.w	r3, r3, #32
 80089da:	6023      	str	r3, [r4, #0]
 80089dc:	2310      	movs	r3, #16
 80089de:	e7af      	b.n	8008940 <_printf_i+0xfc>
 80089e0:	6823      	ldr	r3, [r4, #0]
 80089e2:	f043 0320 	orr.w	r3, r3, #32
 80089e6:	6023      	str	r3, [r4, #0]
 80089e8:	2378      	movs	r3, #120	; 0x78
 80089ea:	4828      	ldr	r0, [pc, #160]	; (8008a8c <_printf_i+0x248>)
 80089ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80089f0:	e7e3      	b.n	80089ba <_printf_i+0x176>
 80089f2:	065e      	lsls	r6, r3, #25
 80089f4:	bf48      	it	mi
 80089f6:	b2ad      	uxthmi	r5, r5
 80089f8:	e7e6      	b.n	80089c8 <_printf_i+0x184>
 80089fa:	4616      	mov	r6, r2
 80089fc:	e7bb      	b.n	8008976 <_printf_i+0x132>
 80089fe:	680b      	ldr	r3, [r1, #0]
 8008a00:	6826      	ldr	r6, [r4, #0]
 8008a02:	1d1d      	adds	r5, r3, #4
 8008a04:	6960      	ldr	r0, [r4, #20]
 8008a06:	600d      	str	r5, [r1, #0]
 8008a08:	0635      	lsls	r5, r6, #24
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	d501      	bpl.n	8008a12 <_printf_i+0x1ce>
 8008a0e:	6018      	str	r0, [r3, #0]
 8008a10:	e002      	b.n	8008a18 <_printf_i+0x1d4>
 8008a12:	0671      	lsls	r1, r6, #25
 8008a14:	d5fb      	bpl.n	8008a0e <_printf_i+0x1ca>
 8008a16:	8018      	strh	r0, [r3, #0]
 8008a18:	2300      	movs	r3, #0
 8008a1a:	4616      	mov	r6, r2
 8008a1c:	6123      	str	r3, [r4, #16]
 8008a1e:	e7ba      	b.n	8008996 <_printf_i+0x152>
 8008a20:	680b      	ldr	r3, [r1, #0]
 8008a22:	1d1a      	adds	r2, r3, #4
 8008a24:	600a      	str	r2, [r1, #0]
 8008a26:	681e      	ldr	r6, [r3, #0]
 8008a28:	2100      	movs	r1, #0
 8008a2a:	4630      	mov	r0, r6
 8008a2c:	6862      	ldr	r2, [r4, #4]
 8008a2e:	f000 f82f 	bl	8008a90 <memchr>
 8008a32:	b108      	cbz	r0, 8008a38 <_printf_i+0x1f4>
 8008a34:	1b80      	subs	r0, r0, r6
 8008a36:	6060      	str	r0, [r4, #4]
 8008a38:	6863      	ldr	r3, [r4, #4]
 8008a3a:	6123      	str	r3, [r4, #16]
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a42:	e7a8      	b.n	8008996 <_printf_i+0x152>
 8008a44:	4632      	mov	r2, r6
 8008a46:	4649      	mov	r1, r9
 8008a48:	4640      	mov	r0, r8
 8008a4a:	6923      	ldr	r3, [r4, #16]
 8008a4c:	47d0      	blx	sl
 8008a4e:	3001      	adds	r0, #1
 8008a50:	d0ab      	beq.n	80089aa <_printf_i+0x166>
 8008a52:	6823      	ldr	r3, [r4, #0]
 8008a54:	079b      	lsls	r3, r3, #30
 8008a56:	d413      	bmi.n	8008a80 <_printf_i+0x23c>
 8008a58:	68e0      	ldr	r0, [r4, #12]
 8008a5a:	9b03      	ldr	r3, [sp, #12]
 8008a5c:	4298      	cmp	r0, r3
 8008a5e:	bfb8      	it	lt
 8008a60:	4618      	movlt	r0, r3
 8008a62:	e7a4      	b.n	80089ae <_printf_i+0x16a>
 8008a64:	2301      	movs	r3, #1
 8008a66:	4632      	mov	r2, r6
 8008a68:	4649      	mov	r1, r9
 8008a6a:	4640      	mov	r0, r8
 8008a6c:	47d0      	blx	sl
 8008a6e:	3001      	adds	r0, #1
 8008a70:	d09b      	beq.n	80089aa <_printf_i+0x166>
 8008a72:	3501      	adds	r5, #1
 8008a74:	68e3      	ldr	r3, [r4, #12]
 8008a76:	9903      	ldr	r1, [sp, #12]
 8008a78:	1a5b      	subs	r3, r3, r1
 8008a7a:	42ab      	cmp	r3, r5
 8008a7c:	dcf2      	bgt.n	8008a64 <_printf_i+0x220>
 8008a7e:	e7eb      	b.n	8008a58 <_printf_i+0x214>
 8008a80:	2500      	movs	r5, #0
 8008a82:	f104 0619 	add.w	r6, r4, #25
 8008a86:	e7f5      	b.n	8008a74 <_printf_i+0x230>
 8008a88:	08009065 	.word	0x08009065
 8008a8c:	08009076 	.word	0x08009076

08008a90 <memchr>:
 8008a90:	4603      	mov	r3, r0
 8008a92:	b510      	push	{r4, lr}
 8008a94:	b2c9      	uxtb	r1, r1
 8008a96:	4402      	add	r2, r0
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	d101      	bne.n	8008aa2 <memchr+0x12>
 8008a9e:	2000      	movs	r0, #0
 8008aa0:	e003      	b.n	8008aaa <memchr+0x1a>
 8008aa2:	7804      	ldrb	r4, [r0, #0]
 8008aa4:	3301      	adds	r3, #1
 8008aa6:	428c      	cmp	r4, r1
 8008aa8:	d1f6      	bne.n	8008a98 <memchr+0x8>
 8008aaa:	bd10      	pop	{r4, pc}

08008aac <memmove>:
 8008aac:	4288      	cmp	r0, r1
 8008aae:	b510      	push	{r4, lr}
 8008ab0:	eb01 0402 	add.w	r4, r1, r2
 8008ab4:	d902      	bls.n	8008abc <memmove+0x10>
 8008ab6:	4284      	cmp	r4, r0
 8008ab8:	4623      	mov	r3, r4
 8008aba:	d807      	bhi.n	8008acc <memmove+0x20>
 8008abc:	1e43      	subs	r3, r0, #1
 8008abe:	42a1      	cmp	r1, r4
 8008ac0:	d008      	beq.n	8008ad4 <memmove+0x28>
 8008ac2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ac6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008aca:	e7f8      	b.n	8008abe <memmove+0x12>
 8008acc:	4601      	mov	r1, r0
 8008ace:	4402      	add	r2, r0
 8008ad0:	428a      	cmp	r2, r1
 8008ad2:	d100      	bne.n	8008ad6 <memmove+0x2a>
 8008ad4:	bd10      	pop	{r4, pc}
 8008ad6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008ada:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008ade:	e7f7      	b.n	8008ad0 <memmove+0x24>

08008ae0 <_realloc_r>:
 8008ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ae2:	4607      	mov	r7, r0
 8008ae4:	4614      	mov	r4, r2
 8008ae6:	460e      	mov	r6, r1
 8008ae8:	b921      	cbnz	r1, 8008af4 <_realloc_r+0x14>
 8008aea:	4611      	mov	r1, r2
 8008aec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008af0:	f7ff bb76 	b.w	80081e0 <_malloc_r>
 8008af4:	b922      	cbnz	r2, 8008b00 <_realloc_r+0x20>
 8008af6:	f7ff fc8d 	bl	8008414 <_free_r>
 8008afa:	4625      	mov	r5, r4
 8008afc:	4628      	mov	r0, r5
 8008afe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b00:	f000 f814 	bl	8008b2c <_malloc_usable_size_r>
 8008b04:	42a0      	cmp	r0, r4
 8008b06:	d20f      	bcs.n	8008b28 <_realloc_r+0x48>
 8008b08:	4621      	mov	r1, r4
 8008b0a:	4638      	mov	r0, r7
 8008b0c:	f7ff fb68 	bl	80081e0 <_malloc_r>
 8008b10:	4605      	mov	r5, r0
 8008b12:	2800      	cmp	r0, #0
 8008b14:	d0f2      	beq.n	8008afc <_realloc_r+0x1c>
 8008b16:	4631      	mov	r1, r6
 8008b18:	4622      	mov	r2, r4
 8008b1a:	f7ff fb4b 	bl	80081b4 <memcpy>
 8008b1e:	4631      	mov	r1, r6
 8008b20:	4638      	mov	r0, r7
 8008b22:	f7ff fc77 	bl	8008414 <_free_r>
 8008b26:	e7e9      	b.n	8008afc <_realloc_r+0x1c>
 8008b28:	4635      	mov	r5, r6
 8008b2a:	e7e7      	b.n	8008afc <_realloc_r+0x1c>

08008b2c <_malloc_usable_size_r>:
 8008b2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b30:	1f18      	subs	r0, r3, #4
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	bfbc      	itt	lt
 8008b36:	580b      	ldrlt	r3, [r1, r0]
 8008b38:	18c0      	addlt	r0, r0, r3
 8008b3a:	4770      	bx	lr

08008b3c <_init>:
 8008b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b3e:	bf00      	nop
 8008b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b42:	bc08      	pop	{r3}
 8008b44:	469e      	mov	lr, r3
 8008b46:	4770      	bx	lr

08008b48 <_fini>:
 8008b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b4a:	bf00      	nop
 8008b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b4e:	bc08      	pop	{r3}
 8008b50:	469e      	mov	lr, r3
 8008b52:	4770      	bx	lr
