Analysis & Synthesis report for SingleCycleMIPS
Thu Jun 26 05:06:37 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for LPM_ROM:mem|altrom:srom|altsyncram:rom_block|altsyncram_uj11:auto_generated
 13. Source assignments for LPM_RAM_DQ:dataMem|altram:sram|altsyncram:ram_block|altsyncram_ev91:auto_generated
 14. Parameter Settings for User Entity Instance: nBitRegister:pcReg
 15. Parameter Settings for User Entity Instance: LPM_ROM:mem
 16. Parameter Settings for User Entity Instance: nBitAdderSubtractor:pcAdd
 17. Parameter Settings for User Entity Instance: nBitAdderSubtractor:branchAdd
 18. Parameter Settings for User Entity Instance: nbitmux21:branchMux
 19. Parameter Settings for User Entity Instance: nbitmux21:jumpMux
 20. Parameter Settings for User Entity Instance: nbitmux21:writeReg_mux
 21. Parameter Settings for User Entity Instance: nbitmux21:writeData_mux
 22. Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:zeroReg
 23. Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:\reg_loop:1:reg
 24. Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:\reg_loop:2:reg
 25. Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:\reg_loop:3:reg
 26. Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:\reg_loop:4:reg
 27. Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:\reg_loop:5:reg
 28. Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:\reg_loop:6:reg
 29. Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:\reg_loop:7:reg
 30. Parameter Settings for User Entity Instance: RegFile:reg_file|nbitmux81:read_mux1
 31. Parameter Settings for User Entity Instance: RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1
 32. Parameter Settings for User Entity Instance: RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2
 33. Parameter Settings for User Entity Instance: RegFile:reg_file|nbitmux81:read_mux2
 34. Parameter Settings for User Entity Instance: RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1
 35. Parameter Settings for User Entity Instance: RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2
 36. Parameter Settings for User Entity Instance: nbitmux21:alu_inB_mux
 37. Parameter Settings for User Entity Instance: LPM_RAM_DQ:dataMem
 38. Port Connectivity Checks: "enARdFF_2:memWrite_reg"
 39. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit"
 40. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit"
 41. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit"
 42. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit"
 43. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit"
 44. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit"
 45. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit"
 46. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit"
 47. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit"
 48. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit"
 49. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit"
 50. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit"
 51. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit"
 52. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit"
 53. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit"
 54. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit"
 55. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit"
 56. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit"
 57. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit"
 58. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit"
 59. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit"
 60. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit"
 61. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit"
 62. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit"
 63. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit"
 64. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit"
 65. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit"
 66. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit"
 67. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit"
 68. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit"
 69. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:ALU_MSB"
 70. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:ALU_LSB|oneBitAdderSubtractor:adder"
 71. Port Connectivity Checks: "ALU:mips_alu|oneBitALU:ALU_LSB"
 72. Port Connectivity Checks: "ALU:mips_alu"
 73. Port Connectivity Checks: "RegFile:reg_file|nBitRegister:zeroReg"
 74. Port Connectivity Checks: "RegFile:reg_file|decoder38:decoder"
 75. Port Connectivity Checks: "RegFile:reg_file"
 76. Port Connectivity Checks: "nbitmux21:jumpMux"
 77. Port Connectivity Checks: "nBitAdderSubtractor:branchAdd"
 78. Port Connectivity Checks: "nBitAdderSubtractor:pcAdd"
 79. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:31:b"
 80. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:30:b"
 81. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:29:b"
 82. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:28:b"
 83. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:27:b"
 84. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:26:b"
 85. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:25:b"
 86. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:24:b"
 87. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:23:b"
 88. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:22:b"
 89. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:21:b"
 90. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:20:b"
 91. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:19:b"
 92. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:18:b"
 93. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:17:b"
 94. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:16:b"
 95. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:15:b"
 96. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:14:b"
 97. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:13:b"
 98. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:12:b"
 99. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:11:b"
100. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:10:b"
101. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:9:b"
102. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:8:b"
103. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:7:b"
104. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:6:b"
105. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:5:b"
106. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:4:b"
107. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:3:b"
108. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:2:b"
109. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:1:b"
110. Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:0:b"
111. Port Connectivity Checks: "nBitRegister:pcReg"
112. Elapsed Time Per Partition
113. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 26 05:06:37 2025      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; SingleCycleMIPS                            ;
; Top-level Entity Name              ; lpm_datapath                               ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 826                                        ;
;     Total combinational functions  ; 633                                        ;
;     Dedicated logic registers      ; 231                                        ;
; Total registers                    ; 231                                        ;
; Total pins                         ; 27                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 15,360                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; lpm_datapath       ; SingleCycleMIPS    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; ../RTL/lpm_datapath.vhd          ; yes             ; User VHDL File                         ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/lpm_datapath.vhd           ;         ;
; ../RTL/RegFile.vhd               ; yes             ; User VHDL File                         ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/RegFile.vhd                ;         ;
; ../RTL/oneBitALU.vhd             ; yes             ; User VHDL File                         ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitALU.vhd              ;         ;
; ../RTL/oneBitAdderSubtractor.vhd ; yes             ; User VHDL File                         ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/oneBitAdderSubtractor.vhd  ;         ;
; ../RTL/nbitregister.vhd          ; yes             ; User VHDL File                         ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitregister.vhd           ;         ;
; ../RTL/nbitmux81.vhd             ; yes             ; User VHDL File                         ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux81.vhd              ;         ;
; ../RTL/nbitmux41.vhd             ; yes             ; User VHDL File                         ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux41.vhd              ;         ;
; ../RTL/nbitmux21.vhd             ; yes             ; User VHDL File                         ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nbitmux21.vhd              ;         ;
; ../RTL/nBitAdderSubtractor.vhd   ; yes             ; User VHDL File                         ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/nBitAdderSubtractor.vhd    ;         ;
; ../RTL/mux41.vhd                 ; yes             ; User VHDL File                         ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/mux41.vhd                  ;         ;
; ../RTL/mux21.vhd                 ; yes             ; User VHDL File                         ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/mux21.vhd                  ;         ;
; ../RTL/enardFF_2.vhd             ; yes             ; User VHDL File                         ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/enardFF_2.vhd              ;         ;
; ../RTL/decoder38.vhd             ; yes             ; User VHDL File                         ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/decoder38.vhd              ;         ;
; ../RTL/ALU.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/RTL/ALU.vhd                    ;         ;
; lpm_rom.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf              ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc               ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc           ;         ;
; altrom.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf               ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_uj11.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/db/altsyncram_uj11.tdf ;         ;
; testinstructionmem.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/testinstructionmem.mif ;         ;
; lpm_ram_dq.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf           ;         ;
; altram.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf               ;         ;
; db/altsyncram_ev91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/db/altsyncram_ev91.tdf ;         ;
; datamem.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Arnav/Desktop/Single-Cycle-MIPS/Project/datamem.mif            ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 826       ;
;                                             ;           ;
; Total combinational functions               ; 633       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 454       ;
;     -- 3 input functions                    ; 59        ;
;     -- <=2 input functions                  ; 120       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 633       ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 231       ;
;     -- Dedicated logic registers            ; 231       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 27        ;
; Total memory bits                           ; 15360     ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 291       ;
; Total fan-out                               ; 3774      ;
; Average fan-out                             ; 3.86      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; |lpm_datapath                                   ; 633 (2)           ; 231 (0)      ; 15360       ; 0            ; 0       ; 0         ; 27   ; 0            ; |lpm_datapath                                                                                        ; work         ;
;    |ALU:mips_alu|                               ; 189 (20)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu                                                                           ; work         ;
;       |oneBitALU:ALU_LSB|                       ; 8 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:ALU_LSB                                                         ; work         ;
;          |mux41:output_mux|                     ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:ALU_LSB|mux41:output_mux                                        ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:ALU_LSB|mux41:output_mux|mux21:mux1                             ; work         ;
;             |mux21:muxfinal|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:ALU_LSB|mux41:output_mux|mux21:muxfinal                         ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:ALU_LSB|oneBitAdderSubtractor:adder                             ; work         ;
;       |oneBitALU:ALU_MSB|                       ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:ALU_MSB                                                         ; work         ;
;          |mux41:output_mux|                     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:ALU_MSB|mux41:output_mux                                        ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:ALU_MSB|mux41:output_mux|mux21:mux1                             ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:ALU_MSB|oneBitAdderSubtractor:adder                             ; work         ;
;       |oneBitALU:\ALU_Loop:10:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:11:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:12:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:13:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:14:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:15:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:16:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:17:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:18:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:19:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:1:ALU_Bit|           ; 6 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit                                             ; work         ;
;          |mux41:output_mux|                     ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit|mux41:output_mux                            ; work         ;
;             |mux21:mux1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit|mux41:output_mux|mux21:mux1                 ; work         ;
;             |mux21:muxfinal|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit|mux41:output_mux|mux21:muxfinal             ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit|oneBitAdderSubtractor:adder                 ; work         ;
;       |oneBitALU:\ALU_Loop:20:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:21:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:22:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:23:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:24:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:25:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:26:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:27:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:28:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:29:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:2:ALU_Bit|           ; 6 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit                                             ; work         ;
;          |mux41:output_mux|                     ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit|mux41:output_mux                            ; work         ;
;             |mux21:mux1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit|mux41:output_mux|mux21:mux1                 ; work         ;
;             |mux21:muxfinal|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit|mux41:output_mux|mux21:muxfinal             ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit|oneBitAdderSubtractor:adder                 ; work         ;
;       |oneBitALU:\ALU_Loop:30:ALU_Bit|          ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit                                            ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit|mux41:output_mux                           ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit|mux41:output_mux|mux21:mux1                ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit|mux41:output_mux|mux21:muxfinal            ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit|oneBitAdderSubtractor:adder                ; work         ;
;       |oneBitALU:\ALU_Loop:3:ALU_Bit|           ; 7 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit                                             ; work         ;
;          |mux41:output_mux|                     ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit|mux41:output_mux                            ; work         ;
;             |mux21:mux1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit|mux41:output_mux|mux21:mux1                 ; work         ;
;             |mux21:muxfinal|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit|mux41:output_mux|mux21:muxfinal             ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit|oneBitAdderSubtractor:adder                 ; work         ;
;       |oneBitALU:\ALU_Loop:4:ALU_Bit|           ; 6 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit                                             ; work         ;
;          |mux41:output_mux|                     ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit|mux41:output_mux                            ; work         ;
;             |mux21:mux1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit|mux41:output_mux|mux21:mux1                 ; work         ;
;             |mux21:muxfinal|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit|mux41:output_mux|mux21:muxfinal             ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit|oneBitAdderSubtractor:adder                 ; work         ;
;       |oneBitALU:\ALU_Loop:5:ALU_Bit|           ; 6 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit                                             ; work         ;
;          |mux41:output_mux|                     ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit|mux41:output_mux                            ; work         ;
;             |mux21:mux1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit|mux41:output_mux|mux21:mux1                 ; work         ;
;             |mux21:muxfinal|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit|mux41:output_mux|mux21:muxfinal             ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit|oneBitAdderSubtractor:adder                 ; work         ;
;       |oneBitALU:\ALU_Loop:6:ALU_Bit|           ; 6 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit                                             ; work         ;
;          |mux41:output_mux|                     ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit|mux41:output_mux                            ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit|mux41:output_mux|mux21:mux1                 ; work         ;
;             |mux21:muxfinal|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit|mux41:output_mux|mux21:muxfinal             ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit|oneBitAdderSubtractor:adder                 ; work         ;
;       |oneBitALU:\ALU_Loop:7:ALU_Bit|           ; 6 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit                                             ; work         ;
;          |mux41:output_mux|                     ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit|mux41:output_mux                            ; work         ;
;             |mux21:mux1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit|mux41:output_mux|mux21:mux1                 ; work         ;
;             |mux21:muxfinal|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit|mux41:output_mux|mux21:muxfinal             ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit|oneBitAdderSubtractor:adder                 ; work         ;
;       |oneBitALU:\ALU_Loop:8:ALU_Bit|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit                                             ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit|mux41:output_mux                            ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit|mux41:output_mux|mux21:mux1                 ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit|mux41:output_mux|mux21:muxfinal             ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit|oneBitAdderSubtractor:adder                 ; work         ;
;       |oneBitALU:\ALU_Loop:9:ALU_Bit|           ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit                                             ; work         ;
;          |mux41:output_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit|mux41:output_mux                            ; work         ;
;             |mux21:mux1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit|mux41:output_mux|mux21:mux1                 ; work         ;
;             |mux21:muxfinal|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit|mux41:output_mux|mux21:muxfinal             ; work         ;
;          |oneBitAdderSubtractor:adder|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit|oneBitAdderSubtractor:adder                 ; work         ;
;    |RegFile:reg_file|                           ; 333 (9)           ; 224 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file                                                                       ; work         ;
;       |nBitRegister:\reg_loop:1:reg|            ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg                                          ; work         ;
;          |enARdFF_2:\reg_n_bits:0:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:0:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:10:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:10:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:11:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:11:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:12:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:12:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:13:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:13:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:14:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:14:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:15:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:15:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:16:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:16:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:17:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:17:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:18:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:18:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:19:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:19:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:1:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:1:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:20:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:20:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:21:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:21:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:22:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:22:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:23:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:23:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:24:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:24:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:25:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:25:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:26:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:26:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:27:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:27:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:28:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:28:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:29:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:29:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:2:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:2:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:30:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:30:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:31:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:31:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:3:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:3:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:4:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:4:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:5:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:5:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:6:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:6:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:7:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:7:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:8:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:8:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:9:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:9:b                ; work         ;
;       |nBitRegister:\reg_loop:2:reg|            ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg                                          ; work         ;
;          |enARdFF_2:\reg_n_bits:0:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:0:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:10:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:10:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:11:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:11:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:12:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:12:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:13:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:13:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:14:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:14:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:15:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:15:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:16:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:16:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:17:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:17:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:18:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:18:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:19:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:19:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:1:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:1:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:20:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:20:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:21:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:21:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:22:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:22:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:23:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:23:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:24:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:24:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:25:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:25:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:26:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:26:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:27:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:27:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:28:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:28:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:29:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:29:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:2:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:2:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:30:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:30:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:31:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:31:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:3:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:3:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:4:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:4:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:5:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:5:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:6:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:6:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:7:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:7:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:8:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:8:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:9:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:9:b                ; work         ;
;       |nBitRegister:\reg_loop:3:reg|            ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg                                          ; work         ;
;          |enARdFF_2:\reg_n_bits:0:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:0:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:10:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:10:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:11:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:11:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:12:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:12:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:13:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:13:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:14:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:14:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:15:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:15:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:16:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:16:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:17:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:17:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:18:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:18:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:19:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:19:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:1:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:1:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:20:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:20:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:21:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:21:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:22:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:22:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:23:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:23:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:24:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:24:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:25:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:25:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:26:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:26:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:27:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:27:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:28:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:28:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:29:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:29:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:2:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:2:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:30:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:30:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:31:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:31:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:3:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:3:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:4:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:4:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:5:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:5:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:6:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:6:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:7:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:7:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:8:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:8:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:9:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:9:b                ; work         ;
;       |nBitRegister:\reg_loop:4:reg|            ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg                                          ; work         ;
;          |enARdFF_2:\reg_n_bits:0:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:0:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:10:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:10:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:11:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:11:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:12:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:12:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:13:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:13:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:14:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:14:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:15:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:15:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:16:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:16:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:17:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:17:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:18:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:18:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:19:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:19:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:1:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:1:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:20:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:20:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:21:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:21:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:22:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:22:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:23:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:23:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:24:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:24:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:25:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:25:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:26:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:26:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:27:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:27:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:28:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:28:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:29:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:29:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:2:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:2:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:30:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:30:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:31:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:31:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:3:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:3:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:4:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:4:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:5:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:5:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:6:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:6:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:7:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:7:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:8:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:8:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:9:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:9:b                ; work         ;
;       |nBitRegister:\reg_loop:5:reg|            ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg                                          ; work         ;
;          |enARdFF_2:\reg_n_bits:0:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:0:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:10:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:10:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:11:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:11:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:12:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:12:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:13:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:13:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:14:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:14:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:15:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:15:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:16:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:16:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:17:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:17:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:18:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:18:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:19:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:19:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:1:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:1:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:20:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:20:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:21:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:21:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:22:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:22:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:23:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:23:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:24:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:24:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:25:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:25:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:26:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:26:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:27:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:27:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:28:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:28:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:29:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:29:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:2:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:2:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:30:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:30:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:31:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:31:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:3:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:3:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:4:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:4:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:5:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:5:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:6:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:6:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:7:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:7:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:8:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:8:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:9:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:9:b                ; work         ;
;       |nBitRegister:\reg_loop:6:reg|            ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg                                          ; work         ;
;          |enARdFF_2:\reg_n_bits:0:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:0:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:10:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:10:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:11:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:11:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:12:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:12:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:13:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:13:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:14:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:14:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:15:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:15:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:16:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:16:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:17:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:17:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:18:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:18:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:19:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:19:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:1:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:1:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:20:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:20:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:21:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:21:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:22:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:22:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:23:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:23:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:24:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:24:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:25:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:25:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:26:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:26:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:27:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:27:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:28:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:28:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:29:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:29:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:2:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:2:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:30:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:30:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:31:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:31:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:3:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:3:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:4:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:4:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:5:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:5:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:6:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:6:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:7:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:7:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:8:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:8:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:9:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:9:b                ; work         ;
;       |nBitRegister:\reg_loop:7:reg|            ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg                                          ; work         ;
;          |enARdFF_2:\reg_n_bits:0:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:0:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:10:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:10:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:11:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:11:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:12:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:12:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:13:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:13:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:14:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:14:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:15:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:15:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:16:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:16:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:17:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:17:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:18:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:18:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:19:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:19:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:1:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:1:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:20:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:20:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:21:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:21:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:22:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:22:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:23:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:23:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:24:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:24:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:25:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:25:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:26:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:26:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:27:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:27:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:28:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:28:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:29:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:29:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:2:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:2:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:30:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:30:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:31:b|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:31:b               ; work         ;
;          |enARdFF_2:\reg_n_bits:3:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:3:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:4:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:4:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:5:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:5:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:6:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:6:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:7:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:7:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:8:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:8:b                ; work         ;
;          |enARdFF_2:\reg_n_bits:9:b|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:9:b                ; work         ;
;       |nbitmux81:read_mux1|                     ; 162 (130)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1                                                   ; work         ;
;          |nbitmux41:mux1|                       ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1                                    ; work         ;
;             |mux41:\muxloop:0:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:0:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:0:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:10:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:10:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:10:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:11:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:11:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:11:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:12:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:12:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:12:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:13:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:13:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:13:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:14:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:14:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:14:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:15:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:15:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:15:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:16:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:16:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:16:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:17:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:17:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:17:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:18:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:18:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:18:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:19:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:19:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:19:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:1:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:1:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:1:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:20:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:20:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:20:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:21:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:21:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:21:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:22:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:22:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:22:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:23:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:23:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:23:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:24:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:24:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:24:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:25:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:25:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:25:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:26:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:26:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:26:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:27:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:27:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:27:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:28:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:28:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:28:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:29:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:29:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:29:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:2:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:2:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:2:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:30:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:30:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:30:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:31:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:31:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:31:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:3:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:3:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:3:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:4:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:4:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:4:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:5:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:5:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:5:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:6:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:6:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:6:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:7:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:7:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:7:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:8:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:8:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:8:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:9:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:9:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:9:mux_n|mux21:mux1  ; work         ;
;       |nbitmux81:read_mux2|                     ; 162 (130)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2                                                   ; work         ;
;          |nbitmux41:mux1|                       ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1                                    ; work         ;
;             |mux41:\muxloop:0:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:0:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:0:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:10:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:10:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:10:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:11:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:11:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:11:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:12:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:12:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:12:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:13:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:13:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:13:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:14:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:14:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:14:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:15:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:15:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:15:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:16:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:16:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:16:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:17:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:17:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:17:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:18:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:18:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:18:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:19:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:19:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:19:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:1:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:1:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:1:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:20:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:20:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:20:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:21:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:21:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:21:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:22:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:22:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:22:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:23:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:23:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:23:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:24:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:24:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:24:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:25:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:25:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:25:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:26:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:26:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:26:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:27:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:27:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:27:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:28:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:28:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:28:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:29:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:29:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:29:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:2:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:2:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:2:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:30:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:30:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:30:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:31:mux_n|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:31:mux_n            ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:31:mux_n|mux21:mux1 ; work         ;
;             |mux41:\muxloop:3:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:3:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:3:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:4:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:4:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:4:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:5:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:5:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:5:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:6:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:6:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:6:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:7:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:7:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:7:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:8:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:8:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:8:mux_n|mux21:mux1  ; work         ;
;             |mux41:\muxloop:9:mux_n|            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:9:mux_n             ; work         ;
;                |mux21:mux1|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:9:mux_n|mux21:mux1  ; work         ;
;    |enARdFF_2:memWrite_reg|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|enARdFF_2:memWrite_reg                                                                 ; work         ;
;    |lpm_ram_dq:dataMem|                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|lpm_ram_dq:dataMem                                                                     ; work         ;
;       |altram:sram|                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|lpm_ram_dq:dataMem|altram:sram                                                         ; work         ;
;          |altsyncram:ram_block|                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block                                    ; work         ;
;             |altsyncram_ev91:auto_generated|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_ev91:auto_generated     ; work         ;
;    |lpm_rom:mem|                                ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|lpm_rom:mem                                                                            ; work         ;
;       |altrom:srom|                             ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|lpm_rom:mem|altrom:srom                                                                ; work         ;
;          |altsyncram:rom_block|                 ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|lpm_rom:mem|altrom:srom|altsyncram:rom_block                                           ; work         ;
;             |altsyncram_uj11:auto_generated|    ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|lpm_rom:mem|altrom:srom|altsyncram:rom_block|altsyncram_uj11:auto_generated            ; work         ;
;    |nBitAdderSubtractor:branchAdd|              ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitAdderSubtractor:branchAdd                                                          ; work         ;
;       |oneBitAdderSubtractor:\loop_add:3:addrn| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:3:addrn                  ; work         ;
;       |oneBitAdderSubtractor:\loop_add:4:addrn| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:4:addrn                  ; work         ;
;       |oneBitAdderSubtractor:\loop_add:5:addrn| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:5:addrn                  ; work         ;
;       |oneBitAdderSubtractor:\loop_add:6:addrn| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:6:addrn                  ; work         ;
;       |oneBitAdderSubtractor:\loop_add:7:addrn| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:7:addrn                  ; work         ;
;    |nBitAdderSubtractor:pcAdd|                  ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitAdderSubtractor:pcAdd                                                              ; work         ;
;       |oneBitAdderSubtractor:\loop_add:3:addrn| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:3:addrn                      ; work         ;
;       |oneBitAdderSubtractor:\loop_add:4:addrn| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:4:addrn                      ; work         ;
;       |oneBitAdderSubtractor:\loop_add:5:addrn| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:5:addrn                      ; work         ;
;       |oneBitAdderSubtractor:\loop_add:6:addrn| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:6:addrn                      ; work         ;
;       |oneBitAdderSubtractor:\loop_add:7:addrn| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:7:addrn                      ; work         ;
;    |nBitRegister:pcReg|                         ; 5 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitRegister:pcReg                                                                     ; work         ;
;       |enARdFF_2:\reg_n_bits:2:b|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:2:b                                           ; work         ;
;       |enARdFF_2:\reg_n_bits:3:b|               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:3:b                                           ; work         ;
;       |enARdFF_2:\reg_n_bits:4:b|               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:4:b                                           ; work         ;
;       |enARdFF_2:\reg_n_bits:5:b|               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:5:b                                           ; work         ;
;       |enARdFF_2:\reg_n_bits:6:b|               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:6:b                                           ; work         ;
;       |enARdFF_2:\reg_n_bits:7:b|               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:7:b                                           ; work         ;
;    |nbitmux21:alu_inB_mux|                      ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux                                                                  ; work         ;
;       |mux21:\muxloop:0:mux_n|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:0:mux_n                                           ; work         ;
;       |mux21:\muxloop:10:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:10:mux_n                                          ; work         ;
;       |mux21:\muxloop:11:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:11:mux_n                                          ; work         ;
;       |mux21:\muxloop:12:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:12:mux_n                                          ; work         ;
;       |mux21:\muxloop:13:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:13:mux_n                                          ; work         ;
;       |mux21:\muxloop:14:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:14:mux_n                                          ; work         ;
;       |mux21:\muxloop:15:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:15:mux_n                                          ; work         ;
;       |mux21:\muxloop:16:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:16:mux_n                                          ; work         ;
;       |mux21:\muxloop:17:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:17:mux_n                                          ; work         ;
;       |mux21:\muxloop:18:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:18:mux_n                                          ; work         ;
;       |mux21:\muxloop:19:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:19:mux_n                                          ; work         ;
;       |mux21:\muxloop:20:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:20:mux_n                                          ; work         ;
;       |mux21:\muxloop:21:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:21:mux_n                                          ; work         ;
;       |mux21:\muxloop:22:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:22:mux_n                                          ; work         ;
;       |mux21:\muxloop:23:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:23:mux_n                                          ; work         ;
;       |mux21:\muxloop:24:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:24:mux_n                                          ; work         ;
;       |mux21:\muxloop:25:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:25:mux_n                                          ; work         ;
;       |mux21:\muxloop:26:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:26:mux_n                                          ; work         ;
;       |mux21:\muxloop:27:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:27:mux_n                                          ; work         ;
;       |mux21:\muxloop:28:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:28:mux_n                                          ; work         ;
;       |mux21:\muxloop:29:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:29:mux_n                                          ; work         ;
;       |mux21:\muxloop:30:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:30:mux_n                                          ; work         ;
;       |mux21:\muxloop:31:mux_n|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:31:mux_n                                          ; work         ;
;       |mux21:\muxloop:6:mux_n|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:6:mux_n                                           ; work         ;
;       |mux21:\muxloop:8:mux_n|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:8:mux_n                                           ; work         ;
;       |mux21:\muxloop:9:mux_n|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:alu_inB_mux|mux21:\muxloop:9:mux_n                                           ; work         ;
;    |nbitmux21:jumpMux|                          ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:jumpMux                                                                      ; work         ;
;       |mux21:\muxloop:2:mux_n|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:jumpMux|mux21:\muxloop:2:mux_n                                               ; work         ;
;    |nbitmux21:writeData_mux|                    ; 57 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux                                                                ; work         ;
;       |mux21:\muxloop:0:mux_n|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:0:mux_n                                         ; work         ;
;       |mux21:\muxloop:10:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:10:mux_n                                        ; work         ;
;       |mux21:\muxloop:11:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:11:mux_n                                        ; work         ;
;       |mux21:\muxloop:12:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:12:mux_n                                        ; work         ;
;       |mux21:\muxloop:13:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:13:mux_n                                        ; work         ;
;       |mux21:\muxloop:14:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:14:mux_n                                        ; work         ;
;       |mux21:\muxloop:15:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:15:mux_n                                        ; work         ;
;       |mux21:\muxloop:16:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:16:mux_n                                        ; work         ;
;       |mux21:\muxloop:17:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:17:mux_n                                        ; work         ;
;       |mux21:\muxloop:18:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:18:mux_n                                        ; work         ;
;       |mux21:\muxloop:19:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:19:mux_n                                        ; work         ;
;       |mux21:\muxloop:1:mux_n|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:1:mux_n                                         ; work         ;
;       |mux21:\muxloop:20:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:20:mux_n                                        ; work         ;
;       |mux21:\muxloop:21:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:21:mux_n                                        ; work         ;
;       |mux21:\muxloop:22:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:22:mux_n                                        ; work         ;
;       |mux21:\muxloop:23:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:23:mux_n                                        ; work         ;
;       |mux21:\muxloop:24:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:24:mux_n                                        ; work         ;
;       |mux21:\muxloop:25:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:25:mux_n                                        ; work         ;
;       |mux21:\muxloop:26:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:26:mux_n                                        ; work         ;
;       |mux21:\muxloop:27:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:27:mux_n                                        ; work         ;
;       |mux21:\muxloop:28:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:28:mux_n                                        ; work         ;
;       |mux21:\muxloop:29:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:29:mux_n                                        ; work         ;
;       |mux21:\muxloop:2:mux_n|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:2:mux_n                                         ; work         ;
;       |mux21:\muxloop:30:mux_n|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:30:mux_n                                        ; work         ;
;       |mux21:\muxloop:31:mux_n|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:31:mux_n                                        ; work         ;
;       |mux21:\muxloop:3:mux_n|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:3:mux_n                                         ; work         ;
;       |mux21:\muxloop:4:mux_n|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:4:mux_n                                         ; work         ;
;       |mux21:\muxloop:5:mux_n|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:5:mux_n                                         ; work         ;
;       |mux21:\muxloop:6:mux_n|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:6:mux_n                                         ; work         ;
;       |mux21:\muxloop:7:mux_n|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:7:mux_n                                         ; work         ;
;       |mux21:\muxloop:8:mux_n|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:8:mux_n                                         ; work         ;
;       |mux21:\muxloop:9:mux_n|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeData_mux|mux21:\muxloop:9:mux_n                                         ; work         ;
;    |nbitmux21:writeReg_mux|                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeReg_mux                                                                 ; work         ;
;       |mux21:\muxloop:1:mux_n|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeReg_mux|mux21:\muxloop:1:mux_n                                          ; work         ;
;       |mux21:\muxloop:2:mux_n|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lpm_datapath|nbitmux21:writeReg_mux|mux21:\muxloop:2:mux_n                                          ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------+
; Name                                                                                          ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                    ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------+
; lpm_ram_dq:dataMem|altram:sram|altsyncram:ram_block|altsyncram_ev91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; dataMem.mif            ;
; lpm_rom:mem|altrom:srom|altsyncram:rom_block|altsyncram_uj11:auto_generated|ALTSYNCRAM        ; AUTO ; ROM         ; 256          ; 32           ; --           ; --           ; 8192 ; testInstructionMem.mif ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                      ;
+------------------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                                          ; Reason for Removal                                             ;
+------------------------------------------------------------------------+----------------------------------------------------------------+
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:31:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:30:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:29:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:28:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:27:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:26:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:25:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:24:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:23:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:22:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:21:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:20:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:19:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:18:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:17:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:16:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:15:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:14:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:13:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:12:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:11:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:10:b|int_q ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:9:b|int_q  ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:8:b|int_q  ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:7:b|int_q  ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:6:b|int_q  ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:5:b|int_q  ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:4:b|int_q  ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:3:b|int_q  ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:2:b|int_q  ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:1:b|int_q  ; Stuck at GND due to stuck port clock_enable                    ;
; RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:0:b|int_q  ; Stuck at GND due to stuck port clock_enable                    ;
; nBitRegister:pcReg|enARdFF_2:\reg_n_bits:1:b|int_q                     ; Merged with nBitRegister:pcReg|enARdFF_2:\reg_n_bits:0:b|int_q ;
; nBitRegister:pcReg|enARdFF_2:\reg_n_bits:0:b|int_q                     ; Stuck at GND due to stuck port data_in                         ;
; Total Number of Removed Registers = 34                                 ;                                                                ;
+------------------------------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 231   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 231   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 224   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |lpm_datapath|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:2:b|int_q ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux2|y[30]         ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |lpm_datapath|RegFile:reg_file|nbitmux81:read_mux1|y[17]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for LPM_ROM:mem|altrom:srom|altsyncram:rom_block|altsyncram_uj11:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for LPM_RAM_DQ:dataMem|altram:sram|altsyncram:ram_block|altsyncram_ev91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitRegister:pcReg ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_ROM:mem         ;
+------------------------+------------------------+----------------+
; Parameter Name         ; Value                  ; Type           ;
+------------------------+------------------------+----------------+
; LPM_WIDTH              ; 32                     ; Signed Integer ;
; LPM_WIDTHAD            ; 8                      ; Signed Integer ;
; LPM_NUMWORDS           ; 256                    ; Signed Integer ;
; LPM_ADDRESS_CONTROL    ; REGISTERED             ; Untyped        ;
; LPM_OUTDATA            ; UNREGISTERED           ; Untyped        ;
; LPM_FILE               ; testInstructionMem.mif ; Untyped        ;
; DEVICE_FAMILY          ; Cyclone IV E           ; Untyped        ;
; AUTO_CARRY_CHAINS      ; ON                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS   ; OFF                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS    ; ON                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS ; OFF                    ; IGNORE_CASCADE ;
+------------------------+------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitAdderSubtractor:pcAdd ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitAdderSubtractor:branchAdd ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbitmux21:branchMux ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbitmux21:jumpMux ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbitmux21:writeReg_mux ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbitmux21:writeData_mux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:zeroReg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:\reg_loop:1:reg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:\reg_loop:2:reg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:\reg_loop:3:reg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:\reg_loop:4:reg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:\reg_loop:5:reg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:\reg_loop:6:reg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:reg_file|nBitRegister:\reg_loop:7:reg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:reg_file|nbitmux81:read_mux1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:reg_file|nbitmux81:read_mux2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbitmux21:alu_inB_mux ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_RAM_DQ:dataMem ;
+------------------------+--------------+-------------------------+
; Parameter Name         ; Value        ; Type                    ;
+------------------------+--------------+-------------------------+
; LPM_WIDTH              ; 32           ; Signed Integer          ;
; LPM_WIDTHAD            ; 8            ; Signed Integer          ;
; LPM_NUMWORDS           ; 256          ; Signed Integer          ;
; LPM_INDATA             ; REGISTERED   ; Untyped                 ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                 ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                 ;
; LPM_FILE               ; dataMem.mif  ; Untyped                 ;
; USE_EAB                ; ON           ; Untyped                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                 ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE          ;
+------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enARdFF_2:memWrite_reg"                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; less ; Input  ; Info     ; Stuck at GND                                                                        ;
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:ALU_MSB" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; less ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:ALU_LSB|oneBitAdderSubtractor:adder" ;
+---------------+-------+----------+-----------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                             ;
+---------------+-------+----------+-----------------------------------------------------+
; operationflag ; Input ; Info     ; Stuck at GND                                        ;
+---------------+-------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu|oneBitALU:ALU_LSB"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; set  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:mips_alu"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "RegFile:reg_file|nBitRegister:zeroReg" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; i_load ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegFile:reg_file|decoder38:decoder"                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; output[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegFile:reg_file"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reg0_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg1_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg2_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg3_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg4_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg5_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg6_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg7_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "nbitmux21:jumpMux" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; x1[1..0] ; Input ; Info     ; Stuck at GND    ;
+----------+-------+----------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitAdderSubtractor:branchAdd"                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; i_bi[1..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; operationflag ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_carryout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitAdderSubtractor:pcAdd"                                                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; i_bi[31..3]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_bi[1..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_bi[2]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; operationflag ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_carryout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:31:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:30:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:29:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:28:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:27:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:26:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:25:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:24:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:23:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:22:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:21:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:20:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:19:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:18:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:17:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:16:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:15:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:14:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:13:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:12:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:11:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:10:b"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:9:b"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:8:b"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:7:b"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:6:b"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:5:b"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:4:b"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:3:b"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:2:b"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:1:b"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:0:b"                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "nBitRegister:pcReg" ;
+--------+-------+----------+--------------------+
; Port   ; Type  ; Severity ; Details            ;
+--------+-------+----------+--------------------+
; i_load ; Input ; Info     ; Stuck at VCC       ;
+--------+-------+----------+--------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jun 26 05:06:33 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleMIPS -c SingleCycleMIPS
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/lpm_datapath.vhd
    Info (12022): Found design unit 1: lpm_datapath-rtl
    Info (12023): Found entity 1: lpm_datapath
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/alu_control.vhd
    Info (12022): Found design unit 1: ALU_control-rtl
    Info (12023): Found entity 1: ALU_control
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/control.vhd
    Info (12022): Found design unit 1: control-rtl
    Info (12023): Found entity 1: control
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/controllogicunit.vhd
    Info (12022): Found design unit 1: controlLogicUnit-rtl
    Info (12023): Found entity 1: controlLogicUnit
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/datamem.vhd
    Info (12022): Found design unit 1: dataMem-rtl
    Info (12023): Found entity 1: dataMem
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/instructionmem.vhd
    Info (12022): Found design unit 1: instructionMem-rtl
    Info (12023): Found entity 1: instructionMem
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/regfile.vhd
    Info (12022): Found design unit 1: RegFile-rtl
    Info (12023): Found entity 1: RegFile
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/onebitalu.vhd
    Info (12022): Found design unit 1: oneBitALU-structural
    Info (12023): Found entity 1: oneBitALU
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/onebitaddersubtractor.vhd
    Info (12022): Found design unit 1: oneBitAdderSubtractor-rtl
    Info (12023): Found entity 1: oneBitAdderSubtractor
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitregister.vhd
    Info (12022): Found design unit 1: nBitRegister-rtl
    Info (12023): Found entity 1: nBitRegister
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitmux81.vhd
    Info (12022): Found design unit 1: nbitmux81-structural
    Info (12023): Found entity 1: nbitmux81
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitmux41.vhd
    Info (12022): Found design unit 1: nbitmux41-structural
    Info (12023): Found entity 1: nbitmux41
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitmux21.vhd
    Info (12022): Found design unit 1: nbitmux21-structural
    Info (12023): Found entity 1: nbitmux21
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/nbitaddersubtractor.vhd
    Info (12022): Found design unit 1: nBitAdderSubtractor-rtl
    Info (12023): Found entity 1: nBitAdderSubtractor
Warning (12090): Entity "mux41" obtained from "../RTL/mux41.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/mux41.vhd
    Info (12022): Found design unit 1: mux41-structural
    Info (12023): Found entity 1: mux41
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/mux21.vhd
    Info (12022): Found design unit 1: mux21-structural
    Info (12023): Found entity 1: mux21
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/enardff_2.vhd
    Info (12022): Found design unit 1: enARdFF_2-rtl
    Info (12023): Found entity 1: enARdFF_2
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/decoder38.vhd
    Info (12022): Found design unit 1: decoder38-rtl
    Info (12023): Found entity 1: decoder38
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnav/desktop/single-cycle-mips/rtl/alu.vhd
    Info (12022): Found design unit 1: ALU-structural
    Info (12023): Found entity 1: ALU
Info (12127): Elaborating entity "lpm_datapath" for the top level hierarchy
Info (12128): Elaborating entity "nBitRegister" for hierarchy "nBitRegister:pcReg"
Warning (10036): Verilog HDL or VHDL warning at nbitregister.vhd(14): object "int_notValue" assigned a value but never read
Info (12128): Elaborating entity "enARdFF_2" for hierarchy "nBitRegister:pcReg|enARdFF_2:\reg_n_bits:0:b"
Info (12128): Elaborating entity "LPM_ROM" for hierarchy "LPM_ROM:mem"
Info (12130): Elaborated megafunction instantiation "LPM_ROM:mem"
Info (12133): Instantiated megafunction "LPM_ROM:mem" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_WIDTHAD" = "8"
    Info (12134): Parameter "LPM_NUMWORDS" = "256"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_FILE" = "testInstructionMem.mif"
    Info (12134): Parameter "LPM_TYPE" = "L_ROM"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "altrom" for hierarchy "LPM_ROM:mem|altrom:srom"
Info (12131): Elaborated megafunction instantiation "LPM_ROM:mem|altrom:srom", which is child of megafunction instantiation "LPM_ROM:mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LPM_ROM:mem|altrom:srom|altsyncram:rom_block"
Info (12131): Elaborated megafunction instantiation "LPM_ROM:mem|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "LPM_ROM:mem"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uj11.tdf
    Info (12023): Found entity 1: altsyncram_uj11
Info (12128): Elaborating entity "altsyncram_uj11" for hierarchy "LPM_ROM:mem|altrom:srom|altsyncram:rom_block|altsyncram_uj11:auto_generated"
Info (12128): Elaborating entity "nBitAdderSubtractor" for hierarchy "nBitAdderSubtractor:pcAdd"
Info (12128): Elaborating entity "oneBitAdderSubtractor" for hierarchy "nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:add_0"
Info (12128): Elaborating entity "nbitmux21" for hierarchy "nbitmux21:branchMux"
Info (12128): Elaborating entity "mux21" for hierarchy "nbitmux21:branchMux|mux21:\muxloop:0:mux_n"
Info (12128): Elaborating entity "nbitmux21" for hierarchy "nbitmux21:writeReg_mux"
Info (12128): Elaborating entity "RegFile" for hierarchy "RegFile:reg_file"
Info (12128): Elaborating entity "decoder38" for hierarchy "RegFile:reg_file|decoder38:decoder"
Info (12128): Elaborating entity "nbitmux81" for hierarchy "RegFile:reg_file|nbitmux81:read_mux1"
Info (12128): Elaborating entity "nbitmux41" for hierarchy "RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1"
Info (12128): Elaborating entity "mux41" for hierarchy "RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:0:mux_n"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:mips_alu"
Info (12128): Elaborating entity "oneBitALU" for hierarchy "ALU:mips_alu|oneBitALU:ALU_LSB"
Info (12128): Elaborating entity "LPM_RAM_DQ" for hierarchy "LPM_RAM_DQ:dataMem"
Info (12130): Elaborated megafunction instantiation "LPM_RAM_DQ:dataMem"
Info (12133): Instantiated megafunction "LPM_RAM_DQ:dataMem" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_WIDTHAD" = "8"
    Info (12134): Parameter "LPM_NUMWORDS" = "256"
    Info (12134): Parameter "LPM_INDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_FILE" = "dataMem.mif"
    Info (12134): Parameter "LPM_TYPE" = "L_RAM_DQ"
    Info (12134): Parameter "USE_EAB" = "ON"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "altram" for hierarchy "LPM_RAM_DQ:dataMem|altram:sram"
Warning (287001): Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices
Info (12131): Elaborated megafunction instantiation "LPM_RAM_DQ:dataMem|altram:sram", which is child of megafunction instantiation "LPM_RAM_DQ:dataMem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LPM_RAM_DQ:dataMem|altram:sram|altsyncram:ram_block"
Info (12131): Elaborated megafunction instantiation "LPM_RAM_DQ:dataMem|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "LPM_RAM_DQ:dataMem"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ev91.tdf
    Info (12023): Found entity 1: altsyncram_ev91
Info (12128): Elaborating entity "altsyncram_ev91" for hierarchy "LPM_RAM_DQ:dataMem|altram:sram|altsyncram:ram_block|altsyncram_ev91:auto_generated"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "lpm_rom:mem|altrom:srom|altsyncram:rom_block|altsyncram_uj11:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "lpm_rom:mem|altrom:srom|altsyncram:rom_block|altsyncram_uj11:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "lpm_rom:mem|altrom:srom|altsyncram:rom_block|altsyncram_uj11:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "lpm_rom:mem|altrom:srom|altsyncram:rom_block|altsyncram_uj11:auto_generated|q_a[25]"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:mem|otri[6]" feeding internal logic into a wire
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "lpm_rom:mem|otri[26]" to the node "OpCode[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "lpm_rom:mem|otri[27]" to the node "OpCode[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "lpm_rom:mem|otri[28]" to the node "OpCode[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "lpm_rom:mem|otri[29]" to the node "OpCode[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "lpm_rom:mem|otri[30]" to the node "OpCode[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "lpm_rom:mem|otri[31]" to the node "OpCode[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "lpm_rom:mem|otri[0]" to the node "FuncCode[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "lpm_rom:mem|otri[1]" to the node "FuncCode[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "lpm_rom:mem|otri[2]" to the node "FuncCode[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "lpm_rom:mem|otri[3]" to the node "FuncCode[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "lpm_rom:mem|otri[4]" to the node "FuncCode[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "lpm_rom:mem|otri[5]" to the node "FuncCode[5]" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_rom:mem|otri[0]" to the node "nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:2:addrn|carryFromBi" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_rom:mem|otri[1]" to the node "nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:3:addrn|carryFromBi" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_rom:mem|otri[2]" to the node "nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:4:addrn|o_Sum" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_rom:mem|otri[3]" to the node "nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:5:addrn|o_Sum" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_rom:mem|otri[4]" to the node "nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:6:addrn|o_Sum" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_rom:mem|otri[5]" to the node "nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:7:addrn|o_Sum" into an OR gate
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 945 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 858 logic cells
    Info (21064): Implemented 60 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 4709 megabytes
    Info: Processing ended: Thu Jun 26 05:06:38 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


