
WorkerTracker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cb4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002e3c  08002e3c  00012e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e74  08002e74  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002e74  08002e74  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e74  08002e74  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e74  08002e74  00012e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e78  08002e78  00012e78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002e7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          0000010c  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000118  20000118  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000abb6  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a42  00000000  00000000  0002abf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000928  00000000  00000000  0002c638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000870  00000000  00000000  0002cf60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001adb2  00000000  00000000  0002d7d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c678  00000000  00000000  00048582  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009c1fc  00000000  00000000  00054bfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000f0df6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002428  00000000  00000000  000f0e48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002e24 	.word	0x08002e24

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002e24 	.word	0x08002e24

080001c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b088      	sub	sp, #32
 80001cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001ce:	f107 030c 	add.w	r3, r7, #12
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
 80001d6:	605a      	str	r2, [r3, #4]
 80001d8:	609a      	str	r2, [r3, #8]
 80001da:	60da      	str	r2, [r3, #12]
 80001dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80001de:	4b18      	ldr	r3, [pc, #96]	; (8000240 <MX_GPIO_Init+0x78>)
 80001e0:	695b      	ldr	r3, [r3, #20]
 80001e2:	4a17      	ldr	r2, [pc, #92]	; (8000240 <MX_GPIO_Init+0x78>)
 80001e4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80001e8:	6153      	str	r3, [r2, #20]
 80001ea:	4b15      	ldr	r3, [pc, #84]	; (8000240 <MX_GPIO_Init+0x78>)
 80001ec:	695b      	ldr	r3, [r3, #20]
 80001ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80001f2:	60bb      	str	r3, [r7, #8]
 80001f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001f6:	4b12      	ldr	r3, [pc, #72]	; (8000240 <MX_GPIO_Init+0x78>)
 80001f8:	695b      	ldr	r3, [r3, #20]
 80001fa:	4a11      	ldr	r2, [pc, #68]	; (8000240 <MX_GPIO_Init+0x78>)
 80001fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000200:	6153      	str	r3, [r2, #20]
 8000202:	4b0f      	ldr	r3, [pc, #60]	; (8000240 <MX_GPIO_Init+0x78>)
 8000204:	695b      	ldr	r3, [r3, #20]
 8000206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800020a:	607b      	str	r3, [r7, #4]
 800020c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RES_Pin|CS_Pin|BLK_Pin|DC_Pin, GPIO_PIN_RESET);
 800020e:	2200      	movs	r2, #0
 8000210:	211b      	movs	r1, #27
 8000212:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000216:	f000 ff75 	bl	8001104 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RES_Pin|CS_Pin|BLK_Pin|DC_Pin;
 800021a:	231b      	movs	r3, #27
 800021c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800021e:	2301      	movs	r3, #1
 8000220:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000222:	2302      	movs	r3, #2
 8000224:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000226:	2300      	movs	r3, #0
 8000228:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800022a:	f107 030c 	add.w	r3, r7, #12
 800022e:	4619      	mov	r1, r3
 8000230:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000234:	f000 fdf4 	bl	8000e20 <HAL_GPIO_Init>

}
 8000238:	bf00      	nop
 800023a:	3720      	adds	r7, #32
 800023c:	46bd      	mov	sp, r7
 800023e:	bd80      	pop	{r7, pc}
 8000240:	40021000 	.word	0x40021000

08000244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000248:	f000 fc7a 	bl	8000b40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800024c:	f000 f811 	bl	8000272 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000250:	f7ff ffba 	bl	80001c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000254:	f000 fbd6 	bl	8000a04 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000258:	f000 f854 	bl	8000304 <MX_SPI1_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  ST7789_Init(128, 128);
 800025c:	2180      	movs	r1, #128	; 0x80
 800025e:	2080      	movs	r0, #128	; 0x80
 8000260:	f000 f8d0 	bl	8000404 <ST7789_Init>
  	  // Инициализация входа для кнопки
      // Тест вывода основных цветов
//      ST7789_FillScreen(BLACK);
//      ST7789_SetBL(0);
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 0);
 8000264:	2200      	movs	r2, #0
 8000266:	2108      	movs	r1, #8
 8000268:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800026c:	f000 ff4a 	bl	8001104 <HAL_GPIO_WritePin>
  while (1)
 8000270:	e7fe      	b.n	8000270 <main+0x2c>

08000272 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000272:	b580      	push	{r7, lr}
 8000274:	b090      	sub	sp, #64	; 0x40
 8000276:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000278:	f107 0318 	add.w	r3, r7, #24
 800027c:	2228      	movs	r2, #40	; 0x28
 800027e:	2100      	movs	r1, #0
 8000280:	4618      	mov	r0, r3
 8000282:	f002 fdc7 	bl	8002e14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000286:	1d3b      	adds	r3, r7, #4
 8000288:	2200      	movs	r2, #0
 800028a:	601a      	str	r2, [r3, #0]
 800028c:	605a      	str	r2, [r3, #4]
 800028e:	609a      	str	r2, [r3, #8]
 8000290:	60da      	str	r2, [r3, #12]
 8000292:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000294:	2301      	movs	r3, #1
 8000296:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000298:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800029c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800029e:	2300      	movs	r3, #0
 80002a0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a2:	2301      	movs	r3, #1
 80002a4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002a6:	2302      	movs	r3, #2
 80002a8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80002b0:	2300      	movs	r3, #0
 80002b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b4:	f107 0318 	add.w	r3, r7, #24
 80002b8:	4618      	mov	r0, r3
 80002ba:	f000 ff3b 	bl	8001134 <HAL_RCC_OscConfig>
 80002be:	4603      	mov	r3, r0
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d001      	beq.n	80002c8 <SystemClock_Config+0x56>
  {
    Error_Handler();
 80002c4:	f000 f819 	bl	80002fa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c8:	230f      	movs	r3, #15
 80002ca:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002cc:	2302      	movs	r3, #2
 80002ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80002d0:	2380      	movs	r3, #128	; 0x80
 80002d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002da:	2300      	movs	r3, #0
 80002dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002de:	1d3b      	adds	r3, r7, #4
 80002e0:	2100      	movs	r1, #0
 80002e2:	4618      	mov	r0, r3
 80002e4:	f001 ff64 	bl	80021b0 <HAL_RCC_ClockConfig>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80002ee:	f000 f804 	bl	80002fa <Error_Handler>
  }
}
 80002f2:	bf00      	nop
 80002f4:	3740      	adds	r7, #64	; 0x40
 80002f6:	46bd      	mov	sp, r7
 80002f8:	bd80      	pop	{r7, pc}

080002fa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002fa:	b480      	push	{r7}
 80002fc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002fe:	b672      	cpsid	i
}
 8000300:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000302:	e7fe      	b.n	8000302 <Error_Handler+0x8>

08000304 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000308:	4b1b      	ldr	r3, [pc, #108]	; (8000378 <MX_SPI1_Init+0x74>)
 800030a:	4a1c      	ldr	r2, [pc, #112]	; (800037c <MX_SPI1_Init+0x78>)
 800030c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800030e:	4b1a      	ldr	r3, [pc, #104]	; (8000378 <MX_SPI1_Init+0x74>)
 8000310:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000314:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000316:	4b18      	ldr	r3, [pc, #96]	; (8000378 <MX_SPI1_Init+0x74>)
 8000318:	2200      	movs	r2, #0
 800031a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800031c:	4b16      	ldr	r3, [pc, #88]	; (8000378 <MX_SPI1_Init+0x74>)
 800031e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000322:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000324:	4b14      	ldr	r3, [pc, #80]	; (8000378 <MX_SPI1_Init+0x74>)
 8000326:	2200      	movs	r2, #0
 8000328:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800032a:	4b13      	ldr	r3, [pc, #76]	; (8000378 <MX_SPI1_Init+0x74>)
 800032c:	2200      	movs	r2, #0
 800032e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000330:	4b11      	ldr	r3, [pc, #68]	; (8000378 <MX_SPI1_Init+0x74>)
 8000332:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000336:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000338:	4b0f      	ldr	r3, [pc, #60]	; (8000378 <MX_SPI1_Init+0x74>)
 800033a:	2208      	movs	r2, #8
 800033c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800033e:	4b0e      	ldr	r3, [pc, #56]	; (8000378 <MX_SPI1_Init+0x74>)
 8000340:	2200      	movs	r2, #0
 8000342:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000344:	4b0c      	ldr	r3, [pc, #48]	; (8000378 <MX_SPI1_Init+0x74>)
 8000346:	2200      	movs	r2, #0
 8000348:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800034a:	4b0b      	ldr	r3, [pc, #44]	; (8000378 <MX_SPI1_Init+0x74>)
 800034c:	2200      	movs	r2, #0
 800034e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000350:	4b09      	ldr	r3, [pc, #36]	; (8000378 <MX_SPI1_Init+0x74>)
 8000352:	2207      	movs	r2, #7
 8000354:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000356:	4b08      	ldr	r3, [pc, #32]	; (8000378 <MX_SPI1_Init+0x74>)
 8000358:	2200      	movs	r2, #0
 800035a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800035c:	4b06      	ldr	r3, [pc, #24]	; (8000378 <MX_SPI1_Init+0x74>)
 800035e:	2208      	movs	r2, #8
 8000360:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000362:	4805      	ldr	r0, [pc, #20]	; (8000378 <MX_SPI1_Init+0x74>)
 8000364:	f002 f95a 	bl	800261c <HAL_SPI_Init>
 8000368:	4603      	mov	r3, r0
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800036e:	f7ff ffc4 	bl	80002fa <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000372:	bf00      	nop
 8000374:	bd80      	pop	{r7, pc}
 8000376:	bf00      	nop
 8000378:	20000028 	.word	0x20000028
 800037c:	40013000 	.word	0x40013000

08000380 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b08a      	sub	sp, #40	; 0x28
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000388:	f107 0314 	add.w	r3, r7, #20
 800038c:	2200      	movs	r2, #0
 800038e:	601a      	str	r2, [r3, #0]
 8000390:	605a      	str	r2, [r3, #4]
 8000392:	609a      	str	r2, [r3, #8]
 8000394:	60da      	str	r2, [r3, #12]
 8000396:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4a17      	ldr	r2, [pc, #92]	; (80003fc <HAL_SPI_MspInit+0x7c>)
 800039e:	4293      	cmp	r3, r2
 80003a0:	d128      	bne.n	80003f4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80003a2:	4b17      	ldr	r3, [pc, #92]	; (8000400 <HAL_SPI_MspInit+0x80>)
 80003a4:	699b      	ldr	r3, [r3, #24]
 80003a6:	4a16      	ldr	r2, [pc, #88]	; (8000400 <HAL_SPI_MspInit+0x80>)
 80003a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80003ac:	6193      	str	r3, [r2, #24]
 80003ae:	4b14      	ldr	r3, [pc, #80]	; (8000400 <HAL_SPI_MspInit+0x80>)
 80003b0:	699b      	ldr	r3, [r3, #24]
 80003b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80003b6:	613b      	str	r3, [r7, #16]
 80003b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ba:	4b11      	ldr	r3, [pc, #68]	; (8000400 <HAL_SPI_MspInit+0x80>)
 80003bc:	695b      	ldr	r3, [r3, #20]
 80003be:	4a10      	ldr	r2, [pc, #64]	; (8000400 <HAL_SPI_MspInit+0x80>)
 80003c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003c4:	6153      	str	r3, [r2, #20]
 80003c6:	4b0e      	ldr	r3, [pc, #56]	; (8000400 <HAL_SPI_MspInit+0x80>)
 80003c8:	695b      	ldr	r3, [r3, #20]
 80003ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003ce:	60fb      	str	r3, [r7, #12]
 80003d0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80003d2:	23e0      	movs	r3, #224	; 0xe0
 80003d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003d6:	2302      	movs	r3, #2
 80003d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003da:	2300      	movs	r3, #0
 80003dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003de:	2303      	movs	r3, #3
 80003e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80003e2:	2305      	movs	r3, #5
 80003e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003e6:	f107 0314 	add.w	r3, r7, #20
 80003ea:	4619      	mov	r1, r3
 80003ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003f0:	f000 fd16 	bl	8000e20 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80003f4:	bf00      	nop
 80003f6:	3728      	adds	r7, #40	; 0x28
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	40013000 	.word	0x40013000
 8000400:	40021000 	.word	0x40021000

08000404 <ST7789_Init>:
#include "main.h"

uint8_t ST7789_Width, ST7789_Height;

void ST7789_Init(uint8_t Width, uint8_t Height)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b082      	sub	sp, #8
 8000408:	af00      	add	r7, sp, #0
 800040a:	4603      	mov	r3, r0
 800040c:	460a      	mov	r2, r1
 800040e:	71fb      	strb	r3, [r7, #7]
 8000410:	4613      	mov	r3, r2
 8000412:	71bb      	strb	r3, [r7, #6]
  ST7789_Width = Width;
 8000414:	4a18      	ldr	r2, [pc, #96]	; (8000478 <ST7789_Init+0x74>)
 8000416:	79fb      	ldrb	r3, [r7, #7]
 8000418:	7013      	strb	r3, [r2, #0]
  ST7789_Height = Height;
 800041a:	4a18      	ldr	r2, [pc, #96]	; (800047c <ST7789_Init+0x78>)
 800041c:	79bb      	ldrb	r3, [r7, #6]
 800041e:	7013      	strb	r3, [r2, #0]
  
  ST7789_HardReset(); 
 8000420:	f000 f82e 	bl	8000480 <ST7789_HardReset>
  ST7789_SoftReset();
 8000424:	f000 f842 	bl	80004ac <ST7789_SoftReset>
  ST7789_SleepModeExit();
 8000428:	f000 f88e 	bl	8000548 <ST7789_SleepModeExit>

  ST7789_ColorModeSet(ST7789_ColorMode_65K | ST7789_ColorMode_16bit);
 800042c:	2055      	movs	r0, #85	; 0x55
 800042e:	f000 f896 	bl	800055e <ST7789_ColorModeSet>
  HAL_Delay(10);
 8000432:	200a      	movs	r0, #10
 8000434:	f000 fbea 	bl	8000c0c <HAL_Delay>
  ST7789_MemAccessModeSet(4, 1, 1, 0);
 8000438:	2300      	movs	r3, #0
 800043a:	2201      	movs	r2, #1
 800043c:	2101      	movs	r1, #1
 800043e:	2004      	movs	r0, #4
 8000440:	f000 f8a0 	bl	8000584 <ST7789_MemAccessModeSet>
  HAL_Delay(10);
 8000444:	200a      	movs	r0, #10
 8000446:	f000 fbe1 	bl	8000c0c <HAL_Delay>
  ST7789_InversionMode(1);
 800044a:	2001      	movs	r0, #1
 800044c:	f000 f8f8 	bl	8000640 <ST7789_InversionMode>
  HAL_Delay(10);
 8000450:	200a      	movs	r0, #10
 8000452:	f000 fbdb 	bl	8000c0c <HAL_Delay>
  ST7789_FillScreen(0);
 8000456:	2000      	movs	r0, #0
 8000458:	f000 f906 	bl	8000668 <ST7789_FillScreen>
  ST7789_SetBL(10);
 800045c:	200a      	movs	r0, #10
 800045e:	f000 fa3f 	bl	80008e0 <ST7789_SetBL>
  ST7789_DisplayPower(1);
 8000462:	2001      	movs	r0, #1
 8000464:	f000 fa5a 	bl	800091c <ST7789_DisplayPower>
  HAL_Delay(100);
 8000468:	2064      	movs	r0, #100	; 0x64
 800046a:	f000 fbcf 	bl	8000c0c <HAL_Delay>
}
 800046e:	bf00      	nop
 8000470:	3708      	adds	r7, #8
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	2000008c 	.word	0x2000008c
 800047c:	2000008d 	.word	0x2000008d

08000480 <ST7789_HardReset>:

void ST7789_HardReset(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET);
 8000484:	2200      	movs	r2, #0
 8000486:	2101      	movs	r1, #1
 8000488:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800048c:	f000 fe3a 	bl	8001104 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000490:	200a      	movs	r0, #10
 8000492:	f000 fbbb 	bl	8000c0c <HAL_Delay>
  HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET);
 8000496:	2201      	movs	r2, #1
 8000498:	2101      	movs	r1, #1
 800049a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800049e:	f000 fe31 	bl	8001104 <HAL_GPIO_WritePin>
  HAL_Delay(150);
 80004a2:	2096      	movs	r0, #150	; 0x96
 80004a4:	f000 fbb2 	bl	8000c0c <HAL_Delay>
}
 80004a8:	bf00      	nop
 80004aa:	bd80      	pop	{r7, pc}

080004ac <ST7789_SoftReset>:

void ST7789_SoftReset(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0
  ST7789_SendCmd(ST7789_Cmd_SWRESET);
 80004b0:	2001      	movs	r0, #1
 80004b2:	f000 f805 	bl	80004c0 <ST7789_SendCmd>
  HAL_Delay(130);
 80004b6:	2082      	movs	r0, #130	; 0x82
 80004b8:	f000 fba8 	bl	8000c0c <HAL_Delay>
}
 80004bc:	bf00      	nop
 80004be:	bd80      	pop	{r7, pc}

080004c0 <ST7789_SendCmd>:

void ST7789_SendCmd(uint8_t Cmd)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	4603      	mov	r3, r0
 80004c8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 80004ca:	2200      	movs	r2, #0
 80004cc:	2110      	movs	r1, #16
 80004ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004d2:	f000 fe17 	bl	8001104 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
	if (READ_BIT(SPI1->CR1, SPI_CR1_SPE) != (SPI_CR1_SPE)) SET_BIT(SPI1->CR1, SPI_CR1_SPE);
 80004d6:	4b09      	ldr	r3, [pc, #36]	; (80004fc <ST7789_SendCmd+0x3c>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80004de:	2b40      	cmp	r3, #64	; 0x40
 80004e0:	d005      	beq.n	80004ee <ST7789_SendCmd+0x2e>
 80004e2:	4b06      	ldr	r3, [pc, #24]	; (80004fc <ST7789_SendCmd+0x3c>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	4a05      	ldr	r2, [pc, #20]	; (80004fc <ST7789_SendCmd+0x3c>)
 80004e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004ec:	6013      	str	r3, [r2, #0]
	*((__IO uint8_t *)&SPI1->DR) = Cmd;
 80004ee:	4a04      	ldr	r2, [pc, #16]	; (8000500 <ST7789_SendCmd+0x40>)
 80004f0:	79fb      	ldrb	r3, [r7, #7]
 80004f2:	7013      	strb	r3, [r2, #0]
  //HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
}
 80004f4:	bf00      	nop
 80004f6:	3708      	adds	r7, #8
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	40013000 	.word	0x40013000
 8000500:	4001300c 	.word	0x4001300c

08000504 <ST7789_SendData>:

void ST7789_SendData(uint8_t Data)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b082      	sub	sp, #8
 8000508:	af00      	add	r7, sp, #0
 800050a:	4603      	mov	r3, r0
 800050c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 800050e:	2201      	movs	r2, #1
 8000510:	2110      	movs	r1, #16
 8000512:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000516:	f000 fdf5 	bl	8001104 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
  if (READ_BIT(SPI1->CR1, SPI_CR1_SPE) != (SPI_CR1_SPE)) SET_BIT(SPI1->CR1, SPI_CR1_SPE);
 800051a:	4b09      	ldr	r3, [pc, #36]	; (8000540 <ST7789_SendData+0x3c>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000522:	2b40      	cmp	r3, #64	; 0x40
 8000524:	d005      	beq.n	8000532 <ST7789_SendData+0x2e>
 8000526:	4b06      	ldr	r3, [pc, #24]	; (8000540 <ST7789_SendData+0x3c>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4a05      	ldr	r2, [pc, #20]	; (8000540 <ST7789_SendData+0x3c>)
 800052c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000530:	6013      	str	r3, [r2, #0]
	*((__IO uint8_t *)&SPI1->DR) = Data;
 8000532:	4a04      	ldr	r2, [pc, #16]	; (8000544 <ST7789_SendData+0x40>)
 8000534:	79fb      	ldrb	r3, [r7, #7]
 8000536:	7013      	strb	r3, [r2, #0]
  //HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
}
 8000538:	bf00      	nop
 800053a:	3708      	adds	r7, #8
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	40013000 	.word	0x40013000
 8000544:	4001300c 	.word	0x4001300c

08000548 <ST7789_SleepModeExit>:
	ST7789_SendCmd(ST7789_Cmd_SLPIN);
  HAL_Delay(500);
}

void ST7789_SleepModeExit( void )
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
	ST7789_SendCmd(ST7789_Cmd_SLPOUT);
 800054c:	2011      	movs	r0, #17
 800054e:	f7ff ffb7 	bl	80004c0 <ST7789_SendCmd>
  HAL_Delay(500);
 8000552:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000556:	f000 fb59 	bl	8000c0c <HAL_Delay>
}
 800055a:	bf00      	nop
 800055c:	bd80      	pop	{r7, pc}

0800055e <ST7789_ColorModeSet>:


void ST7789_ColorModeSet(uint8_t ColorMode)
{
 800055e:	b580      	push	{r7, lr}
 8000560:	b082      	sub	sp, #8
 8000562:	af00      	add	r7, sp, #0
 8000564:	4603      	mov	r3, r0
 8000566:	71fb      	strb	r3, [r7, #7]
  ST7789_SendCmd(ST7789_Cmd_COLMOD);
 8000568:	203a      	movs	r0, #58	; 0x3a
 800056a:	f7ff ffa9 	bl	80004c0 <ST7789_SendCmd>
  ST7789_SendData(ColorMode & 0x77);  
 800056e:	79fb      	ldrb	r3, [r7, #7]
 8000570:	f003 0377 	and.w	r3, r3, #119	; 0x77
 8000574:	b2db      	uxtb	r3, r3
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff ffc4 	bl	8000504 <ST7789_SendData>
}
 800057c:	bf00      	nop
 800057e:	3708      	adds	r7, #8
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}

08000584 <ST7789_MemAccessModeSet>:

void ST7789_MemAccessModeSet(uint8_t Rotation, uint8_t VertMirror, uint8_t HorizMirror, uint8_t IsBGR)
{
 8000584:	b590      	push	{r4, r7, lr}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	4604      	mov	r4, r0
 800058c:	4608      	mov	r0, r1
 800058e:	4611      	mov	r1, r2
 8000590:	461a      	mov	r2, r3
 8000592:	4623      	mov	r3, r4
 8000594:	71fb      	strb	r3, [r7, #7]
 8000596:	4603      	mov	r3, r0
 8000598:	71bb      	strb	r3, [r7, #6]
 800059a:	460b      	mov	r3, r1
 800059c:	717b      	strb	r3, [r7, #5]
 800059e:	4613      	mov	r3, r2
 80005a0:	713b      	strb	r3, [r7, #4]
  uint8_t Value;
  Rotation &= 7; 
 80005a2:	79fb      	ldrb	r3, [r7, #7]
 80005a4:	f003 0307 	and.w	r3, r3, #7
 80005a8:	71fb      	strb	r3, [r7, #7]

  ST7789_SendCmd(ST7789_Cmd_MADCTL);
 80005aa:	2036      	movs	r0, #54	; 0x36
 80005ac:	f7ff ff88 	bl	80004c0 <ST7789_SendCmd>
  
  switch (Rotation)
 80005b0:	79fb      	ldrb	r3, [r7, #7]
 80005b2:	2b07      	cmp	r3, #7
 80005b4:	d82a      	bhi.n	800060c <ST7789_MemAccessModeSet+0x88>
 80005b6:	a201      	add	r2, pc, #4	; (adr r2, 80005bc <ST7789_MemAccessModeSet+0x38>)
 80005b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005bc:	080005dd 	.word	0x080005dd
 80005c0:	080005e3 	.word	0x080005e3
 80005c4:	080005e9 	.word	0x080005e9
 80005c8:	080005ef 	.word	0x080005ef
 80005cc:	080005f5 	.word	0x080005f5
 80005d0:	080005fb 	.word	0x080005fb
 80005d4:	08000601 	.word	0x08000601
 80005d8:	08000607 	.word	0x08000607
  {
  case 0:
    Value = 0;
 80005dc:	2300      	movs	r3, #0
 80005de:	73fb      	strb	r3, [r7, #15]
    break;
 80005e0:	e014      	b.n	800060c <ST7789_MemAccessModeSet+0x88>
  case 1:
    Value = ST7789_MADCTL_MX;
 80005e2:	2340      	movs	r3, #64	; 0x40
 80005e4:	73fb      	strb	r3, [r7, #15]
    break;
 80005e6:	e011      	b.n	800060c <ST7789_MemAccessModeSet+0x88>
  case 2:
    Value = ST7789_MADCTL_MY;
 80005e8:	2380      	movs	r3, #128	; 0x80
 80005ea:	73fb      	strb	r3, [r7, #15]
    break;
 80005ec:	e00e      	b.n	800060c <ST7789_MemAccessModeSet+0x88>
  case 3:
    Value = ST7789_MADCTL_MX | ST7789_MADCTL_MY;
 80005ee:	23c0      	movs	r3, #192	; 0xc0
 80005f0:	73fb      	strb	r3, [r7, #15]
    break;
 80005f2:	e00b      	b.n	800060c <ST7789_MemAccessModeSet+0x88>
  case 4:
    Value = ST7789_MADCTL_MV;
 80005f4:	2320      	movs	r3, #32
 80005f6:	73fb      	strb	r3, [r7, #15]
    break;
 80005f8:	e008      	b.n	800060c <ST7789_MemAccessModeSet+0x88>
  case 5:
    Value = ST7789_MADCTL_MV | ST7789_MADCTL_MX;
 80005fa:	2360      	movs	r3, #96	; 0x60
 80005fc:	73fb      	strb	r3, [r7, #15]
    break;
 80005fe:	e005      	b.n	800060c <ST7789_MemAccessModeSet+0x88>
  case 6:
    Value = ST7789_MADCTL_MV | ST7789_MADCTL_MY;
 8000600:	23a0      	movs	r3, #160	; 0xa0
 8000602:	73fb      	strb	r3, [r7, #15]
    break;
 8000604:	e002      	b.n	800060c <ST7789_MemAccessModeSet+0x88>
  case 7:
    Value = ST7789_MADCTL_MV | ST7789_MADCTL_MX | ST7789_MADCTL_MY;
 8000606:	23e0      	movs	r3, #224	; 0xe0
 8000608:	73fb      	strb	r3, [r7, #15]
    break;
 800060a:	bf00      	nop
  }
  
  if (VertMirror)
 800060c:	79bb      	ldrb	r3, [r7, #6]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <ST7789_MemAccessModeSet+0x92>
    Value = ST7789_MADCTL_ML;
 8000612:	2310      	movs	r3, #16
 8000614:	73fb      	strb	r3, [r7, #15]
  if (HorizMirror)
 8000616:	797b      	ldrb	r3, [r7, #5]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <ST7789_MemAccessModeSet+0x9c>
    Value = ST7789_MADCTL_MH;
 800061c:	2304      	movs	r3, #4
 800061e:	73fb      	strb	r3, [r7, #15]
  
  if (IsBGR)
 8000620:	793b      	ldrb	r3, [r7, #4]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d003      	beq.n	800062e <ST7789_MemAccessModeSet+0xaa>
    Value |= ST7789_MADCTL_BGR;
 8000626:	7bfb      	ldrb	r3, [r7, #15]
 8000628:	f043 0308 	orr.w	r3, r3, #8
 800062c:	73fb      	strb	r3, [r7, #15]
  
  ST7789_SendData(Value);
 800062e:	7bfb      	ldrb	r3, [r7, #15]
 8000630:	4618      	mov	r0, r3
 8000632:	f7ff ff67 	bl	8000504 <ST7789_SendData>
}
 8000636:	bf00      	nop
 8000638:	3714      	adds	r7, #20
 800063a:	46bd      	mov	sp, r7
 800063c:	bd90      	pop	{r4, r7, pc}
 800063e:	bf00      	nop

08000640 <ST7789_InversionMode>:

void ST7789_InversionMode(uint8_t Mode)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	71fb      	strb	r3, [r7, #7]
  if (Mode)
 800064a:	79fb      	ldrb	r3, [r7, #7]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d003      	beq.n	8000658 <ST7789_InversionMode+0x18>
    ST7789_SendCmd(ST7789_Cmd_INVON);
 8000650:	2021      	movs	r0, #33	; 0x21
 8000652:	f7ff ff35 	bl	80004c0 <ST7789_SendCmd>
  else
    ST7789_SendCmd(ST7789_Cmd_INVOFF);
}
 8000656:	e002      	b.n	800065e <ST7789_InversionMode+0x1e>
    ST7789_SendCmd(ST7789_Cmd_INVOFF);
 8000658:	2020      	movs	r0, #32
 800065a:	f7ff ff31 	bl	80004c0 <ST7789_SendCmd>
}
 800065e:	bf00      	nop
 8000660:	3708      	adds	r7, #8
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
	...

08000668 <ST7789_FillScreen>:

void ST7789_FillScreen(uint16_t color)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b084      	sub	sp, #16
 800066c:	af02      	add	r7, sp, #8
 800066e:	4603      	mov	r3, r0
 8000670:	80fb      	strh	r3, [r7, #6]
  ST7789_FillRect(0, 0,  ST7789_Width, ST7789_Height, color);
 8000672:	4b08      	ldr	r3, [pc, #32]	; (8000694 <ST7789_FillScreen+0x2c>)
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	b21a      	sxth	r2, r3
 8000678:	4b07      	ldr	r3, [pc, #28]	; (8000698 <ST7789_FillScreen+0x30>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	b219      	sxth	r1, r3
 800067e:	88fb      	ldrh	r3, [r7, #6]
 8000680:	9300      	str	r3, [sp, #0]
 8000682:	460b      	mov	r3, r1
 8000684:	2100      	movs	r1, #0
 8000686:	2000      	movs	r0, #0
 8000688:	f000 f808 	bl	800069c <ST7789_FillRect>
}
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	2000008c 	.word	0x2000008c
 8000698:	2000008d 	.word	0x2000008d

0800069c <ST7789_FillRect>:

void ST7789_FillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 800069c:	b590      	push	{r4, r7, lr}
 800069e:	b085      	sub	sp, #20
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4604      	mov	r4, r0
 80006a4:	4608      	mov	r0, r1
 80006a6:	4611      	mov	r1, r2
 80006a8:	461a      	mov	r2, r3
 80006aa:	4623      	mov	r3, r4
 80006ac:	80fb      	strh	r3, [r7, #6]
 80006ae:	4603      	mov	r3, r0
 80006b0:	80bb      	strh	r3, [r7, #4]
 80006b2:	460b      	mov	r3, r1
 80006b4:	807b      	strh	r3, [r7, #2]
 80006b6:	4613      	mov	r3, r2
 80006b8:	803b      	strh	r3, [r7, #0]
  if ((x >= ST7789_Width) || (y >= ST7789_Height)) return;
 80006ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006be:	4a2d      	ldr	r2, [pc, #180]	; (8000774 <ST7789_FillRect+0xd8>)
 80006c0:	7812      	ldrb	r2, [r2, #0]
 80006c2:	4293      	cmp	r3, r2
 80006c4:	da52      	bge.n	800076c <ST7789_FillRect+0xd0>
 80006c6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80006ca:	4a2b      	ldr	r2, [pc, #172]	; (8000778 <ST7789_FillRect+0xdc>)
 80006cc:	7812      	ldrb	r2, [r2, #0]
 80006ce:	4293      	cmp	r3, r2
 80006d0:	da4c      	bge.n	800076c <ST7789_FillRect+0xd0>
  if ((x + w) > ST7789_Width) w = ST7789_Width - x;
 80006d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80006d6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80006da:	4413      	add	r3, r2
 80006dc:	4a25      	ldr	r2, [pc, #148]	; (8000774 <ST7789_FillRect+0xd8>)
 80006de:	7812      	ldrb	r2, [r2, #0]
 80006e0:	4293      	cmp	r3, r2
 80006e2:	dd06      	ble.n	80006f2 <ST7789_FillRect+0x56>
 80006e4:	4b23      	ldr	r3, [pc, #140]	; (8000774 <ST7789_FillRect+0xd8>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	b29a      	uxth	r2, r3
 80006ea:	88fb      	ldrh	r3, [r7, #6]
 80006ec:	1ad3      	subs	r3, r2, r3
 80006ee:	b29b      	uxth	r3, r3
 80006f0:	807b      	strh	r3, [r7, #2]
  if ((y + h) > ST7789_Height) h = ST7789_Height - y;
 80006f2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80006f6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80006fa:	4413      	add	r3, r2
 80006fc:	4a1e      	ldr	r2, [pc, #120]	; (8000778 <ST7789_FillRect+0xdc>)
 80006fe:	7812      	ldrb	r2, [r2, #0]
 8000700:	4293      	cmp	r3, r2
 8000702:	dd06      	ble.n	8000712 <ST7789_FillRect+0x76>
 8000704:	4b1c      	ldr	r3, [pc, #112]	; (8000778 <ST7789_FillRect+0xdc>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	b29a      	uxth	r2, r3
 800070a:	88bb      	ldrh	r3, [r7, #4]
 800070c:	1ad3      	subs	r3, r2, r3
 800070e:	b29b      	uxth	r3, r3
 8000710:	803b      	strh	r3, [r7, #0]
  ST7789_SetWindow(x, y, x + w - 1, y + h - 1);
 8000712:	88fb      	ldrh	r3, [r7, #6]
 8000714:	b2d8      	uxtb	r0, r3
 8000716:	88bb      	ldrh	r3, [r7, #4]
 8000718:	b2d9      	uxtb	r1, r3
 800071a:	88fb      	ldrh	r3, [r7, #6]
 800071c:	b2da      	uxtb	r2, r3
 800071e:	887b      	ldrh	r3, [r7, #2]
 8000720:	b2db      	uxtb	r3, r3
 8000722:	4413      	add	r3, r2
 8000724:	b2db      	uxtb	r3, r3
 8000726:	3b01      	subs	r3, #1
 8000728:	b2dc      	uxtb	r4, r3
 800072a:	88bb      	ldrh	r3, [r7, #4]
 800072c:	b2da      	uxtb	r2, r3
 800072e:	883b      	ldrh	r3, [r7, #0]
 8000730:	b2db      	uxtb	r3, r3
 8000732:	4413      	add	r3, r2
 8000734:	b2db      	uxtb	r3, r3
 8000736:	3b01      	subs	r3, #1
 8000738:	b2db      	uxtb	r3, r3
 800073a:	4622      	mov	r2, r4
 800073c:	f000 f81e 	bl	800077c <ST7789_SetWindow>
  for (uint32_t i = 0; i < (h * w); i++) ST7789_RamWrite(&color, 1);
 8000740:	2300      	movs	r3, #0
 8000742:	60fb      	str	r3, [r7, #12]
 8000744:	e007      	b.n	8000756 <ST7789_FillRect+0xba>
 8000746:	2101      	movs	r1, #1
 8000748:	f107 0020 	add.w	r0, r7, #32
 800074c:	f000 f83c 	bl	80007c8 <ST7789_RamWrite>
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	3301      	adds	r3, #1
 8000754:	60fb      	str	r3, [r7, #12]
 8000756:	f9b7 3000 	ldrsh.w	r3, [r7]
 800075a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800075e:	fb02 f303 	mul.w	r3, r2, r3
 8000762:	461a      	mov	r2, r3
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	4293      	cmp	r3, r2
 8000768:	d3ed      	bcc.n	8000746 <ST7789_FillRect+0xaa>
 800076a:	e000      	b.n	800076e <ST7789_FillRect+0xd2>
  if ((x >= ST7789_Width) || (y >= ST7789_Height)) return;
 800076c:	bf00      	nop
}
 800076e:	3714      	adds	r7, #20
 8000770:	46bd      	mov	sp, r7
 8000772:	bd90      	pop	{r4, r7, pc}
 8000774:	2000008c 	.word	0x2000008c
 8000778:	2000008d 	.word	0x2000008d

0800077c <ST7789_SetWindow>:

void ST7789_SetWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 800077c:	b590      	push	{r4, r7, lr}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
 8000782:	4604      	mov	r4, r0
 8000784:	4608      	mov	r0, r1
 8000786:	4611      	mov	r1, r2
 8000788:	461a      	mov	r2, r3
 800078a:	4623      	mov	r3, r4
 800078c:	71fb      	strb	r3, [r7, #7]
 800078e:	4603      	mov	r3, r0
 8000790:	71bb      	strb	r3, [r7, #6]
 8000792:	460b      	mov	r3, r1
 8000794:	717b      	strb	r3, [r7, #5]
 8000796:	4613      	mov	r3, r2
 8000798:	713b      	strb	r3, [r7, #4]
  ST7789_ColumnSet(x0, x1);
 800079a:	79fb      	ldrb	r3, [r7, #7]
 800079c:	b29b      	uxth	r3, r3
 800079e:	797a      	ldrb	r2, [r7, #5]
 80007a0:	b292      	uxth	r2, r2
 80007a2:	4611      	mov	r1, r2
 80007a4:	4618      	mov	r0, r3
 80007a6:	f000 f82f 	bl	8000808 <ST7789_ColumnSet>
  ST7789_RowSet(y0, y1);
 80007aa:	79bb      	ldrb	r3, [r7, #6]
 80007ac:	b29b      	uxth	r3, r3
 80007ae:	793a      	ldrb	r2, [r7, #4]
 80007b0:	b292      	uxth	r2, r2
 80007b2:	4611      	mov	r1, r2
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 f85d 	bl	8000874 <ST7789_RowSet>
  ST7789_SendCmd(ST7789_Cmd_RAMWR);
 80007ba:	202c      	movs	r0, #44	; 0x2c
 80007bc:	f7ff fe80 	bl	80004c0 <ST7789_SendCmd>
}
 80007c0:	bf00      	nop
 80007c2:	370c      	adds	r7, #12
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd90      	pop	{r4, r7, pc}

080007c8 <ST7789_RamWrite>:

void ST7789_RamWrite(uint16_t *pBuff, uint16_t Len)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
 80007d0:	460b      	mov	r3, r1
 80007d2:	807b      	strh	r3, [r7, #2]
  while (Len--)
 80007d4:	e00d      	b.n	80007f2 <ST7789_RamWrite+0x2a>
  {
    ST7789_SendData(*pBuff >> 8);  
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	881b      	ldrh	r3, [r3, #0]
 80007da:	0a1b      	lsrs	r3, r3, #8
 80007dc:	b29b      	uxth	r3, r3
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff fe8f 	bl	8000504 <ST7789_SendData>
    ST7789_SendData(*pBuff & 0xFF);
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	881b      	ldrh	r3, [r3, #0]
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	4618      	mov	r0, r3
 80007ee:	f7ff fe89 	bl	8000504 <ST7789_SendData>
  while (Len--)
 80007f2:	887b      	ldrh	r3, [r7, #2]
 80007f4:	1e5a      	subs	r2, r3, #1
 80007f6:	807a      	strh	r2, [r7, #2]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d1ec      	bne.n	80007d6 <ST7789_RamWrite+0xe>
  }  
}
 80007fc:	bf00      	nop
 80007fe:	bf00      	nop
 8000800:	3708      	adds	r7, #8
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
	...

08000808 <ST7789_ColumnSet>:

static void ST7789_ColumnSet(uint16_t ColumnStart, uint16_t ColumnEnd)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	460a      	mov	r2, r1
 8000812:	80fb      	strh	r3, [r7, #6]
 8000814:	4613      	mov	r3, r2
 8000816:	80bb      	strh	r3, [r7, #4]
  if (ColumnStart > ColumnEnd)
 8000818:	88fa      	ldrh	r2, [r7, #6]
 800081a:	88bb      	ldrh	r3, [r7, #4]
 800081c:	429a      	cmp	r2, r3
 800081e:	d821      	bhi.n	8000864 <ST7789_ColumnSet+0x5c>
    return;
  if (ColumnEnd > ST7789_Width)
 8000820:	4b13      	ldr	r3, [pc, #76]	; (8000870 <ST7789_ColumnSet+0x68>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	b29b      	uxth	r3, r3
 8000826:	88ba      	ldrh	r2, [r7, #4]
 8000828:	429a      	cmp	r2, r3
 800082a:	d81d      	bhi.n	8000868 <ST7789_ColumnSet+0x60>
    return;
  
  ColumnStart += ST7789_X_Start;
  ColumnEnd += ST7789_X_Start;
  
  ST7789_SendCmd(ST7789_Cmd_CASET);
 800082c:	202a      	movs	r0, #42	; 0x2a
 800082e:	f7ff fe47 	bl	80004c0 <ST7789_SendCmd>
  ST7789_SendData(ColumnStart >> 8);  
 8000832:	88fb      	ldrh	r3, [r7, #6]
 8000834:	0a1b      	lsrs	r3, r3, #8
 8000836:	b29b      	uxth	r3, r3
 8000838:	b2db      	uxtb	r3, r3
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff fe62 	bl	8000504 <ST7789_SendData>
  ST7789_SendData(ColumnStart & 0xFF);  
 8000840:	88fb      	ldrh	r3, [r7, #6]
 8000842:	b2db      	uxtb	r3, r3
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff fe5d 	bl	8000504 <ST7789_SendData>
  ST7789_SendData(ColumnEnd >> 8);  
 800084a:	88bb      	ldrh	r3, [r7, #4]
 800084c:	0a1b      	lsrs	r3, r3, #8
 800084e:	b29b      	uxth	r3, r3
 8000850:	b2db      	uxtb	r3, r3
 8000852:	4618      	mov	r0, r3
 8000854:	f7ff fe56 	bl	8000504 <ST7789_SendData>
  ST7789_SendData(ColumnEnd & 0xFF);  
 8000858:	88bb      	ldrh	r3, [r7, #4]
 800085a:	b2db      	uxtb	r3, r3
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff fe51 	bl	8000504 <ST7789_SendData>
 8000862:	e002      	b.n	800086a <ST7789_ColumnSet+0x62>
    return;
 8000864:	bf00      	nop
 8000866:	e000      	b.n	800086a <ST7789_ColumnSet+0x62>
    return;
 8000868:	bf00      	nop
}
 800086a:	3708      	adds	r7, #8
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	2000008c 	.word	0x2000008c

08000874 <ST7789_RowSet>:

static void ST7789_RowSet(uint16_t RowStart, uint16_t RowEnd)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	4603      	mov	r3, r0
 800087c:	460a      	mov	r2, r1
 800087e:	80fb      	strh	r3, [r7, #6]
 8000880:	4613      	mov	r3, r2
 8000882:	80bb      	strh	r3, [r7, #4]
  if (RowStart > RowEnd)
 8000884:	88fa      	ldrh	r2, [r7, #6]
 8000886:	88bb      	ldrh	r3, [r7, #4]
 8000888:	429a      	cmp	r2, r3
 800088a:	d821      	bhi.n	80008d0 <ST7789_RowSet+0x5c>
    return;
  if (RowEnd > ST7789_Height)
 800088c:	4b13      	ldr	r3, [pc, #76]	; (80008dc <ST7789_RowSet+0x68>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	b29b      	uxth	r3, r3
 8000892:	88ba      	ldrh	r2, [r7, #4]
 8000894:	429a      	cmp	r2, r3
 8000896:	d81d      	bhi.n	80008d4 <ST7789_RowSet+0x60>
    return;
  
  RowStart += ST7789_Y_Start;
  RowEnd += ST7789_Y_Start;
  
  ST7789_SendCmd(ST7789_Cmd_RASET);
 8000898:	202b      	movs	r0, #43	; 0x2b
 800089a:	f7ff fe11 	bl	80004c0 <ST7789_SendCmd>
  ST7789_SendData(RowStart >> 8);  
 800089e:	88fb      	ldrh	r3, [r7, #6]
 80008a0:	0a1b      	lsrs	r3, r3, #8
 80008a2:	b29b      	uxth	r3, r3
 80008a4:	b2db      	uxtb	r3, r3
 80008a6:	4618      	mov	r0, r3
 80008a8:	f7ff fe2c 	bl	8000504 <ST7789_SendData>
  ST7789_SendData(RowStart & 0xFF);  
 80008ac:	88fb      	ldrh	r3, [r7, #6]
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	4618      	mov	r0, r3
 80008b2:	f7ff fe27 	bl	8000504 <ST7789_SendData>
  ST7789_SendData(RowEnd >> 8);  
 80008b6:	88bb      	ldrh	r3, [r7, #4]
 80008b8:	0a1b      	lsrs	r3, r3, #8
 80008ba:	b29b      	uxth	r3, r3
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	4618      	mov	r0, r3
 80008c0:	f7ff fe20 	bl	8000504 <ST7789_SendData>
  ST7789_SendData(RowEnd & 0xFF);  
 80008c4:	88bb      	ldrh	r3, [r7, #4]
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff fe1b 	bl	8000504 <ST7789_SendData>
 80008ce:	e002      	b.n	80008d6 <ST7789_RowSet+0x62>
    return;
 80008d0:	bf00      	nop
 80008d2:	e000      	b.n	80008d6 <ST7789_RowSet+0x62>
    return;
 80008d4:	bf00      	nop
}
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	2000008d 	.word	0x2000008d

080008e0 <ST7789_SetBL>:

void ST7789_SetBL(uint8_t Value)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	71fb      	strb	r3, [r7, #7]
  if (Value > 100)
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	2b64      	cmp	r3, #100	; 0x64
 80008ee:	d901      	bls.n	80008f4 <ST7789_SetBL+0x14>
    Value = 100;
 80008f0:	2364      	movs	r3, #100	; 0x64
 80008f2:	71fb      	strb	r3, [r7, #7]
  
#if (ST77xx_BLK_PWM_Used)
  //tmr2_PWM_set(ST77xx_PWM_TMR2_Chan, Value);
#else
  if (Value)
 80008f4:	79fb      	ldrb	r3, [r7, #7]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d006      	beq.n	8000908 <ST7789_SetBL+0x28>
		HAL_GPIO_WritePin(BLK_GPIO_Port, BLK_Pin, GPIO_PIN_SET);
 80008fa:	2201      	movs	r2, #1
 80008fc:	2108      	movs	r1, #8
 80008fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000902:	f000 fbff 	bl	8001104 <HAL_GPIO_WritePin>
  else
		HAL_GPIO_WritePin(BLK_GPIO_Port, BLK_Pin, GPIO_PIN_RESET);
#endif
}
 8000906:	e005      	b.n	8000914 <ST7789_SetBL+0x34>
		HAL_GPIO_WritePin(BLK_GPIO_Port, BLK_Pin, GPIO_PIN_RESET);
 8000908:	2200      	movs	r2, #0
 800090a:	2108      	movs	r1, #8
 800090c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000910:	f000 fbf8 	bl	8001104 <HAL_GPIO_WritePin>
}
 8000914:	bf00      	nop
 8000916:	3708      	adds	r7, #8
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}

0800091c <ST7789_DisplayPower>:

void ST7789_DisplayPower(uint8_t On)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	4603      	mov	r3, r0
 8000924:	71fb      	strb	r3, [r7, #7]
  if (On)
 8000926:	79fb      	ldrb	r3, [r7, #7]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d003      	beq.n	8000934 <ST7789_DisplayPower+0x18>
    ST7789_SendCmd(ST7789_Cmd_DISPON);
 800092c:	2029      	movs	r0, #41	; 0x29
 800092e:	f7ff fdc7 	bl	80004c0 <ST7789_SendCmd>
  else
    ST7789_SendCmd(ST7789_Cmd_DISPOFF);
}
 8000932:	e002      	b.n	800093a <ST7789_DisplayPower+0x1e>
    ST7789_SendCmd(ST7789_Cmd_DISPOFF);
 8000934:	2028      	movs	r0, #40	; 0x28
 8000936:	f7ff fdc3 	bl	80004c0 <ST7789_SendCmd>
}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
	...

08000944 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800094a:	4b0f      	ldr	r3, [pc, #60]	; (8000988 <HAL_MspInit+0x44>)
 800094c:	699b      	ldr	r3, [r3, #24]
 800094e:	4a0e      	ldr	r2, [pc, #56]	; (8000988 <HAL_MspInit+0x44>)
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	6193      	str	r3, [r2, #24]
 8000956:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <HAL_MspInit+0x44>)
 8000958:	699b      	ldr	r3, [r3, #24]
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	607b      	str	r3, [r7, #4]
 8000960:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000962:	4b09      	ldr	r3, [pc, #36]	; (8000988 <HAL_MspInit+0x44>)
 8000964:	69db      	ldr	r3, [r3, #28]
 8000966:	4a08      	ldr	r2, [pc, #32]	; (8000988 <HAL_MspInit+0x44>)
 8000968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800096c:	61d3      	str	r3, [r2, #28]
 800096e:	4b06      	ldr	r3, [pc, #24]	; (8000988 <HAL_MspInit+0x44>)
 8000970:	69db      	ldr	r3, [r3, #28]
 8000972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000976:	603b      	str	r3, [r7, #0]
 8000978:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800097a:	bf00      	nop
 800097c:	370c      	adds	r7, #12
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	40021000 	.word	0x40021000

0800098c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000990:	e7fe      	b.n	8000990 <NMI_Handler+0x4>

08000992 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000992:	b480      	push	{r7}
 8000994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000996:	e7fe      	b.n	8000996 <HardFault_Handler+0x4>

08000998 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800099c:	e7fe      	b.n	800099c <MemManage_Handler+0x4>

0800099e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800099e:	b480      	push	{r7}
 80009a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009a2:	e7fe      	b.n	80009a2 <BusFault_Handler+0x4>

080009a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009a8:	e7fe      	b.n	80009a8 <UsageFault_Handler+0x4>

080009aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009aa:	b480      	push	{r7}
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009ae:	bf00      	nop
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009bc:	bf00      	nop
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr

080009c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009c6:	b480      	push	{r7}
 80009c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009ca:	bf00      	nop
 80009cc:	46bd      	mov	sp, r7
 80009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d2:	4770      	bx	lr

080009d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009d8:	f000 f8f8 	bl	8000bcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}

080009e0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009e4:	4b06      	ldr	r3, [pc, #24]	; (8000a00 <SystemInit+0x20>)
 80009e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009ea:	4a05      	ldr	r2, [pc, #20]	; (8000a00 <SystemInit+0x20>)
 80009ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009f4:	bf00      	nop
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	e000ed00 	.word	0xe000ed00

08000a04 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a08:	4b14      	ldr	r3, [pc, #80]	; (8000a5c <MX_USART2_UART_Init+0x58>)
 8000a0a:	4a15      	ldr	r2, [pc, #84]	; (8000a60 <MX_USART2_UART_Init+0x5c>)
 8000a0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000a0e:	4b13      	ldr	r3, [pc, #76]	; (8000a5c <MX_USART2_UART_Init+0x58>)
 8000a10:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000a14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a16:	4b11      	ldr	r3, [pc, #68]	; (8000a5c <MX_USART2_UART_Init+0x58>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a1c:	4b0f      	ldr	r3, [pc, #60]	; (8000a5c <MX_USART2_UART_Init+0x58>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a22:	4b0e      	ldr	r3, [pc, #56]	; (8000a5c <MX_USART2_UART_Init+0x58>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a28:	4b0c      	ldr	r3, [pc, #48]	; (8000a5c <MX_USART2_UART_Init+0x58>)
 8000a2a:	220c      	movs	r2, #12
 8000a2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a2e:	4b0b      	ldr	r3, [pc, #44]	; (8000a5c <MX_USART2_UART_Init+0x58>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a34:	4b09      	ldr	r3, [pc, #36]	; (8000a5c <MX_USART2_UART_Init+0x58>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a3a:	4b08      	ldr	r3, [pc, #32]	; (8000a5c <MX_USART2_UART_Init+0x58>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a40:	4b06      	ldr	r3, [pc, #24]	; (8000a5c <MX_USART2_UART_Init+0x58>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a46:	4805      	ldr	r0, [pc, #20]	; (8000a5c <MX_USART2_UART_Init+0x58>)
 8000a48:	f001 fe8b 	bl	8002762 <HAL_UART_Init>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a52:	f7ff fc52 	bl	80002fa <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a56:	bf00      	nop
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	20000090 	.word	0x20000090
 8000a60:	40004400 	.word	0x40004400

08000a64 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08a      	sub	sp, #40	; 0x28
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6c:	f107 0314 	add.w	r3, r7, #20
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a18      	ldr	r2, [pc, #96]	; (8000ae4 <HAL_UART_MspInit+0x80>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d129      	bne.n	8000ada <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a86:	4b18      	ldr	r3, [pc, #96]	; (8000ae8 <HAL_UART_MspInit+0x84>)
 8000a88:	69db      	ldr	r3, [r3, #28]
 8000a8a:	4a17      	ldr	r2, [pc, #92]	; (8000ae8 <HAL_UART_MspInit+0x84>)
 8000a8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a90:	61d3      	str	r3, [r2, #28]
 8000a92:	4b15      	ldr	r3, [pc, #84]	; (8000ae8 <HAL_UART_MspInit+0x84>)
 8000a94:	69db      	ldr	r3, [r3, #28]
 8000a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a9a:	613b      	str	r3, [r7, #16]
 8000a9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9e:	4b12      	ldr	r3, [pc, #72]	; (8000ae8 <HAL_UART_MspInit+0x84>)
 8000aa0:	695b      	ldr	r3, [r3, #20]
 8000aa2:	4a11      	ldr	r2, [pc, #68]	; (8000ae8 <HAL_UART_MspInit+0x84>)
 8000aa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aa8:	6153      	str	r3, [r2, #20]
 8000aaa:	4b0f      	ldr	r3, [pc, #60]	; (8000ae8 <HAL_UART_MspInit+0x84>)
 8000aac:	695b      	ldr	r3, [r3, #20]
 8000aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8000ab6:	f248 0304 	movw	r3, #32772	; 0x8004
 8000aba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000abc:	2302      	movs	r3, #2
 8000abe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ac4:	2303      	movs	r3, #3
 8000ac6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ac8:	2307      	movs	r3, #7
 8000aca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000acc:	f107 0314 	add.w	r3, r7, #20
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ad6:	f000 f9a3 	bl	8000e20 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000ada:	bf00      	nop
 8000adc:	3728      	adds	r7, #40	; 0x28
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	40004400 	.word	0x40004400
 8000ae8:	40021000 	.word	0x40021000

08000aec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000aec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b24 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000af0:	480d      	ldr	r0, [pc, #52]	; (8000b28 <LoopForever+0x6>)
  ldr r1, =_edata
 8000af2:	490e      	ldr	r1, [pc, #56]	; (8000b2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000af4:	4a0e      	ldr	r2, [pc, #56]	; (8000b30 <LoopForever+0xe>)
  movs r3, #0
 8000af6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000af8:	e002      	b.n	8000b00 <LoopCopyDataInit>

08000afa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000afa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000afc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000afe:	3304      	adds	r3, #4

08000b00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b04:	d3f9      	bcc.n	8000afa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b06:	4a0b      	ldr	r2, [pc, #44]	; (8000b34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b08:	4c0b      	ldr	r4, [pc, #44]	; (8000b38 <LoopForever+0x16>)
  movs r3, #0
 8000b0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b0c:	e001      	b.n	8000b12 <LoopFillZerobss>

08000b0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b10:	3204      	adds	r2, #4

08000b12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b14:	d3fb      	bcc.n	8000b0e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000b16:	f7ff ff63 	bl	80009e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b1a:	f002 f957 	bl	8002dcc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b1e:	f7ff fb91 	bl	8000244 <main>

08000b22 <LoopForever>:

LoopForever:
    b LoopForever
 8000b22:	e7fe      	b.n	8000b22 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b24:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000b28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b2c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b30:	08002e7c 	.word	0x08002e7c
  ldr r2, =_sbss
 8000b34:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b38:	20000118 	.word	0x20000118

08000b3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b3c:	e7fe      	b.n	8000b3c <ADC1_2_IRQHandler>
	...

08000b40 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b44:	4b08      	ldr	r3, [pc, #32]	; (8000b68 <HAL_Init+0x28>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a07      	ldr	r2, [pc, #28]	; (8000b68 <HAL_Init+0x28>)
 8000b4a:	f043 0310 	orr.w	r3, r3, #16
 8000b4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b50:	2003      	movs	r0, #3
 8000b52:	f000 f931 	bl	8000db8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b56:	2000      	movs	r0, #0
 8000b58:	f000 f808 	bl	8000b6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b5c:	f7ff fef2 	bl	8000944 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b60:	2300      	movs	r3, #0
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40022000 	.word	0x40022000

08000b6c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b74:	4b12      	ldr	r3, [pc, #72]	; (8000bc0 <HAL_InitTick+0x54>)
 8000b76:	681a      	ldr	r2, [r3, #0]
 8000b78:	4b12      	ldr	r3, [pc, #72]	; (8000bc4 <HAL_InitTick+0x58>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b82:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f000 f93b 	bl	8000e06 <HAL_SYSTICK_Config>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b96:	2301      	movs	r3, #1
 8000b98:	e00e      	b.n	8000bb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	2b0f      	cmp	r3, #15
 8000b9e:	d80a      	bhi.n	8000bb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	6879      	ldr	r1, [r7, #4]
 8000ba4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ba8:	f000 f911 	bl	8000dce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bac:	4a06      	ldr	r2, [pc, #24]	; (8000bc8 <HAL_InitTick+0x5c>)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	e000      	b.n	8000bb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bb6:	2301      	movs	r3, #1
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	20000000 	.word	0x20000000
 8000bc4:	20000008 	.word	0x20000008
 8000bc8:	20000004 	.word	0x20000004

08000bcc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bd0:	4b06      	ldr	r3, [pc, #24]	; (8000bec <HAL_IncTick+0x20>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4b06      	ldr	r3, [pc, #24]	; (8000bf0 <HAL_IncTick+0x24>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4413      	add	r3, r2
 8000bdc:	4a04      	ldr	r2, [pc, #16]	; (8000bf0 <HAL_IncTick+0x24>)
 8000bde:	6013      	str	r3, [r2, #0]
}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	20000008 	.word	0x20000008
 8000bf0:	20000114 	.word	0x20000114

08000bf4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  return uwTick;  
 8000bf8:	4b03      	ldr	r3, [pc, #12]	; (8000c08 <HAL_GetTick+0x14>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	20000114 	.word	0x20000114

08000c0c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c14:	f7ff ffee 	bl	8000bf4 <HAL_GetTick>
 8000c18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000c24:	d005      	beq.n	8000c32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c26:	4b0a      	ldr	r3, [pc, #40]	; (8000c50 <HAL_Delay+0x44>)
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	461a      	mov	r2, r3
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	4413      	add	r3, r2
 8000c30:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c32:	bf00      	nop
 8000c34:	f7ff ffde 	bl	8000bf4 <HAL_GetTick>
 8000c38:	4602      	mov	r2, r0
 8000c3a:	68bb      	ldr	r3, [r7, #8]
 8000c3c:	1ad3      	subs	r3, r2, r3
 8000c3e:	68fa      	ldr	r2, [r7, #12]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	d8f7      	bhi.n	8000c34 <HAL_Delay+0x28>
  {
  }
}
 8000c44:	bf00      	nop
 8000c46:	bf00      	nop
 8000c48:	3710      	adds	r7, #16
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	20000008 	.word	0x20000008

08000c54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b085      	sub	sp, #20
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f003 0307 	and.w	r3, r3, #7
 8000c62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c64:	4b0c      	ldr	r3, [pc, #48]	; (8000c98 <__NVIC_SetPriorityGrouping+0x44>)
 8000c66:	68db      	ldr	r3, [r3, #12]
 8000c68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c6a:	68ba      	ldr	r2, [r7, #8]
 8000c6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c70:	4013      	ands	r3, r2
 8000c72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c86:	4a04      	ldr	r2, [pc, #16]	; (8000c98 <__NVIC_SetPriorityGrouping+0x44>)
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	60d3      	str	r3, [r2, #12]
}
 8000c8c:	bf00      	nop
 8000c8e:	3714      	adds	r7, #20
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	e000ed00 	.word	0xe000ed00

08000c9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ca0:	4b04      	ldr	r3, [pc, #16]	; (8000cb4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	0a1b      	lsrs	r3, r3, #8
 8000ca6:	f003 0307 	and.w	r3, r3, #7
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr
 8000cb4:	e000ed00 	.word	0xe000ed00

08000cb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	6039      	str	r1, [r7, #0]
 8000cc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	db0a      	blt.n	8000ce2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	b2da      	uxtb	r2, r3
 8000cd0:	490c      	ldr	r1, [pc, #48]	; (8000d04 <__NVIC_SetPriority+0x4c>)
 8000cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd6:	0112      	lsls	r2, r2, #4
 8000cd8:	b2d2      	uxtb	r2, r2
 8000cda:	440b      	add	r3, r1
 8000cdc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ce0:	e00a      	b.n	8000cf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	b2da      	uxtb	r2, r3
 8000ce6:	4908      	ldr	r1, [pc, #32]	; (8000d08 <__NVIC_SetPriority+0x50>)
 8000ce8:	79fb      	ldrb	r3, [r7, #7]
 8000cea:	f003 030f 	and.w	r3, r3, #15
 8000cee:	3b04      	subs	r3, #4
 8000cf0:	0112      	lsls	r2, r2, #4
 8000cf2:	b2d2      	uxtb	r2, r2
 8000cf4:	440b      	add	r3, r1
 8000cf6:	761a      	strb	r2, [r3, #24]
}
 8000cf8:	bf00      	nop
 8000cfa:	370c      	adds	r7, #12
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr
 8000d04:	e000e100 	.word	0xe000e100
 8000d08:	e000ed00 	.word	0xe000ed00

08000d0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b089      	sub	sp, #36	; 0x24
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	f003 0307 	and.w	r3, r3, #7
 8000d1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d20:	69fb      	ldr	r3, [r7, #28]
 8000d22:	f1c3 0307 	rsb	r3, r3, #7
 8000d26:	2b04      	cmp	r3, #4
 8000d28:	bf28      	it	cs
 8000d2a:	2304      	movcs	r3, #4
 8000d2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d2e:	69fb      	ldr	r3, [r7, #28]
 8000d30:	3304      	adds	r3, #4
 8000d32:	2b06      	cmp	r3, #6
 8000d34:	d902      	bls.n	8000d3c <NVIC_EncodePriority+0x30>
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	3b03      	subs	r3, #3
 8000d3a:	e000      	b.n	8000d3e <NVIC_EncodePriority+0x32>
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d40:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d44:	69bb      	ldr	r3, [r7, #24]
 8000d46:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4a:	43da      	mvns	r2, r3
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	401a      	ands	r2, r3
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d54:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d5e:	43d9      	mvns	r1, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d64:	4313      	orrs	r3, r2
         );
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3724      	adds	r7, #36	; 0x24
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
	...

08000d74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	3b01      	subs	r3, #1
 8000d80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d84:	d301      	bcc.n	8000d8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d86:	2301      	movs	r3, #1
 8000d88:	e00f      	b.n	8000daa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d8a:	4a0a      	ldr	r2, [pc, #40]	; (8000db4 <SysTick_Config+0x40>)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	3b01      	subs	r3, #1
 8000d90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d92:	210f      	movs	r1, #15
 8000d94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d98:	f7ff ff8e 	bl	8000cb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d9c:	4b05      	ldr	r3, [pc, #20]	; (8000db4 <SysTick_Config+0x40>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000da2:	4b04      	ldr	r3, [pc, #16]	; (8000db4 <SysTick_Config+0x40>)
 8000da4:	2207      	movs	r2, #7
 8000da6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000da8:	2300      	movs	r3, #0
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	e000e010 	.word	0xe000e010

08000db8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dc0:	6878      	ldr	r0, [r7, #4]
 8000dc2:	f7ff ff47 	bl	8000c54 <__NVIC_SetPriorityGrouping>
}
 8000dc6:	bf00      	nop
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}

08000dce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	b086      	sub	sp, #24
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	60b9      	str	r1, [r7, #8]
 8000dd8:	607a      	str	r2, [r7, #4]
 8000dda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000de0:	f7ff ff5c 	bl	8000c9c <__NVIC_GetPriorityGrouping>
 8000de4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	68b9      	ldr	r1, [r7, #8]
 8000dea:	6978      	ldr	r0, [r7, #20]
 8000dec:	f7ff ff8e 	bl	8000d0c <NVIC_EncodePriority>
 8000df0:	4602      	mov	r2, r0
 8000df2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000df6:	4611      	mov	r1, r2
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f7ff ff5d 	bl	8000cb8 <__NVIC_SetPriority>
}
 8000dfe:	bf00      	nop
 8000e00:	3718      	adds	r7, #24
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}

08000e06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e06:	b580      	push	{r7, lr}
 8000e08:	b082      	sub	sp, #8
 8000e0a:	af00      	add	r7, sp, #0
 8000e0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e0e:	6878      	ldr	r0, [r7, #4]
 8000e10:	f7ff ffb0 	bl	8000d74 <SysTick_Config>
 8000e14:	4603      	mov	r3, r0
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
	...

08000e20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b087      	sub	sp, #28
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e2e:	e14e      	b.n	80010ce <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	2101      	movs	r1, #1
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	fa01 f303 	lsl.w	r3, r1, r3
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	f000 8140 	beq.w	80010c8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f003 0303 	and.w	r3, r3, #3
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d005      	beq.n	8000e60 <HAL_GPIO_Init+0x40>
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	f003 0303 	and.w	r3, r3, #3
 8000e5c:	2b02      	cmp	r3, #2
 8000e5e:	d130      	bne.n	8000ec2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	005b      	lsls	r3, r3, #1
 8000e6a:	2203      	movs	r2, #3
 8000e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e70:	43db      	mvns	r3, r3
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	4013      	ands	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	68da      	ldr	r2, [r3, #12]
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	fa02 f303 	lsl.w	r3, r2, r3
 8000e84:	693a      	ldr	r2, [r7, #16]
 8000e86:	4313      	orrs	r3, r2
 8000e88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	693a      	ldr	r2, [r7, #16]
 8000e8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e96:	2201      	movs	r2, #1
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	43db      	mvns	r3, r3
 8000ea0:	693a      	ldr	r2, [r7, #16]
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	091b      	lsrs	r3, r3, #4
 8000eac:	f003 0201 	and.w	r2, r3, #1
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	693a      	ldr	r2, [r7, #16]
 8000ec0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f003 0303 	and.w	r3, r3, #3
 8000eca:	2b03      	cmp	r3, #3
 8000ecc:	d017      	beq.n	8000efe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	68db      	ldr	r3, [r3, #12]
 8000ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	2203      	movs	r2, #3
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	43db      	mvns	r3, r3
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	689a      	ldr	r2, [r3, #8]
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	005b      	lsls	r3, r3, #1
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	f003 0303 	and.w	r3, r3, #3
 8000f06:	2b02      	cmp	r3, #2
 8000f08:	d123      	bne.n	8000f52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	08da      	lsrs	r2, r3, #3
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	3208      	adds	r2, #8
 8000f12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	f003 0307 	and.w	r3, r3, #7
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	220f      	movs	r2, #15
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	43db      	mvns	r3, r3
 8000f28:	693a      	ldr	r2, [r7, #16]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	691a      	ldr	r2, [r3, #16]
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	f003 0307 	and.w	r3, r3, #7
 8000f38:	009b      	lsls	r3, r3, #2
 8000f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	08da      	lsrs	r2, r3, #3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	3208      	adds	r2, #8
 8000f4c:	6939      	ldr	r1, [r7, #16]
 8000f4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	005b      	lsls	r3, r3, #1
 8000f5c:	2203      	movs	r2, #3
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	43db      	mvns	r3, r3
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	4013      	ands	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	f003 0203 	and.w	r2, r3, #3
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	f000 809a 	beq.w	80010c8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f94:	4b55      	ldr	r3, [pc, #340]	; (80010ec <HAL_GPIO_Init+0x2cc>)
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	4a54      	ldr	r2, [pc, #336]	; (80010ec <HAL_GPIO_Init+0x2cc>)
 8000f9a:	f043 0301 	orr.w	r3, r3, #1
 8000f9e:	6193      	str	r3, [r2, #24]
 8000fa0:	4b52      	ldr	r3, [pc, #328]	; (80010ec <HAL_GPIO_Init+0x2cc>)
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	f003 0301 	and.w	r3, r3, #1
 8000fa8:	60bb      	str	r3, [r7, #8]
 8000faa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000fac:	4a50      	ldr	r2, [pc, #320]	; (80010f0 <HAL_GPIO_Init+0x2d0>)
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	089b      	lsrs	r3, r3, #2
 8000fb2:	3302      	adds	r3, #2
 8000fb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	f003 0303 	and.w	r3, r3, #3
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	220f      	movs	r2, #15
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	43db      	mvns	r3, r3
 8000fca:	693a      	ldr	r2, [r7, #16]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000fd6:	d013      	beq.n	8001000 <HAL_GPIO_Init+0x1e0>
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	4a46      	ldr	r2, [pc, #280]	; (80010f4 <HAL_GPIO_Init+0x2d4>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d00d      	beq.n	8000ffc <HAL_GPIO_Init+0x1dc>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	4a45      	ldr	r2, [pc, #276]	; (80010f8 <HAL_GPIO_Init+0x2d8>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d007      	beq.n	8000ff8 <HAL_GPIO_Init+0x1d8>
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	4a44      	ldr	r2, [pc, #272]	; (80010fc <HAL_GPIO_Init+0x2dc>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d101      	bne.n	8000ff4 <HAL_GPIO_Init+0x1d4>
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	e006      	b.n	8001002 <HAL_GPIO_Init+0x1e2>
 8000ff4:	2305      	movs	r3, #5
 8000ff6:	e004      	b.n	8001002 <HAL_GPIO_Init+0x1e2>
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	e002      	b.n	8001002 <HAL_GPIO_Init+0x1e2>
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	e000      	b.n	8001002 <HAL_GPIO_Init+0x1e2>
 8001000:	2300      	movs	r3, #0
 8001002:	697a      	ldr	r2, [r7, #20]
 8001004:	f002 0203 	and.w	r2, r2, #3
 8001008:	0092      	lsls	r2, r2, #2
 800100a:	4093      	lsls	r3, r2
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	4313      	orrs	r3, r2
 8001010:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001012:	4937      	ldr	r1, [pc, #220]	; (80010f0 <HAL_GPIO_Init+0x2d0>)
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	089b      	lsrs	r3, r3, #2
 8001018:	3302      	adds	r3, #2
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001020:	4b37      	ldr	r3, [pc, #220]	; (8001100 <HAL_GPIO_Init+0x2e0>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	43db      	mvns	r3, r3
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	4013      	ands	r3, r2
 800102e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001038:	2b00      	cmp	r3, #0
 800103a:	d003      	beq.n	8001044 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800103c:	693a      	ldr	r2, [r7, #16]
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	4313      	orrs	r3, r2
 8001042:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001044:	4a2e      	ldr	r2, [pc, #184]	; (8001100 <HAL_GPIO_Init+0x2e0>)
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800104a:	4b2d      	ldr	r3, [pc, #180]	; (8001100 <HAL_GPIO_Init+0x2e0>)
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	43db      	mvns	r3, r3
 8001054:	693a      	ldr	r2, [r7, #16]
 8001056:	4013      	ands	r3, r2
 8001058:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001062:	2b00      	cmp	r3, #0
 8001064:	d003      	beq.n	800106e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	4313      	orrs	r3, r2
 800106c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800106e:	4a24      	ldr	r2, [pc, #144]	; (8001100 <HAL_GPIO_Init+0x2e0>)
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001074:	4b22      	ldr	r3, [pc, #136]	; (8001100 <HAL_GPIO_Init+0x2e0>)
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	43db      	mvns	r3, r3
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	4013      	ands	r3, r2
 8001082:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800108c:	2b00      	cmp	r3, #0
 800108e:	d003      	beq.n	8001098 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001090:	693a      	ldr	r2, [r7, #16]
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	4313      	orrs	r3, r2
 8001096:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001098:	4a19      	ldr	r2, [pc, #100]	; (8001100 <HAL_GPIO_Init+0x2e0>)
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800109e:	4b18      	ldr	r3, [pc, #96]	; (8001100 <HAL_GPIO_Init+0x2e0>)
 80010a0:	68db      	ldr	r3, [r3, #12]
 80010a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	43db      	mvns	r3, r3
 80010a8:	693a      	ldr	r2, [r7, #16]
 80010aa:	4013      	ands	r3, r2
 80010ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d003      	beq.n	80010c2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80010ba:	693a      	ldr	r2, [r7, #16]
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	4313      	orrs	r3, r2
 80010c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010c2:	4a0f      	ldr	r2, [pc, #60]	; (8001100 <HAL_GPIO_Init+0x2e0>)
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	3301      	adds	r3, #1
 80010cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	fa22 f303 	lsr.w	r3, r2, r3
 80010d8:	2b00      	cmp	r3, #0
 80010da:	f47f aea9 	bne.w	8000e30 <HAL_GPIO_Init+0x10>
  }
}
 80010de:	bf00      	nop
 80010e0:	bf00      	nop
 80010e2:	371c      	adds	r7, #28
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	40021000 	.word	0x40021000
 80010f0:	40010000 	.word	0x40010000
 80010f4:	48000400 	.word	0x48000400
 80010f8:	48000800 	.word	0x48000800
 80010fc:	48000c00 	.word	0x48000c00
 8001100:	40010400 	.word	0x40010400

08001104 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	460b      	mov	r3, r1
 800110e:	807b      	strh	r3, [r7, #2]
 8001110:	4613      	mov	r3, r2
 8001112:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001114:	787b      	ldrb	r3, [r7, #1]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d003      	beq.n	8001122 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800111a:	887a      	ldrh	r2, [r7, #2]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001120:	e002      	b.n	8001128 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001122:	887a      	ldrh	r2, [r7, #2]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800113a:	af00      	add	r7, sp, #0
 800113c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001140:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001144:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001146:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800114a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d102      	bne.n	800115a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	f001 b823 	b.w	80021a0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800115a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800115e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	2b00      	cmp	r3, #0
 800116c:	f000 817d 	beq.w	800146a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001170:	4bbc      	ldr	r3, [pc, #752]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f003 030c 	and.w	r3, r3, #12
 8001178:	2b04      	cmp	r3, #4
 800117a:	d00c      	beq.n	8001196 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800117c:	4bb9      	ldr	r3, [pc, #740]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	f003 030c 	and.w	r3, r3, #12
 8001184:	2b08      	cmp	r3, #8
 8001186:	d15c      	bne.n	8001242 <HAL_RCC_OscConfig+0x10e>
 8001188:	4bb6      	ldr	r3, [pc, #728]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001190:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001194:	d155      	bne.n	8001242 <HAL_RCC_OscConfig+0x10e>
 8001196:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800119a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800119e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80011a2:	fa93 f3a3 	rbit	r3, r3
 80011a6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80011aa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011ae:	fab3 f383 	clz	r3, r3
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	095b      	lsrs	r3, r3, #5
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d102      	bne.n	80011c8 <HAL_RCC_OscConfig+0x94>
 80011c2:	4ba8      	ldr	r3, [pc, #672]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	e015      	b.n	80011f4 <HAL_RCC_OscConfig+0xc0>
 80011c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011cc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80011d4:	fa93 f3a3 	rbit	r3, r3
 80011d8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80011dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011e0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80011e4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80011e8:	fa93 f3a3 	rbit	r3, r3
 80011ec:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80011f0:	4b9c      	ldr	r3, [pc, #624]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 80011f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80011f8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80011fc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001200:	fa92 f2a2 	rbit	r2, r2
 8001204:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001208:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800120c:	fab2 f282 	clz	r2, r2
 8001210:	b2d2      	uxtb	r2, r2
 8001212:	f042 0220 	orr.w	r2, r2, #32
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	f002 021f 	and.w	r2, r2, #31
 800121c:	2101      	movs	r1, #1
 800121e:	fa01 f202 	lsl.w	r2, r1, r2
 8001222:	4013      	ands	r3, r2
 8001224:	2b00      	cmp	r3, #0
 8001226:	f000 811f 	beq.w	8001468 <HAL_RCC_OscConfig+0x334>
 800122a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800122e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	2b00      	cmp	r3, #0
 8001238:	f040 8116 	bne.w	8001468 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800123c:	2301      	movs	r3, #1
 800123e:	f000 bfaf 	b.w	80021a0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001242:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001246:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001252:	d106      	bne.n	8001262 <HAL_RCC_OscConfig+0x12e>
 8001254:	4b83      	ldr	r3, [pc, #524]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a82      	ldr	r2, [pc, #520]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 800125a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800125e:	6013      	str	r3, [r2, #0]
 8001260:	e036      	b.n	80012d0 <HAL_RCC_OscConfig+0x19c>
 8001262:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001266:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d10c      	bne.n	800128c <HAL_RCC_OscConfig+0x158>
 8001272:	4b7c      	ldr	r3, [pc, #496]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a7b      	ldr	r2, [pc, #492]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 8001278:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800127c:	6013      	str	r3, [r2, #0]
 800127e:	4b79      	ldr	r3, [pc, #484]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a78      	ldr	r2, [pc, #480]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 8001284:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001288:	6013      	str	r3, [r2, #0]
 800128a:	e021      	b.n	80012d0 <HAL_RCC_OscConfig+0x19c>
 800128c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001290:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800129c:	d10c      	bne.n	80012b8 <HAL_RCC_OscConfig+0x184>
 800129e:	4b71      	ldr	r3, [pc, #452]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a70      	ldr	r2, [pc, #448]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 80012a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012a8:	6013      	str	r3, [r2, #0]
 80012aa:	4b6e      	ldr	r3, [pc, #440]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a6d      	ldr	r2, [pc, #436]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 80012b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012b4:	6013      	str	r3, [r2, #0]
 80012b6:	e00b      	b.n	80012d0 <HAL_RCC_OscConfig+0x19c>
 80012b8:	4b6a      	ldr	r3, [pc, #424]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a69      	ldr	r2, [pc, #420]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 80012be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012c2:	6013      	str	r3, [r2, #0]
 80012c4:	4b67      	ldr	r3, [pc, #412]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a66      	ldr	r2, [pc, #408]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 80012ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012ce:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80012d0:	4b64      	ldr	r3, [pc, #400]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 80012d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012d4:	f023 020f 	bic.w	r2, r3, #15
 80012d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012dc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	495f      	ldr	r1, [pc, #380]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 80012e6:	4313      	orrs	r3, r2
 80012e8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012ee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d059      	beq.n	80013ae <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012fa:	f7ff fc7b 	bl	8000bf4 <HAL_GetTick>
 80012fe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001302:	e00a      	b.n	800131a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001304:	f7ff fc76 	bl	8000bf4 <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	2b64      	cmp	r3, #100	; 0x64
 8001312:	d902      	bls.n	800131a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001314:	2303      	movs	r3, #3
 8001316:	f000 bf43 	b.w	80021a0 <HAL_RCC_OscConfig+0x106c>
 800131a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800131e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001322:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001326:	fa93 f3a3 	rbit	r3, r3
 800132a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800132e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001332:	fab3 f383 	clz	r3, r3
 8001336:	b2db      	uxtb	r3, r3
 8001338:	095b      	lsrs	r3, r3, #5
 800133a:	b2db      	uxtb	r3, r3
 800133c:	f043 0301 	orr.w	r3, r3, #1
 8001340:	b2db      	uxtb	r3, r3
 8001342:	2b01      	cmp	r3, #1
 8001344:	d102      	bne.n	800134c <HAL_RCC_OscConfig+0x218>
 8001346:	4b47      	ldr	r3, [pc, #284]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	e015      	b.n	8001378 <HAL_RCC_OscConfig+0x244>
 800134c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001350:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001354:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001358:	fa93 f3a3 	rbit	r3, r3
 800135c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001360:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001364:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001368:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800136c:	fa93 f3a3 	rbit	r3, r3
 8001370:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001374:	4b3b      	ldr	r3, [pc, #236]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 8001376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001378:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800137c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001380:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001384:	fa92 f2a2 	rbit	r2, r2
 8001388:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800138c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001390:	fab2 f282 	clz	r2, r2
 8001394:	b2d2      	uxtb	r2, r2
 8001396:	f042 0220 	orr.w	r2, r2, #32
 800139a:	b2d2      	uxtb	r2, r2
 800139c:	f002 021f 	and.w	r2, r2, #31
 80013a0:	2101      	movs	r1, #1
 80013a2:	fa01 f202 	lsl.w	r2, r1, r2
 80013a6:	4013      	ands	r3, r2
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d0ab      	beq.n	8001304 <HAL_RCC_OscConfig+0x1d0>
 80013ac:	e05d      	b.n	800146a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ae:	f7ff fc21 	bl	8000bf4 <HAL_GetTick>
 80013b2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013b6:	e00a      	b.n	80013ce <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013b8:	f7ff fc1c 	bl	8000bf4 <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	2b64      	cmp	r3, #100	; 0x64
 80013c6:	d902      	bls.n	80013ce <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	f000 bee9 	b.w	80021a0 <HAL_RCC_OscConfig+0x106c>
 80013ce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013d2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013d6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80013da:	fa93 f3a3 	rbit	r3, r3
 80013de:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80013e2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013e6:	fab3 f383 	clz	r3, r3
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	095b      	lsrs	r3, r3, #5
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d102      	bne.n	8001400 <HAL_RCC_OscConfig+0x2cc>
 80013fa:	4b1a      	ldr	r3, [pc, #104]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	e015      	b.n	800142c <HAL_RCC_OscConfig+0x2f8>
 8001400:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001404:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001408:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800140c:	fa93 f3a3 	rbit	r3, r3
 8001410:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001414:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001418:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800141c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001420:	fa93 f3a3 	rbit	r3, r3
 8001424:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001428:	4b0e      	ldr	r3, [pc, #56]	; (8001464 <HAL_RCC_OscConfig+0x330>)
 800142a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001430:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001434:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001438:	fa92 f2a2 	rbit	r2, r2
 800143c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001440:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001444:	fab2 f282 	clz	r2, r2
 8001448:	b2d2      	uxtb	r2, r2
 800144a:	f042 0220 	orr.w	r2, r2, #32
 800144e:	b2d2      	uxtb	r2, r2
 8001450:	f002 021f 	and.w	r2, r2, #31
 8001454:	2101      	movs	r1, #1
 8001456:	fa01 f202 	lsl.w	r2, r1, r2
 800145a:	4013      	ands	r3, r2
 800145c:	2b00      	cmp	r3, #0
 800145e:	d1ab      	bne.n	80013b8 <HAL_RCC_OscConfig+0x284>
 8001460:	e003      	b.n	800146a <HAL_RCC_OscConfig+0x336>
 8001462:	bf00      	nop
 8001464:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001468:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800146a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800146e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	f000 817d 	beq.w	800177a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001480:	4ba6      	ldr	r3, [pc, #664]	; (800171c <HAL_RCC_OscConfig+0x5e8>)
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f003 030c 	and.w	r3, r3, #12
 8001488:	2b00      	cmp	r3, #0
 800148a:	d00b      	beq.n	80014a4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800148c:	4ba3      	ldr	r3, [pc, #652]	; (800171c <HAL_RCC_OscConfig+0x5e8>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f003 030c 	and.w	r3, r3, #12
 8001494:	2b08      	cmp	r3, #8
 8001496:	d172      	bne.n	800157e <HAL_RCC_OscConfig+0x44a>
 8001498:	4ba0      	ldr	r3, [pc, #640]	; (800171c <HAL_RCC_OscConfig+0x5e8>)
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d16c      	bne.n	800157e <HAL_RCC_OscConfig+0x44a>
 80014a4:	2302      	movs	r3, #2
 80014a6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014aa:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80014ae:	fa93 f3a3 	rbit	r3, r3
 80014b2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80014b6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ba:	fab3 f383 	clz	r3, r3
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	095b      	lsrs	r3, r3, #5
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d102      	bne.n	80014d4 <HAL_RCC_OscConfig+0x3a0>
 80014ce:	4b93      	ldr	r3, [pc, #588]	; (800171c <HAL_RCC_OscConfig+0x5e8>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	e013      	b.n	80014fc <HAL_RCC_OscConfig+0x3c8>
 80014d4:	2302      	movs	r3, #2
 80014d6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014da:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80014de:	fa93 f3a3 	rbit	r3, r3
 80014e2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80014e6:	2302      	movs	r3, #2
 80014e8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80014ec:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80014f0:	fa93 f3a3 	rbit	r3, r3
 80014f4:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80014f8:	4b88      	ldr	r3, [pc, #544]	; (800171c <HAL_RCC_OscConfig+0x5e8>)
 80014fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014fc:	2202      	movs	r2, #2
 80014fe:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001502:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001506:	fa92 f2a2 	rbit	r2, r2
 800150a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800150e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001512:	fab2 f282 	clz	r2, r2
 8001516:	b2d2      	uxtb	r2, r2
 8001518:	f042 0220 	orr.w	r2, r2, #32
 800151c:	b2d2      	uxtb	r2, r2
 800151e:	f002 021f 	and.w	r2, r2, #31
 8001522:	2101      	movs	r1, #1
 8001524:	fa01 f202 	lsl.w	r2, r1, r2
 8001528:	4013      	ands	r3, r2
 800152a:	2b00      	cmp	r3, #0
 800152c:	d00a      	beq.n	8001544 <HAL_RCC_OscConfig+0x410>
 800152e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001532:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	691b      	ldr	r3, [r3, #16]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d002      	beq.n	8001544 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	f000 be2e 	b.w	80021a0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001544:	4b75      	ldr	r3, [pc, #468]	; (800171c <HAL_RCC_OscConfig+0x5e8>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800154c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001550:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	695b      	ldr	r3, [r3, #20]
 8001558:	21f8      	movs	r1, #248	; 0xf8
 800155a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800155e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001562:	fa91 f1a1 	rbit	r1, r1
 8001566:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800156a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800156e:	fab1 f181 	clz	r1, r1
 8001572:	b2c9      	uxtb	r1, r1
 8001574:	408b      	lsls	r3, r1
 8001576:	4969      	ldr	r1, [pc, #420]	; (800171c <HAL_RCC_OscConfig+0x5e8>)
 8001578:	4313      	orrs	r3, r2
 800157a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800157c:	e0fd      	b.n	800177a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800157e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001582:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	691b      	ldr	r3, [r3, #16]
 800158a:	2b00      	cmp	r3, #0
 800158c:	f000 8088 	beq.w	80016a0 <HAL_RCC_OscConfig+0x56c>
 8001590:	2301      	movs	r3, #1
 8001592:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001596:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800159a:	fa93 f3a3 	rbit	r3, r3
 800159e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80015a2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015a6:	fab3 f383 	clz	r3, r3
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80015b0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	461a      	mov	r2, r3
 80015b8:	2301      	movs	r3, #1
 80015ba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015bc:	f7ff fb1a 	bl	8000bf4 <HAL_GetTick>
 80015c0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015c4:	e00a      	b.n	80015dc <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015c6:	f7ff fb15 	bl	8000bf4 <HAL_GetTick>
 80015ca:	4602      	mov	r2, r0
 80015cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d902      	bls.n	80015dc <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	f000 bde2 	b.w	80021a0 <HAL_RCC_OscConfig+0x106c>
 80015dc:	2302      	movs	r3, #2
 80015de:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015e2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80015e6:	fa93 f3a3 	rbit	r3, r3
 80015ea:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80015ee:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015f2:	fab3 f383 	clz	r3, r3
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	095b      	lsrs	r3, r3, #5
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	b2db      	uxtb	r3, r3
 8001602:	2b01      	cmp	r3, #1
 8001604:	d102      	bne.n	800160c <HAL_RCC_OscConfig+0x4d8>
 8001606:	4b45      	ldr	r3, [pc, #276]	; (800171c <HAL_RCC_OscConfig+0x5e8>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	e013      	b.n	8001634 <HAL_RCC_OscConfig+0x500>
 800160c:	2302      	movs	r3, #2
 800160e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001612:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001616:	fa93 f3a3 	rbit	r3, r3
 800161a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800161e:	2302      	movs	r3, #2
 8001620:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001624:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001628:	fa93 f3a3 	rbit	r3, r3
 800162c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001630:	4b3a      	ldr	r3, [pc, #232]	; (800171c <HAL_RCC_OscConfig+0x5e8>)
 8001632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001634:	2202      	movs	r2, #2
 8001636:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800163a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800163e:	fa92 f2a2 	rbit	r2, r2
 8001642:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001646:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800164a:	fab2 f282 	clz	r2, r2
 800164e:	b2d2      	uxtb	r2, r2
 8001650:	f042 0220 	orr.w	r2, r2, #32
 8001654:	b2d2      	uxtb	r2, r2
 8001656:	f002 021f 	and.w	r2, r2, #31
 800165a:	2101      	movs	r1, #1
 800165c:	fa01 f202 	lsl.w	r2, r1, r2
 8001660:	4013      	ands	r3, r2
 8001662:	2b00      	cmp	r3, #0
 8001664:	d0af      	beq.n	80015c6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001666:	4b2d      	ldr	r3, [pc, #180]	; (800171c <HAL_RCC_OscConfig+0x5e8>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800166e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001672:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	695b      	ldr	r3, [r3, #20]
 800167a:	21f8      	movs	r1, #248	; 0xf8
 800167c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001680:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001684:	fa91 f1a1 	rbit	r1, r1
 8001688:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800168c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001690:	fab1 f181 	clz	r1, r1
 8001694:	b2c9      	uxtb	r1, r1
 8001696:	408b      	lsls	r3, r1
 8001698:	4920      	ldr	r1, [pc, #128]	; (800171c <HAL_RCC_OscConfig+0x5e8>)
 800169a:	4313      	orrs	r3, r2
 800169c:	600b      	str	r3, [r1, #0]
 800169e:	e06c      	b.n	800177a <HAL_RCC_OscConfig+0x646>
 80016a0:	2301      	movs	r3, #1
 80016a2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80016aa:	fa93 f3a3 	rbit	r3, r3
 80016ae:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80016b2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016b6:	fab3 f383 	clz	r3, r3
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016c0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	461a      	mov	r2, r3
 80016c8:	2300      	movs	r3, #0
 80016ca:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016cc:	f7ff fa92 	bl	8000bf4 <HAL_GetTick>
 80016d0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016d4:	e00a      	b.n	80016ec <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016d6:	f7ff fa8d 	bl	8000bf4 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d902      	bls.n	80016ec <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80016e6:	2303      	movs	r3, #3
 80016e8:	f000 bd5a 	b.w	80021a0 <HAL_RCC_OscConfig+0x106c>
 80016ec:	2302      	movs	r3, #2
 80016ee:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016f2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80016f6:	fa93 f3a3 	rbit	r3, r3
 80016fa:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80016fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001702:	fab3 f383 	clz	r3, r3
 8001706:	b2db      	uxtb	r3, r3
 8001708:	095b      	lsrs	r3, r3, #5
 800170a:	b2db      	uxtb	r3, r3
 800170c:	f043 0301 	orr.w	r3, r3, #1
 8001710:	b2db      	uxtb	r3, r3
 8001712:	2b01      	cmp	r3, #1
 8001714:	d104      	bne.n	8001720 <HAL_RCC_OscConfig+0x5ec>
 8001716:	4b01      	ldr	r3, [pc, #4]	; (800171c <HAL_RCC_OscConfig+0x5e8>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	e015      	b.n	8001748 <HAL_RCC_OscConfig+0x614>
 800171c:	40021000 	.word	0x40021000
 8001720:	2302      	movs	r3, #2
 8001722:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001726:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800172a:	fa93 f3a3 	rbit	r3, r3
 800172e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001732:	2302      	movs	r3, #2
 8001734:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001738:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800173c:	fa93 f3a3 	rbit	r3, r3
 8001740:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001744:	4bc8      	ldr	r3, [pc, #800]	; (8001a68 <HAL_RCC_OscConfig+0x934>)
 8001746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001748:	2202      	movs	r2, #2
 800174a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800174e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001752:	fa92 f2a2 	rbit	r2, r2
 8001756:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800175a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800175e:	fab2 f282 	clz	r2, r2
 8001762:	b2d2      	uxtb	r2, r2
 8001764:	f042 0220 	orr.w	r2, r2, #32
 8001768:	b2d2      	uxtb	r2, r2
 800176a:	f002 021f 	and.w	r2, r2, #31
 800176e:	2101      	movs	r1, #1
 8001770:	fa01 f202 	lsl.w	r2, r1, r2
 8001774:	4013      	ands	r3, r2
 8001776:	2b00      	cmp	r3, #0
 8001778:	d1ad      	bne.n	80016d6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800177a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800177e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0308 	and.w	r3, r3, #8
 800178a:	2b00      	cmp	r3, #0
 800178c:	f000 8110 	beq.w	80019b0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001790:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001794:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d079      	beq.n	8001894 <HAL_RCC_OscConfig+0x760>
 80017a0:	2301      	movs	r3, #1
 80017a2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80017aa:	fa93 f3a3 	rbit	r3, r3
 80017ae:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80017b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017b6:	fab3 f383 	clz	r3, r3
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	461a      	mov	r2, r3
 80017be:	4bab      	ldr	r3, [pc, #684]	; (8001a6c <HAL_RCC_OscConfig+0x938>)
 80017c0:	4413      	add	r3, r2
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	461a      	mov	r2, r3
 80017c6:	2301      	movs	r3, #1
 80017c8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ca:	f7ff fa13 	bl	8000bf4 <HAL_GetTick>
 80017ce:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017d2:	e00a      	b.n	80017ea <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017d4:	f7ff fa0e 	bl	8000bf4 <HAL_GetTick>
 80017d8:	4602      	mov	r2, r0
 80017da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d902      	bls.n	80017ea <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	f000 bcdb 	b.w	80021a0 <HAL_RCC_OscConfig+0x106c>
 80017ea:	2302      	movs	r3, #2
 80017ec:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80017f4:	fa93 f3a3 	rbit	r3, r3
 80017f8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80017fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001800:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001804:	2202      	movs	r2, #2
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800180c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	fa93 f2a3 	rbit	r2, r3
 8001816:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800181a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001824:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001828:	2202      	movs	r2, #2
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001830:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	fa93 f2a3 	rbit	r2, r3
 800183a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800183e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001842:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001844:	4b88      	ldr	r3, [pc, #544]	; (8001a68 <HAL_RCC_OscConfig+0x934>)
 8001846:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001848:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800184c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001850:	2102      	movs	r1, #2
 8001852:	6019      	str	r1, [r3, #0]
 8001854:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001858:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	fa93 f1a3 	rbit	r1, r3
 8001862:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001866:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800186a:	6019      	str	r1, [r3, #0]
  return result;
 800186c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001870:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	fab3 f383 	clz	r3, r3
 800187a:	b2db      	uxtb	r3, r3
 800187c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001880:	b2db      	uxtb	r3, r3
 8001882:	f003 031f 	and.w	r3, r3, #31
 8001886:	2101      	movs	r1, #1
 8001888:	fa01 f303 	lsl.w	r3, r1, r3
 800188c:	4013      	ands	r3, r2
 800188e:	2b00      	cmp	r3, #0
 8001890:	d0a0      	beq.n	80017d4 <HAL_RCC_OscConfig+0x6a0>
 8001892:	e08d      	b.n	80019b0 <HAL_RCC_OscConfig+0x87c>
 8001894:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001898:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800189c:	2201      	movs	r2, #1
 800189e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018a4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	fa93 f2a3 	rbit	r2, r3
 80018ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018b2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80018b6:	601a      	str	r2, [r3, #0]
  return result;
 80018b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018bc:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80018c0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018c2:	fab3 f383 	clz	r3, r3
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	461a      	mov	r2, r3
 80018ca:	4b68      	ldr	r3, [pc, #416]	; (8001a6c <HAL_RCC_OscConfig+0x938>)
 80018cc:	4413      	add	r3, r2
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	461a      	mov	r2, r3
 80018d2:	2300      	movs	r3, #0
 80018d4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018d6:	f7ff f98d 	bl	8000bf4 <HAL_GetTick>
 80018da:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018de:	e00a      	b.n	80018f6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018e0:	f7ff f988 	bl	8000bf4 <HAL_GetTick>
 80018e4:	4602      	mov	r2, r0
 80018e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d902      	bls.n	80018f6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	f000 bc55 	b.w	80021a0 <HAL_RCC_OscConfig+0x106c>
 80018f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018fa:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80018fe:	2202      	movs	r2, #2
 8001900:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001902:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001906:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	fa93 f2a3 	rbit	r2, r3
 8001910:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001914:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800191e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001922:	2202      	movs	r2, #2
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800192a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	fa93 f2a3 	rbit	r2, r3
 8001934:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001938:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001942:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001946:	2202      	movs	r2, #2
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800194e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	fa93 f2a3 	rbit	r2, r3
 8001958:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800195c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001960:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001962:	4b41      	ldr	r3, [pc, #260]	; (8001a68 <HAL_RCC_OscConfig+0x934>)
 8001964:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001966:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800196a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800196e:	2102      	movs	r1, #2
 8001970:	6019      	str	r1, [r3, #0]
 8001972:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001976:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	fa93 f1a3 	rbit	r1, r3
 8001980:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001984:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001988:	6019      	str	r1, [r3, #0]
  return result;
 800198a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800198e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	fab3 f383 	clz	r3, r3
 8001998:	b2db      	uxtb	r3, r3
 800199a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	f003 031f 	and.w	r3, r3, #31
 80019a4:	2101      	movs	r1, #1
 80019a6:	fa01 f303 	lsl.w	r3, r1, r3
 80019aa:	4013      	ands	r3, r2
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d197      	bne.n	80018e0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019b4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0304 	and.w	r3, r3, #4
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	f000 81a1 	beq.w	8001d08 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019c6:	2300      	movs	r3, #0
 80019c8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019cc:	4b26      	ldr	r3, [pc, #152]	; (8001a68 <HAL_RCC_OscConfig+0x934>)
 80019ce:	69db      	ldr	r3, [r3, #28]
 80019d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d116      	bne.n	8001a06 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019d8:	4b23      	ldr	r3, [pc, #140]	; (8001a68 <HAL_RCC_OscConfig+0x934>)
 80019da:	69db      	ldr	r3, [r3, #28]
 80019dc:	4a22      	ldr	r2, [pc, #136]	; (8001a68 <HAL_RCC_OscConfig+0x934>)
 80019de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e2:	61d3      	str	r3, [r2, #28]
 80019e4:	4b20      	ldr	r3, [pc, #128]	; (8001a68 <HAL_RCC_OscConfig+0x934>)
 80019e6:	69db      	ldr	r3, [r3, #28]
 80019e8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80019ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019f0:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80019f4:	601a      	str	r2, [r3, #0]
 80019f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019fa:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80019fe:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001a00:	2301      	movs	r3, #1
 8001a02:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a06:	4b1a      	ldr	r3, [pc, #104]	; (8001a70 <HAL_RCC_OscConfig+0x93c>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d11a      	bne.n	8001a48 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a12:	4b17      	ldr	r3, [pc, #92]	; (8001a70 <HAL_RCC_OscConfig+0x93c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a16      	ldr	r2, [pc, #88]	; (8001a70 <HAL_RCC_OscConfig+0x93c>)
 8001a18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a1c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a1e:	f7ff f8e9 	bl	8000bf4 <HAL_GetTick>
 8001a22:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a26:	e009      	b.n	8001a3c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a28:	f7ff f8e4 	bl	8000bf4 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	2b64      	cmp	r3, #100	; 0x64
 8001a36:	d901      	bls.n	8001a3c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	e3b1      	b.n	80021a0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a3c:	4b0c      	ldr	r3, [pc, #48]	; (8001a70 <HAL_RCC_OscConfig+0x93c>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d0ef      	beq.n	8001a28 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a4c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d10d      	bne.n	8001a74 <HAL_RCC_OscConfig+0x940>
 8001a58:	4b03      	ldr	r3, [pc, #12]	; (8001a68 <HAL_RCC_OscConfig+0x934>)
 8001a5a:	6a1b      	ldr	r3, [r3, #32]
 8001a5c:	4a02      	ldr	r2, [pc, #8]	; (8001a68 <HAL_RCC_OscConfig+0x934>)
 8001a5e:	f043 0301 	orr.w	r3, r3, #1
 8001a62:	6213      	str	r3, [r2, #32]
 8001a64:	e03c      	b.n	8001ae0 <HAL_RCC_OscConfig+0x9ac>
 8001a66:	bf00      	nop
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	10908120 	.word	0x10908120
 8001a70:	40007000 	.word	0x40007000
 8001a74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a78:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d10c      	bne.n	8001a9e <HAL_RCC_OscConfig+0x96a>
 8001a84:	4bc1      	ldr	r3, [pc, #772]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001a86:	6a1b      	ldr	r3, [r3, #32]
 8001a88:	4ac0      	ldr	r2, [pc, #768]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001a8a:	f023 0301 	bic.w	r3, r3, #1
 8001a8e:	6213      	str	r3, [r2, #32]
 8001a90:	4bbe      	ldr	r3, [pc, #760]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001a92:	6a1b      	ldr	r3, [r3, #32]
 8001a94:	4abd      	ldr	r2, [pc, #756]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001a96:	f023 0304 	bic.w	r3, r3, #4
 8001a9a:	6213      	str	r3, [r2, #32]
 8001a9c:	e020      	b.n	8001ae0 <HAL_RCC_OscConfig+0x9ac>
 8001a9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aa2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	2b05      	cmp	r3, #5
 8001aac:	d10c      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x994>
 8001aae:	4bb7      	ldr	r3, [pc, #732]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001ab0:	6a1b      	ldr	r3, [r3, #32]
 8001ab2:	4ab6      	ldr	r2, [pc, #728]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001ab4:	f043 0304 	orr.w	r3, r3, #4
 8001ab8:	6213      	str	r3, [r2, #32]
 8001aba:	4bb4      	ldr	r3, [pc, #720]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001abc:	6a1b      	ldr	r3, [r3, #32]
 8001abe:	4ab3      	ldr	r2, [pc, #716]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001ac0:	f043 0301 	orr.w	r3, r3, #1
 8001ac4:	6213      	str	r3, [r2, #32]
 8001ac6:	e00b      	b.n	8001ae0 <HAL_RCC_OscConfig+0x9ac>
 8001ac8:	4bb0      	ldr	r3, [pc, #704]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001aca:	6a1b      	ldr	r3, [r3, #32]
 8001acc:	4aaf      	ldr	r2, [pc, #700]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001ace:	f023 0301 	bic.w	r3, r3, #1
 8001ad2:	6213      	str	r3, [r2, #32]
 8001ad4:	4bad      	ldr	r3, [pc, #692]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001ad6:	6a1b      	ldr	r3, [r3, #32]
 8001ad8:	4aac      	ldr	r2, [pc, #688]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001ada:	f023 0304 	bic.w	r3, r3, #4
 8001ade:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ae0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ae4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	f000 8081 	beq.w	8001bf4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001af2:	f7ff f87f 	bl	8000bf4 <HAL_GetTick>
 8001af6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001afa:	e00b      	b.n	8001b14 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001afc:	f7ff f87a 	bl	8000bf4 <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d901      	bls.n	8001b14 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001b10:	2303      	movs	r3, #3
 8001b12:	e345      	b.n	80021a0 <HAL_RCC_OscConfig+0x106c>
 8001b14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b18:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001b1c:	2202      	movs	r2, #2
 8001b1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b24:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	fa93 f2a3 	rbit	r2, r3
 8001b2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b32:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b3c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001b40:	2202      	movs	r2, #2
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b48:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	fa93 f2a3 	rbit	r2, r3
 8001b52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b56:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001b5a:	601a      	str	r2, [r3, #0]
  return result;
 8001b5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b60:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001b64:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b66:	fab3 f383 	clz	r3, r3
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	095b      	lsrs	r3, r3, #5
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	f043 0302 	orr.w	r3, r3, #2
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d102      	bne.n	8001b80 <HAL_RCC_OscConfig+0xa4c>
 8001b7a:	4b84      	ldr	r3, [pc, #528]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001b7c:	6a1b      	ldr	r3, [r3, #32]
 8001b7e:	e013      	b.n	8001ba8 <HAL_RCC_OscConfig+0xa74>
 8001b80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b84:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001b88:	2202      	movs	r2, #2
 8001b8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b90:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	fa93 f2a3 	rbit	r2, r3
 8001b9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b9e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001ba2:	601a      	str	r2, [r3, #0]
 8001ba4:	4b79      	ldr	r3, [pc, #484]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bac:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001bb0:	2102      	movs	r1, #2
 8001bb2:	6011      	str	r1, [r2, #0]
 8001bb4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bb8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001bbc:	6812      	ldr	r2, [r2, #0]
 8001bbe:	fa92 f1a2 	rbit	r1, r2
 8001bc2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bc6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001bca:	6011      	str	r1, [r2, #0]
  return result;
 8001bcc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bd0:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001bd4:	6812      	ldr	r2, [r2, #0]
 8001bd6:	fab2 f282 	clz	r2, r2
 8001bda:	b2d2      	uxtb	r2, r2
 8001bdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001be0:	b2d2      	uxtb	r2, r2
 8001be2:	f002 021f 	and.w	r2, r2, #31
 8001be6:	2101      	movs	r1, #1
 8001be8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bec:	4013      	ands	r3, r2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d084      	beq.n	8001afc <HAL_RCC_OscConfig+0x9c8>
 8001bf2:	e07f      	b.n	8001cf4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bf4:	f7fe fffe 	bl	8000bf4 <HAL_GetTick>
 8001bf8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bfc:	e00b      	b.n	8001c16 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bfe:	f7fe fff9 	bl	8000bf4 <HAL_GetTick>
 8001c02:	4602      	mov	r2, r0
 8001c04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e2c4      	b.n	80021a0 <HAL_RCC_OscConfig+0x106c>
 8001c16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c1a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001c1e:	2202      	movs	r2, #2
 8001c20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c26:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	fa93 f2a3 	rbit	r2, r3
 8001c30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c34:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c3e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001c42:	2202      	movs	r2, #2
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c4a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	fa93 f2a3 	rbit	r2, r3
 8001c54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c58:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001c5c:	601a      	str	r2, [r3, #0]
  return result;
 8001c5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c62:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001c66:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c68:	fab3 f383 	clz	r3, r3
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	095b      	lsrs	r3, r3, #5
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	f043 0302 	orr.w	r3, r3, #2
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	d102      	bne.n	8001c82 <HAL_RCC_OscConfig+0xb4e>
 8001c7c:	4b43      	ldr	r3, [pc, #268]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001c7e:	6a1b      	ldr	r3, [r3, #32]
 8001c80:	e013      	b.n	8001caa <HAL_RCC_OscConfig+0xb76>
 8001c82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c86:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001c8a:	2202      	movs	r2, #2
 8001c8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c92:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	fa93 f2a3 	rbit	r2, r3
 8001c9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ca0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	4b39      	ldr	r3, [pc, #228]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001caa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001cae:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001cb2:	2102      	movs	r1, #2
 8001cb4:	6011      	str	r1, [r2, #0]
 8001cb6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001cba:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001cbe:	6812      	ldr	r2, [r2, #0]
 8001cc0:	fa92 f1a2 	rbit	r1, r2
 8001cc4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001cc8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001ccc:	6011      	str	r1, [r2, #0]
  return result;
 8001cce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001cd2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001cd6:	6812      	ldr	r2, [r2, #0]
 8001cd8:	fab2 f282 	clz	r2, r2
 8001cdc:	b2d2      	uxtb	r2, r2
 8001cde:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ce2:	b2d2      	uxtb	r2, r2
 8001ce4:	f002 021f 	and.w	r2, r2, #31
 8001ce8:	2101      	movs	r1, #1
 8001cea:	fa01 f202 	lsl.w	r2, r1, r2
 8001cee:	4013      	ands	r3, r2
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d184      	bne.n	8001bfe <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001cf4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d105      	bne.n	8001d08 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cfc:	4b23      	ldr	r3, [pc, #140]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001cfe:	69db      	ldr	r3, [r3, #28]
 8001d00:	4a22      	ldr	r2, [pc, #136]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001d02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d06:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d0c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	69db      	ldr	r3, [r3, #28]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	f000 8242 	beq.w	800219e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d1a:	4b1c      	ldr	r3, [pc, #112]	; (8001d8c <HAL_RCC_OscConfig+0xc58>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f003 030c 	and.w	r3, r3, #12
 8001d22:	2b08      	cmp	r3, #8
 8001d24:	f000 8213 	beq.w	800214e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d2c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	69db      	ldr	r3, [r3, #28]
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	f040 8162 	bne.w	8001ffe <HAL_RCC_OscConfig+0xeca>
 8001d3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d3e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001d42:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001d46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d4c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	fa93 f2a3 	rbit	r2, r3
 8001d56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d5a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001d5e:	601a      	str	r2, [r3, #0]
  return result;
 8001d60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d64:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001d68:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d6a:	fab3 f383 	clz	r3, r3
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d74:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d80:	f7fe ff38 	bl	8000bf4 <HAL_GetTick>
 8001d84:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d88:	e00c      	b.n	8001da4 <HAL_RCC_OscConfig+0xc70>
 8001d8a:	bf00      	nop
 8001d8c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d90:	f7fe ff30 	bl	8000bf4 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d901      	bls.n	8001da4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e1fd      	b.n	80021a0 <HAL_RCC_OscConfig+0x106c>
 8001da4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001da8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001dac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001db0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001db6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	fa93 f2a3 	rbit	r2, r3
 8001dc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dc4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001dc8:	601a      	str	r2, [r3, #0]
  return result;
 8001dca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dce:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001dd2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dd4:	fab3 f383 	clz	r3, r3
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	095b      	lsrs	r3, r3, #5
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	f043 0301 	orr.w	r3, r3, #1
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d102      	bne.n	8001dee <HAL_RCC_OscConfig+0xcba>
 8001de8:	4bb0      	ldr	r3, [pc, #704]	; (80020ac <HAL_RCC_OscConfig+0xf78>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	e027      	b.n	8001e3e <HAL_RCC_OscConfig+0xd0a>
 8001dee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001df2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001df6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001dfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dfc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e00:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	fa93 f2a3 	rbit	r2, r3
 8001e0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e0e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e18:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001e1c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e26:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	fa93 f2a3 	rbit	r2, r3
 8001e30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e34:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001e38:	601a      	str	r2, [r3, #0]
 8001e3a:	4b9c      	ldr	r3, [pc, #624]	; (80020ac <HAL_RCC_OscConfig+0xf78>)
 8001e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e3e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e42:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001e46:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001e4a:	6011      	str	r1, [r2, #0]
 8001e4c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e50:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001e54:	6812      	ldr	r2, [r2, #0]
 8001e56:	fa92 f1a2 	rbit	r1, r2
 8001e5a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e5e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001e62:	6011      	str	r1, [r2, #0]
  return result;
 8001e64:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e68:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001e6c:	6812      	ldr	r2, [r2, #0]
 8001e6e:	fab2 f282 	clz	r2, r2
 8001e72:	b2d2      	uxtb	r2, r2
 8001e74:	f042 0220 	orr.w	r2, r2, #32
 8001e78:	b2d2      	uxtb	r2, r2
 8001e7a:	f002 021f 	and.w	r2, r2, #31
 8001e7e:	2101      	movs	r1, #1
 8001e80:	fa01 f202 	lsl.w	r2, r1, r2
 8001e84:	4013      	ands	r3, r2
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d182      	bne.n	8001d90 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e8a:	4b88      	ldr	r3, [pc, #544]	; (80020ac <HAL_RCC_OscConfig+0xf78>)
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e96:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001e9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ea2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	6a1b      	ldr	r3, [r3, #32]
 8001eaa:	430b      	orrs	r3, r1
 8001eac:	497f      	ldr	r1, [pc, #508]	; (80020ac <HAL_RCC_OscConfig+0xf78>)
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	604b      	str	r3, [r1, #4]
 8001eb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eb6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001eba:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ebe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ec4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	fa93 f2a3 	rbit	r2, r3
 8001ece:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ed2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001ed6:	601a      	str	r2, [r3, #0]
  return result;
 8001ed8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001edc:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001ee0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ee2:	fab3 f383 	clz	r3, r3
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001eec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef8:	f7fe fe7c 	bl	8000bf4 <HAL_GetTick>
 8001efc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f00:	e009      	b.n	8001f16 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f02:	f7fe fe77 	bl	8000bf4 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d901      	bls.n	8001f16 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e144      	b.n	80021a0 <HAL_RCC_OscConfig+0x106c>
 8001f16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f1a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001f1e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f28:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	fa93 f2a3 	rbit	r2, r3
 8001f32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f36:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001f3a:	601a      	str	r2, [r3, #0]
  return result;
 8001f3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f40:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001f44:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f46:	fab3 f383 	clz	r3, r3
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	095b      	lsrs	r3, r3, #5
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	f043 0301 	orr.w	r3, r3, #1
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d102      	bne.n	8001f60 <HAL_RCC_OscConfig+0xe2c>
 8001f5a:	4b54      	ldr	r3, [pc, #336]	; (80020ac <HAL_RCC_OscConfig+0xf78>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	e027      	b.n	8001fb0 <HAL_RCC_OscConfig+0xe7c>
 8001f60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f64:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001f68:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f6c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f72:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	fa93 f2a3 	rbit	r2, r3
 8001f7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f80:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001f84:	601a      	str	r2, [r3, #0]
 8001f86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f8a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001f8e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f98:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	fa93 f2a3 	rbit	r2, r3
 8001fa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fa6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001faa:	601a      	str	r2, [r3, #0]
 8001fac:	4b3f      	ldr	r3, [pc, #252]	; (80020ac <HAL_RCC_OscConfig+0xf78>)
 8001fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001fb4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001fb8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001fbc:	6011      	str	r1, [r2, #0]
 8001fbe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001fc2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001fc6:	6812      	ldr	r2, [r2, #0]
 8001fc8:	fa92 f1a2 	rbit	r1, r2
 8001fcc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001fd0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001fd4:	6011      	str	r1, [r2, #0]
  return result;
 8001fd6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001fda:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001fde:	6812      	ldr	r2, [r2, #0]
 8001fe0:	fab2 f282 	clz	r2, r2
 8001fe4:	b2d2      	uxtb	r2, r2
 8001fe6:	f042 0220 	orr.w	r2, r2, #32
 8001fea:	b2d2      	uxtb	r2, r2
 8001fec:	f002 021f 	and.w	r2, r2, #31
 8001ff0:	2101      	movs	r1, #1
 8001ff2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d082      	beq.n	8001f02 <HAL_RCC_OscConfig+0xdce>
 8001ffc:	e0cf      	b.n	800219e <HAL_RCC_OscConfig+0x106a>
 8001ffe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002002:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002006:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800200a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800200c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002010:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	fa93 f2a3 	rbit	r2, r3
 800201a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800201e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002022:	601a      	str	r2, [r3, #0]
  return result;
 8002024:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002028:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800202c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800202e:	fab3 f383 	clz	r3, r3
 8002032:	b2db      	uxtb	r3, r3
 8002034:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002038:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	461a      	mov	r2, r3
 8002040:	2300      	movs	r3, #0
 8002042:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002044:	f7fe fdd6 	bl	8000bf4 <HAL_GetTick>
 8002048:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800204c:	e009      	b.n	8002062 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800204e:	f7fe fdd1 	bl	8000bf4 <HAL_GetTick>
 8002052:	4602      	mov	r2, r0
 8002054:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	2b02      	cmp	r3, #2
 800205c:	d901      	bls.n	8002062 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e09e      	b.n	80021a0 <HAL_RCC_OscConfig+0x106c>
 8002062:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002066:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800206a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800206e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002070:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002074:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	fa93 f2a3 	rbit	r2, r3
 800207e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002082:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002086:	601a      	str	r2, [r3, #0]
  return result;
 8002088:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800208c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002090:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002092:	fab3 f383 	clz	r3, r3
 8002096:	b2db      	uxtb	r3, r3
 8002098:	095b      	lsrs	r3, r3, #5
 800209a:	b2db      	uxtb	r3, r3
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d104      	bne.n	80020b0 <HAL_RCC_OscConfig+0xf7c>
 80020a6:	4b01      	ldr	r3, [pc, #4]	; (80020ac <HAL_RCC_OscConfig+0xf78>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	e029      	b.n	8002100 <HAL_RCC_OscConfig+0xfcc>
 80020ac:	40021000 	.word	0x40021000
 80020b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020b4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80020b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020c2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	fa93 f2a3 	rbit	r2, r3
 80020cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020d0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020da:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80020de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020e8:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	fa93 f2a3 	rbit	r2, r3
 80020f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020f6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	4b2b      	ldr	r3, [pc, #172]	; (80021ac <HAL_RCC_OscConfig+0x1078>)
 80020fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002100:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002104:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002108:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800210c:	6011      	str	r1, [r2, #0]
 800210e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002112:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002116:	6812      	ldr	r2, [r2, #0]
 8002118:	fa92 f1a2 	rbit	r1, r2
 800211c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002120:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002124:	6011      	str	r1, [r2, #0]
  return result;
 8002126:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800212a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800212e:	6812      	ldr	r2, [r2, #0]
 8002130:	fab2 f282 	clz	r2, r2
 8002134:	b2d2      	uxtb	r2, r2
 8002136:	f042 0220 	orr.w	r2, r2, #32
 800213a:	b2d2      	uxtb	r2, r2
 800213c:	f002 021f 	and.w	r2, r2, #31
 8002140:	2101      	movs	r1, #1
 8002142:	fa01 f202 	lsl.w	r2, r1, r2
 8002146:	4013      	ands	r3, r2
 8002148:	2b00      	cmp	r3, #0
 800214a:	d180      	bne.n	800204e <HAL_RCC_OscConfig+0xf1a>
 800214c:	e027      	b.n	800219e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800214e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002152:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	69db      	ldr	r3, [r3, #28]
 800215a:	2b01      	cmp	r3, #1
 800215c:	d101      	bne.n	8002162 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e01e      	b.n	80021a0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002162:	4b12      	ldr	r3, [pc, #72]	; (80021ac <HAL_RCC_OscConfig+0x1078>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800216a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800216e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002172:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002176:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	6a1b      	ldr	r3, [r3, #32]
 800217e:	429a      	cmp	r2, r3
 8002180:	d10b      	bne.n	800219a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002182:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002186:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800218a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800218e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002196:	429a      	cmp	r2, r3
 8002198:	d001      	beq.n	800219e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e000      	b.n	80021a0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800219e:	2300      	movs	r3, #0
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40021000 	.word	0x40021000

080021b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b09e      	sub	sp, #120	; 0x78
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80021ba:	2300      	movs	r3, #0
 80021bc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d101      	bne.n	80021c8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e162      	b.n	800248e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021c8:	4b90      	ldr	r3, [pc, #576]	; (800240c <HAL_RCC_ClockConfig+0x25c>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 0307 	and.w	r3, r3, #7
 80021d0:	683a      	ldr	r2, [r7, #0]
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d910      	bls.n	80021f8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021d6:	4b8d      	ldr	r3, [pc, #564]	; (800240c <HAL_RCC_ClockConfig+0x25c>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f023 0207 	bic.w	r2, r3, #7
 80021de:	498b      	ldr	r1, [pc, #556]	; (800240c <HAL_RCC_ClockConfig+0x25c>)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021e6:	4b89      	ldr	r3, [pc, #548]	; (800240c <HAL_RCC_ClockConfig+0x25c>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 0307 	and.w	r3, r3, #7
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d001      	beq.n	80021f8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e14a      	b.n	800248e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0302 	and.w	r3, r3, #2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d008      	beq.n	8002216 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002204:	4b82      	ldr	r3, [pc, #520]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	497f      	ldr	r1, [pc, #508]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 8002212:	4313      	orrs	r3, r2
 8002214:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	2b00      	cmp	r3, #0
 8002220:	f000 80dc 	beq.w	80023dc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	2b01      	cmp	r3, #1
 800222a:	d13c      	bne.n	80022a6 <HAL_RCC_ClockConfig+0xf6>
 800222c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002230:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002232:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002234:	fa93 f3a3 	rbit	r3, r3
 8002238:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800223a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800223c:	fab3 f383 	clz	r3, r3
 8002240:	b2db      	uxtb	r3, r3
 8002242:	095b      	lsrs	r3, r3, #5
 8002244:	b2db      	uxtb	r3, r3
 8002246:	f043 0301 	orr.w	r3, r3, #1
 800224a:	b2db      	uxtb	r3, r3
 800224c:	2b01      	cmp	r3, #1
 800224e:	d102      	bne.n	8002256 <HAL_RCC_ClockConfig+0xa6>
 8002250:	4b6f      	ldr	r3, [pc, #444]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	e00f      	b.n	8002276 <HAL_RCC_ClockConfig+0xc6>
 8002256:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800225a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800225c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800225e:	fa93 f3a3 	rbit	r3, r3
 8002262:	667b      	str	r3, [r7, #100]	; 0x64
 8002264:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002268:	663b      	str	r3, [r7, #96]	; 0x60
 800226a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800226c:	fa93 f3a3 	rbit	r3, r3
 8002270:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002272:	4b67      	ldr	r3, [pc, #412]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 8002274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002276:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800227a:	65ba      	str	r2, [r7, #88]	; 0x58
 800227c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800227e:	fa92 f2a2 	rbit	r2, r2
 8002282:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002284:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002286:	fab2 f282 	clz	r2, r2
 800228a:	b2d2      	uxtb	r2, r2
 800228c:	f042 0220 	orr.w	r2, r2, #32
 8002290:	b2d2      	uxtb	r2, r2
 8002292:	f002 021f 	and.w	r2, r2, #31
 8002296:	2101      	movs	r1, #1
 8002298:	fa01 f202 	lsl.w	r2, r1, r2
 800229c:	4013      	ands	r3, r2
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d17b      	bne.n	800239a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e0f3      	b.n	800248e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d13c      	bne.n	8002328 <HAL_RCC_ClockConfig+0x178>
 80022ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022b2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80022b6:	fa93 f3a3 	rbit	r3, r3
 80022ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80022bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022be:	fab3 f383 	clz	r3, r3
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	095b      	lsrs	r3, r3, #5
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	f043 0301 	orr.w	r3, r3, #1
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d102      	bne.n	80022d8 <HAL_RCC_ClockConfig+0x128>
 80022d2:	4b4f      	ldr	r3, [pc, #316]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	e00f      	b.n	80022f8 <HAL_RCC_ClockConfig+0x148>
 80022d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022dc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022e0:	fa93 f3a3 	rbit	r3, r3
 80022e4:	647b      	str	r3, [r7, #68]	; 0x44
 80022e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022ea:	643b      	str	r3, [r7, #64]	; 0x40
 80022ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022ee:	fa93 f3a3 	rbit	r3, r3
 80022f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022f4:	4b46      	ldr	r3, [pc, #280]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 80022f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022fc:	63ba      	str	r2, [r7, #56]	; 0x38
 80022fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002300:	fa92 f2a2 	rbit	r2, r2
 8002304:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002306:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002308:	fab2 f282 	clz	r2, r2
 800230c:	b2d2      	uxtb	r2, r2
 800230e:	f042 0220 	orr.w	r2, r2, #32
 8002312:	b2d2      	uxtb	r2, r2
 8002314:	f002 021f 	and.w	r2, r2, #31
 8002318:	2101      	movs	r1, #1
 800231a:	fa01 f202 	lsl.w	r2, r1, r2
 800231e:	4013      	ands	r3, r2
 8002320:	2b00      	cmp	r3, #0
 8002322:	d13a      	bne.n	800239a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e0b2      	b.n	800248e <HAL_RCC_ClockConfig+0x2de>
 8002328:	2302      	movs	r3, #2
 800232a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800232c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800232e:	fa93 f3a3 	rbit	r3, r3
 8002332:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002336:	fab3 f383 	clz	r3, r3
 800233a:	b2db      	uxtb	r3, r3
 800233c:	095b      	lsrs	r3, r3, #5
 800233e:	b2db      	uxtb	r3, r3
 8002340:	f043 0301 	orr.w	r3, r3, #1
 8002344:	b2db      	uxtb	r3, r3
 8002346:	2b01      	cmp	r3, #1
 8002348:	d102      	bne.n	8002350 <HAL_RCC_ClockConfig+0x1a0>
 800234a:	4b31      	ldr	r3, [pc, #196]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	e00d      	b.n	800236c <HAL_RCC_ClockConfig+0x1bc>
 8002350:	2302      	movs	r3, #2
 8002352:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002356:	fa93 f3a3 	rbit	r3, r3
 800235a:	627b      	str	r3, [r7, #36]	; 0x24
 800235c:	2302      	movs	r3, #2
 800235e:	623b      	str	r3, [r7, #32]
 8002360:	6a3b      	ldr	r3, [r7, #32]
 8002362:	fa93 f3a3 	rbit	r3, r3
 8002366:	61fb      	str	r3, [r7, #28]
 8002368:	4b29      	ldr	r3, [pc, #164]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 800236a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236c:	2202      	movs	r2, #2
 800236e:	61ba      	str	r2, [r7, #24]
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	fa92 f2a2 	rbit	r2, r2
 8002376:	617a      	str	r2, [r7, #20]
  return result;
 8002378:	697a      	ldr	r2, [r7, #20]
 800237a:	fab2 f282 	clz	r2, r2
 800237e:	b2d2      	uxtb	r2, r2
 8002380:	f042 0220 	orr.w	r2, r2, #32
 8002384:	b2d2      	uxtb	r2, r2
 8002386:	f002 021f 	and.w	r2, r2, #31
 800238a:	2101      	movs	r1, #1
 800238c:	fa01 f202 	lsl.w	r2, r1, r2
 8002390:	4013      	ands	r3, r2
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e079      	b.n	800248e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800239a:	4b1d      	ldr	r3, [pc, #116]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f023 0203 	bic.w	r2, r3, #3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	491a      	ldr	r1, [pc, #104]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 80023a8:	4313      	orrs	r3, r2
 80023aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023ac:	f7fe fc22 	bl	8000bf4 <HAL_GetTick>
 80023b0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023b2:	e00a      	b.n	80023ca <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023b4:	f7fe fc1e 	bl	8000bf4 <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	f241 3288 	movw	r2, #5000	; 0x1388
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d901      	bls.n	80023ca <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e061      	b.n	800248e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ca:	4b11      	ldr	r3, [pc, #68]	; (8002410 <HAL_RCC_ClockConfig+0x260>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	f003 020c 	and.w	r2, r3, #12
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	429a      	cmp	r2, r3
 80023da:	d1eb      	bne.n	80023b4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023dc:	4b0b      	ldr	r3, [pc, #44]	; (800240c <HAL_RCC_ClockConfig+0x25c>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0307 	and.w	r3, r3, #7
 80023e4:	683a      	ldr	r2, [r7, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d214      	bcs.n	8002414 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ea:	4b08      	ldr	r3, [pc, #32]	; (800240c <HAL_RCC_ClockConfig+0x25c>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f023 0207 	bic.w	r2, r3, #7
 80023f2:	4906      	ldr	r1, [pc, #24]	; (800240c <HAL_RCC_ClockConfig+0x25c>)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023fa:	4b04      	ldr	r3, [pc, #16]	; (800240c <HAL_RCC_ClockConfig+0x25c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0307 	and.w	r3, r3, #7
 8002402:	683a      	ldr	r2, [r7, #0]
 8002404:	429a      	cmp	r2, r3
 8002406:	d005      	beq.n	8002414 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e040      	b.n	800248e <HAL_RCC_ClockConfig+0x2de>
 800240c:	40022000 	.word	0x40022000
 8002410:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0304 	and.w	r3, r3, #4
 800241c:	2b00      	cmp	r3, #0
 800241e:	d008      	beq.n	8002432 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002420:	4b1d      	ldr	r3, [pc, #116]	; (8002498 <HAL_RCC_ClockConfig+0x2e8>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	491a      	ldr	r1, [pc, #104]	; (8002498 <HAL_RCC_ClockConfig+0x2e8>)
 800242e:	4313      	orrs	r3, r2
 8002430:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0308 	and.w	r3, r3, #8
 800243a:	2b00      	cmp	r3, #0
 800243c:	d009      	beq.n	8002452 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800243e:	4b16      	ldr	r3, [pc, #88]	; (8002498 <HAL_RCC_ClockConfig+0x2e8>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	00db      	lsls	r3, r3, #3
 800244c:	4912      	ldr	r1, [pc, #72]	; (8002498 <HAL_RCC_ClockConfig+0x2e8>)
 800244e:	4313      	orrs	r3, r2
 8002450:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002452:	f000 f829 	bl	80024a8 <HAL_RCC_GetSysClockFreq>
 8002456:	4601      	mov	r1, r0
 8002458:	4b0f      	ldr	r3, [pc, #60]	; (8002498 <HAL_RCC_ClockConfig+0x2e8>)
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002460:	22f0      	movs	r2, #240	; 0xf0
 8002462:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	fa92 f2a2 	rbit	r2, r2
 800246a:	60fa      	str	r2, [r7, #12]
  return result;
 800246c:	68fa      	ldr	r2, [r7, #12]
 800246e:	fab2 f282 	clz	r2, r2
 8002472:	b2d2      	uxtb	r2, r2
 8002474:	40d3      	lsrs	r3, r2
 8002476:	4a09      	ldr	r2, [pc, #36]	; (800249c <HAL_RCC_ClockConfig+0x2ec>)
 8002478:	5cd3      	ldrb	r3, [r2, r3]
 800247a:	fa21 f303 	lsr.w	r3, r1, r3
 800247e:	4a08      	ldr	r2, [pc, #32]	; (80024a0 <HAL_RCC_ClockConfig+0x2f0>)
 8002480:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002482:	4b08      	ldr	r3, [pc, #32]	; (80024a4 <HAL_RCC_ClockConfig+0x2f4>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4618      	mov	r0, r3
 8002488:	f7fe fb70 	bl	8000b6c <HAL_InitTick>
  
  return HAL_OK;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3778      	adds	r7, #120	; 0x78
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40021000 	.word	0x40021000
 800249c:	08002e3c 	.word	0x08002e3c
 80024a0:	20000000 	.word	0x20000000
 80024a4:	20000004 	.word	0x20000004

080024a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b08b      	sub	sp, #44	; 0x2c
 80024ac:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024ae:	2300      	movs	r3, #0
 80024b0:	61fb      	str	r3, [r7, #28]
 80024b2:	2300      	movs	r3, #0
 80024b4:	61bb      	str	r3, [r7, #24]
 80024b6:	2300      	movs	r3, #0
 80024b8:	627b      	str	r3, [r7, #36]	; 0x24
 80024ba:	2300      	movs	r3, #0
 80024bc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80024be:	2300      	movs	r3, #0
 80024c0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80024c2:	4b29      	ldr	r3, [pc, #164]	; (8002568 <HAL_RCC_GetSysClockFreq+0xc0>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	f003 030c 	and.w	r3, r3, #12
 80024ce:	2b04      	cmp	r3, #4
 80024d0:	d002      	beq.n	80024d8 <HAL_RCC_GetSysClockFreq+0x30>
 80024d2:	2b08      	cmp	r3, #8
 80024d4:	d003      	beq.n	80024de <HAL_RCC_GetSysClockFreq+0x36>
 80024d6:	e03c      	b.n	8002552 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024d8:	4b24      	ldr	r3, [pc, #144]	; (800256c <HAL_RCC_GetSysClockFreq+0xc4>)
 80024da:	623b      	str	r3, [r7, #32]
      break;
 80024dc:	e03c      	b.n	8002558 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80024e4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80024e8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ea:	68ba      	ldr	r2, [r7, #8]
 80024ec:	fa92 f2a2 	rbit	r2, r2
 80024f0:	607a      	str	r2, [r7, #4]
  return result;
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	fab2 f282 	clz	r2, r2
 80024f8:	b2d2      	uxtb	r2, r2
 80024fa:	40d3      	lsrs	r3, r2
 80024fc:	4a1c      	ldr	r2, [pc, #112]	; (8002570 <HAL_RCC_GetSysClockFreq+0xc8>)
 80024fe:	5cd3      	ldrb	r3, [r2, r3]
 8002500:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002502:	4b19      	ldr	r3, [pc, #100]	; (8002568 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002506:	f003 030f 	and.w	r3, r3, #15
 800250a:	220f      	movs	r2, #15
 800250c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	fa92 f2a2 	rbit	r2, r2
 8002514:	60fa      	str	r2, [r7, #12]
  return result;
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	fab2 f282 	clz	r2, r2
 800251c:	b2d2      	uxtb	r2, r2
 800251e:	40d3      	lsrs	r3, r2
 8002520:	4a14      	ldr	r2, [pc, #80]	; (8002574 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002522:	5cd3      	ldrb	r3, [r2, r3]
 8002524:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d008      	beq.n	8002542 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002530:	4a0e      	ldr	r2, [pc, #56]	; (800256c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	fbb2 f2f3 	udiv	r2, r2, r3
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	fb02 f303 	mul.w	r3, r2, r3
 800253e:	627b      	str	r3, [r7, #36]	; 0x24
 8002540:	e004      	b.n	800254c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	4a0c      	ldr	r2, [pc, #48]	; (8002578 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002546:	fb02 f303 	mul.w	r3, r2, r3
 800254a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800254c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800254e:	623b      	str	r3, [r7, #32]
      break;
 8002550:	e002      	b.n	8002558 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002552:	4b06      	ldr	r3, [pc, #24]	; (800256c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002554:	623b      	str	r3, [r7, #32]
      break;
 8002556:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002558:	6a3b      	ldr	r3, [r7, #32]
}
 800255a:	4618      	mov	r0, r3
 800255c:	372c      	adds	r7, #44	; 0x2c
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	40021000 	.word	0x40021000
 800256c:	007a1200 	.word	0x007a1200
 8002570:	08002e54 	.word	0x08002e54
 8002574:	08002e64 	.word	0x08002e64
 8002578:	003d0900 	.word	0x003d0900

0800257c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002580:	4b03      	ldr	r3, [pc, #12]	; (8002590 <HAL_RCC_GetHCLKFreq+0x14>)
 8002582:	681b      	ldr	r3, [r3, #0]
}
 8002584:	4618      	mov	r0, r3
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	20000000 	.word	0x20000000

08002594 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800259a:	f7ff ffef 	bl	800257c <HAL_RCC_GetHCLKFreq>
 800259e:	4601      	mov	r1, r0
 80025a0:	4b0b      	ldr	r3, [pc, #44]	; (80025d0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80025a8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80025ac:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	fa92 f2a2 	rbit	r2, r2
 80025b4:	603a      	str	r2, [r7, #0]
  return result;
 80025b6:	683a      	ldr	r2, [r7, #0]
 80025b8:	fab2 f282 	clz	r2, r2
 80025bc:	b2d2      	uxtb	r2, r2
 80025be:	40d3      	lsrs	r3, r2
 80025c0:	4a04      	ldr	r2, [pc, #16]	; (80025d4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80025c2:	5cd3      	ldrb	r3, [r2, r3]
 80025c4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80025c8:	4618      	mov	r0, r3
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	40021000 	.word	0x40021000
 80025d4:	08002e4c 	.word	0x08002e4c

080025d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80025de:	f7ff ffcd 	bl	800257c <HAL_RCC_GetHCLKFreq>
 80025e2:	4601      	mov	r1, r0
 80025e4:	4b0b      	ldr	r3, [pc, #44]	; (8002614 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80025ec:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80025f0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	fa92 f2a2 	rbit	r2, r2
 80025f8:	603a      	str	r2, [r7, #0]
  return result;
 80025fa:	683a      	ldr	r2, [r7, #0]
 80025fc:	fab2 f282 	clz	r2, r2
 8002600:	b2d2      	uxtb	r2, r2
 8002602:	40d3      	lsrs	r3, r2
 8002604:	4a04      	ldr	r2, [pc, #16]	; (8002618 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002606:	5cd3      	ldrb	r3, [r2, r3]
 8002608:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800260c:	4618      	mov	r0, r3
 800260e:	3708      	adds	r7, #8
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	40021000 	.word	0x40021000
 8002618:	08002e4c 	.word	0x08002e4c

0800261c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d101      	bne.n	800262e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e095      	b.n	800275a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002632:	2b00      	cmp	r3, #0
 8002634:	d108      	bne.n	8002648 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800263e:	d009      	beq.n	8002654 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	61da      	str	r2, [r3, #28]
 8002646:	e005      	b.n	8002654 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2200      	movs	r2, #0
 800264c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002660:	b2db      	uxtb	r3, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	d106      	bne.n	8002674 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f7fd fe86 	bl	8000380 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2202      	movs	r2, #2
 8002678:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800268a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002694:	d902      	bls.n	800269c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002696:	2300      	movs	r3, #0
 8002698:	60fb      	str	r3, [r7, #12]
 800269a:	e002      	b.n	80026a2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800269c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026a0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	68db      	ldr	r3, [r3, #12]
 80026a6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80026aa:	d007      	beq.n	80026bc <HAL_SPI_Init+0xa0>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80026b4:	d002      	beq.n	80026bc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80026cc:	431a      	orrs	r2, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	431a      	orrs	r2, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	695b      	ldr	r3, [r3, #20]
 80026dc:	f003 0301 	and.w	r3, r3, #1
 80026e0:	431a      	orrs	r2, r3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026ea:	431a      	orrs	r2, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	69db      	ldr	r3, [r3, #28]
 80026f0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80026f4:	431a      	orrs	r2, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6a1b      	ldr	r3, [r3, #32]
 80026fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026fe:	ea42 0103 	orr.w	r1, r2, r3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002706:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	430a      	orrs	r2, r1
 8002710:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	0c1b      	lsrs	r3, r3, #16
 8002718:	f003 0204 	and.w	r2, r3, #4
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002720:	f003 0310 	and.w	r3, r3, #16
 8002724:	431a      	orrs	r2, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800272a:	f003 0308 	and.w	r3, r3, #8
 800272e:	431a      	orrs	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002738:	ea42 0103 	orr.w	r1, r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	430a      	orrs	r2, r1
 8002748:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3710      	adds	r7, #16
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}

08002762 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002762:	b580      	push	{r7, lr}
 8002764:	b082      	sub	sp, #8
 8002766:	af00      	add	r7, sp, #0
 8002768:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d101      	bne.n	8002774 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e040      	b.n	80027f6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002778:	2b00      	cmp	r3, #0
 800277a:	d106      	bne.n	800278a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f7fe f96d 	bl	8000a64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2224      	movs	r2, #36	; 0x24
 800278e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f022 0201 	bic.w	r2, r2, #1
 800279e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f000 f82d 	bl	8002800 <UART_SetConfig>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d101      	bne.n	80027b0 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e022      	b.n	80027f6 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d002      	beq.n	80027be <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f000 f957 	bl	8002a6c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	685a      	ldr	r2, [r3, #4]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80027cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027dc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f042 0201 	orr.w	r2, r2, #1
 80027ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 f9de 	bl	8002bb0 <UART_CheckIdleState>
 80027f4:	4603      	mov	r3, r0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
	...

08002800 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b088      	sub	sp, #32
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002808:	2300      	movs	r3, #0
 800280a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689a      	ldr	r2, [r3, #8]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	691b      	ldr	r3, [r3, #16]
 8002814:	431a      	orrs	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	695b      	ldr	r3, [r3, #20]
 800281a:	431a      	orrs	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	69db      	ldr	r3, [r3, #28]
 8002820:	4313      	orrs	r3, r2
 8002822:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	4b8a      	ldr	r3, [pc, #552]	; (8002a54 <UART_SetConfig+0x254>)
 800282c:	4013      	ands	r3, r2
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6812      	ldr	r2, [r2, #0]
 8002832:	6979      	ldr	r1, [r7, #20]
 8002834:	430b      	orrs	r3, r1
 8002836:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	68da      	ldr	r2, [r3, #12]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a1b      	ldr	r3, [r3, #32]
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	4313      	orrs	r3, r2
 800285c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	697a      	ldr	r2, [r7, #20]
 800286e:	430a      	orrs	r2, r1
 8002870:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a78      	ldr	r2, [pc, #480]	; (8002a58 <UART_SetConfig+0x258>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d120      	bne.n	80028be <UART_SetConfig+0xbe>
 800287c:	4b77      	ldr	r3, [pc, #476]	; (8002a5c <UART_SetConfig+0x25c>)
 800287e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002880:	f003 0303 	and.w	r3, r3, #3
 8002884:	2b03      	cmp	r3, #3
 8002886:	d817      	bhi.n	80028b8 <UART_SetConfig+0xb8>
 8002888:	a201      	add	r2, pc, #4	; (adr r2, 8002890 <UART_SetConfig+0x90>)
 800288a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800288e:	bf00      	nop
 8002890:	080028a1 	.word	0x080028a1
 8002894:	080028ad 	.word	0x080028ad
 8002898:	080028b3 	.word	0x080028b3
 800289c:	080028a7 	.word	0x080028a7
 80028a0:	2300      	movs	r3, #0
 80028a2:	77fb      	strb	r3, [r7, #31]
 80028a4:	e01d      	b.n	80028e2 <UART_SetConfig+0xe2>
 80028a6:	2302      	movs	r3, #2
 80028a8:	77fb      	strb	r3, [r7, #31]
 80028aa:	e01a      	b.n	80028e2 <UART_SetConfig+0xe2>
 80028ac:	2304      	movs	r3, #4
 80028ae:	77fb      	strb	r3, [r7, #31]
 80028b0:	e017      	b.n	80028e2 <UART_SetConfig+0xe2>
 80028b2:	2308      	movs	r3, #8
 80028b4:	77fb      	strb	r3, [r7, #31]
 80028b6:	e014      	b.n	80028e2 <UART_SetConfig+0xe2>
 80028b8:	2310      	movs	r3, #16
 80028ba:	77fb      	strb	r3, [r7, #31]
 80028bc:	e011      	b.n	80028e2 <UART_SetConfig+0xe2>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a67      	ldr	r2, [pc, #412]	; (8002a60 <UART_SetConfig+0x260>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d102      	bne.n	80028ce <UART_SetConfig+0xce>
 80028c8:	2300      	movs	r3, #0
 80028ca:	77fb      	strb	r3, [r7, #31]
 80028cc:	e009      	b.n	80028e2 <UART_SetConfig+0xe2>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a64      	ldr	r2, [pc, #400]	; (8002a64 <UART_SetConfig+0x264>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d102      	bne.n	80028de <UART_SetConfig+0xde>
 80028d8:	2300      	movs	r3, #0
 80028da:	77fb      	strb	r3, [r7, #31]
 80028dc:	e001      	b.n	80028e2 <UART_SetConfig+0xe2>
 80028de:	2310      	movs	r3, #16
 80028e0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80028ea:	d15b      	bne.n	80029a4 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 80028ec:	7ffb      	ldrb	r3, [r7, #31]
 80028ee:	2b08      	cmp	r3, #8
 80028f0:	d827      	bhi.n	8002942 <UART_SetConfig+0x142>
 80028f2:	a201      	add	r2, pc, #4	; (adr r2, 80028f8 <UART_SetConfig+0xf8>)
 80028f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028f8:	0800291d 	.word	0x0800291d
 80028fc:	08002925 	.word	0x08002925
 8002900:	0800292d 	.word	0x0800292d
 8002904:	08002943 	.word	0x08002943
 8002908:	08002933 	.word	0x08002933
 800290c:	08002943 	.word	0x08002943
 8002910:	08002943 	.word	0x08002943
 8002914:	08002943 	.word	0x08002943
 8002918:	0800293b 	.word	0x0800293b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800291c:	f7ff fe3a 	bl	8002594 <HAL_RCC_GetPCLK1Freq>
 8002920:	61b8      	str	r0, [r7, #24]
        break;
 8002922:	e013      	b.n	800294c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002924:	f7ff fe58 	bl	80025d8 <HAL_RCC_GetPCLK2Freq>
 8002928:	61b8      	str	r0, [r7, #24]
        break;
 800292a:	e00f      	b.n	800294c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800292c:	4b4e      	ldr	r3, [pc, #312]	; (8002a68 <UART_SetConfig+0x268>)
 800292e:	61bb      	str	r3, [r7, #24]
        break;
 8002930:	e00c      	b.n	800294c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002932:	f7ff fdb9 	bl	80024a8 <HAL_RCC_GetSysClockFreq>
 8002936:	61b8      	str	r0, [r7, #24]
        break;
 8002938:	e008      	b.n	800294c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800293a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800293e:	61bb      	str	r3, [r7, #24]
        break;
 8002940:	e004      	b.n	800294c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8002942:	2300      	movs	r3, #0
 8002944:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	77bb      	strb	r3, [r7, #30]
        break;
 800294a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d074      	beq.n	8002a3c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	005a      	lsls	r2, r3, #1
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	085b      	lsrs	r3, r3, #1
 800295c:	441a      	add	r2, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	fbb2 f3f3 	udiv	r3, r2, r3
 8002966:	b29b      	uxth	r3, r3
 8002968:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	2b0f      	cmp	r3, #15
 800296e:	d916      	bls.n	800299e <UART_SetConfig+0x19e>
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002976:	d212      	bcs.n	800299e <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	b29b      	uxth	r3, r3
 800297c:	f023 030f 	bic.w	r3, r3, #15
 8002980:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	085b      	lsrs	r3, r3, #1
 8002986:	b29b      	uxth	r3, r3
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	b29a      	uxth	r2, r3
 800298e:	89fb      	ldrh	r3, [r7, #14]
 8002990:	4313      	orrs	r3, r2
 8002992:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	89fa      	ldrh	r2, [r7, #14]
 800299a:	60da      	str	r2, [r3, #12]
 800299c:	e04e      	b.n	8002a3c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	77bb      	strb	r3, [r7, #30]
 80029a2:	e04b      	b.n	8002a3c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80029a4:	7ffb      	ldrb	r3, [r7, #31]
 80029a6:	2b08      	cmp	r3, #8
 80029a8:	d827      	bhi.n	80029fa <UART_SetConfig+0x1fa>
 80029aa:	a201      	add	r2, pc, #4	; (adr r2, 80029b0 <UART_SetConfig+0x1b0>)
 80029ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b0:	080029d5 	.word	0x080029d5
 80029b4:	080029dd 	.word	0x080029dd
 80029b8:	080029e5 	.word	0x080029e5
 80029bc:	080029fb 	.word	0x080029fb
 80029c0:	080029eb 	.word	0x080029eb
 80029c4:	080029fb 	.word	0x080029fb
 80029c8:	080029fb 	.word	0x080029fb
 80029cc:	080029fb 	.word	0x080029fb
 80029d0:	080029f3 	.word	0x080029f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80029d4:	f7ff fdde 	bl	8002594 <HAL_RCC_GetPCLK1Freq>
 80029d8:	61b8      	str	r0, [r7, #24]
        break;
 80029da:	e013      	b.n	8002a04 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80029dc:	f7ff fdfc 	bl	80025d8 <HAL_RCC_GetPCLK2Freq>
 80029e0:	61b8      	str	r0, [r7, #24]
        break;
 80029e2:	e00f      	b.n	8002a04 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80029e4:	4b20      	ldr	r3, [pc, #128]	; (8002a68 <UART_SetConfig+0x268>)
 80029e6:	61bb      	str	r3, [r7, #24]
        break;
 80029e8:	e00c      	b.n	8002a04 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80029ea:	f7ff fd5d 	bl	80024a8 <HAL_RCC_GetSysClockFreq>
 80029ee:	61b8      	str	r0, [r7, #24]
        break;
 80029f0:	e008      	b.n	8002a04 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80029f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029f6:	61bb      	str	r3, [r7, #24]
        break;
 80029f8:	e004      	b.n	8002a04 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80029fa:	2300      	movs	r3, #0
 80029fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	77bb      	strb	r3, [r7, #30]
        break;
 8002a02:	bf00      	nop
    }

    if (pclk != 0U)
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d018      	beq.n	8002a3c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	085a      	lsrs	r2, r3, #1
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	441a      	add	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	2b0f      	cmp	r3, #15
 8002a24:	d908      	bls.n	8002a38 <UART_SetConfig+0x238>
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a2c:	d204      	bcs.n	8002a38 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	60da      	str	r2, [r3, #12]
 8002a36:	e001      	b.n	8002a3c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002a48:	7fbb      	ldrb	r3, [r7, #30]
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3720      	adds	r7, #32
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	efff69f3 	.word	0xefff69f3
 8002a58:	40013800 	.word	0x40013800
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	40004400 	.word	0x40004400
 8002a64:	40004800 	.word	0x40004800
 8002a68:	007a1200 	.word	0x007a1200

08002a6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d00a      	beq.n	8002a96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	430a      	orrs	r2, r1
 8002a94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9a:	f003 0302 	and.w	r3, r3, #2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d00a      	beq.n	8002ab8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002abc:	f003 0304 	and.w	r3, r3, #4
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00a      	beq.n	8002ada <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ade:	f003 0308 	and.w	r3, r3, #8
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d00a      	beq.n	8002afc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	430a      	orrs	r2, r1
 8002afa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b00:	f003 0310 	and.w	r3, r3, #16
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d00a      	beq.n	8002b1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	430a      	orrs	r2, r1
 8002b1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b22:	f003 0320 	and.w	r3, r3, #32
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d00a      	beq.n	8002b40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d01a      	beq.n	8002b82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b6a:	d10a      	bne.n	8002b82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00a      	beq.n	8002ba4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	605a      	str	r2, [r3, #4]
  }
}
 8002ba4:	bf00      	nop
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b086      	sub	sp, #24
 8002bb4:	af02      	add	r7, sp, #8
 8002bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002bc0:	f7fe f818 	bl	8000bf4 <HAL_GetTick>
 8002bc4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0308 	and.w	r3, r3, #8
 8002bd0:	2b08      	cmp	r3, #8
 8002bd2:	d10e      	bne.n	8002bf2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002bd4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002bd8:	9300      	str	r3, [sp, #0]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 f82d 	bl	8002c42 <UART_WaitOnFlagUntilTimeout>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e023      	b.n	8002c3a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0304 	and.w	r3, r3, #4
 8002bfc:	2b04      	cmp	r3, #4
 8002bfe:	d10e      	bne.n	8002c1e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002c04:	9300      	str	r3, [sp, #0]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 f817 	bl	8002c42 <UART_WaitOnFlagUntilTimeout>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e00d      	b.n	8002c3a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2220      	movs	r2, #32
 8002c22:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2220      	movs	r2, #32
 8002c28:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b09c      	sub	sp, #112	; 0x70
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	60f8      	str	r0, [r7, #12]
 8002c4a:	60b9      	str	r1, [r7, #8]
 8002c4c:	603b      	str	r3, [r7, #0]
 8002c4e:	4613      	mov	r3, r2
 8002c50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c52:	e0a5      	b.n	8002da0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c5a:	f000 80a1 	beq.w	8002da0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c5e:	f7fd ffc9 	bl	8000bf4 <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d302      	bcc.n	8002c74 <UART_WaitOnFlagUntilTimeout+0x32>
 8002c6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d13e      	bne.n	8002cf2 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c7c:	e853 3f00 	ldrex	r3, [r3]
 8002c80:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8002c82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c84:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002c88:	667b      	str	r3, [r7, #100]	; 0x64
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	461a      	mov	r2, r3
 8002c90:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002c92:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002c94:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c96:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002c98:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002c9a:	e841 2300 	strex	r3, r2, [r1]
 8002c9e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8002ca0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1e6      	bne.n	8002c74 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	3308      	adds	r3, #8
 8002cac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cb0:	e853 3f00 	ldrex	r3, [r3]
 8002cb4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cb8:	f023 0301 	bic.w	r3, r3, #1
 8002cbc:	663b      	str	r3, [r7, #96]	; 0x60
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	3308      	adds	r3, #8
 8002cc4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002cc6:	64ba      	str	r2, [r7, #72]	; 0x48
 8002cc8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002ccc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002cce:	e841 2300 	strex	r3, r2, [r1]
 8002cd2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8002cd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d1e5      	bne.n	8002ca6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2220      	movs	r2, #32
 8002cde:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2220      	movs	r2, #32
 8002ce4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e067      	b.n	8002dc2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0304 	and.w	r3, r3, #4
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d04f      	beq.n	8002da0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	69db      	ldr	r3, [r3, #28]
 8002d06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d0e:	d147      	bne.n	8002da0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d18:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d22:	e853 3f00 	ldrex	r3, [r3]
 8002d26:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002d2e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	461a      	mov	r2, r3
 8002d36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d38:	637b      	str	r3, [r7, #52]	; 0x34
 8002d3a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002d3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d40:	e841 2300 	strex	r3, r2, [r1]
 8002d44:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1e6      	bne.n	8002d1a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	3308      	adds	r3, #8
 8002d52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	e853 3f00 	ldrex	r3, [r3]
 8002d5a:	613b      	str	r3, [r7, #16]
   return(result);
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	f023 0301 	bic.w	r3, r3, #1
 8002d62:	66bb      	str	r3, [r7, #104]	; 0x68
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	3308      	adds	r3, #8
 8002d6a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002d6c:	623a      	str	r2, [r7, #32]
 8002d6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d70:	69f9      	ldr	r1, [r7, #28]
 8002d72:	6a3a      	ldr	r2, [r7, #32]
 8002d74:	e841 2300 	strex	r3, r2, [r1]
 8002d78:	61bb      	str	r3, [r7, #24]
   return(result);
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d1e5      	bne.n	8002d4c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2220      	movs	r2, #32
 8002d84:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2220      	movs	r2, #32
 8002d8a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2220      	movs	r2, #32
 8002d90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2200      	movs	r2, #0
 8002d98:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e010      	b.n	8002dc2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	69da      	ldr	r2, [r3, #28]
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	4013      	ands	r3, r2
 8002daa:	68ba      	ldr	r2, [r7, #8]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	bf0c      	ite	eq
 8002db0:	2301      	moveq	r3, #1
 8002db2:	2300      	movne	r3, #0
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	461a      	mov	r2, r3
 8002db8:	79fb      	ldrb	r3, [r7, #7]
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	f43f af4a 	beq.w	8002c54 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3770      	adds	r7, #112	; 0x70
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
	...

08002dcc <__libc_init_array>:
 8002dcc:	b570      	push	{r4, r5, r6, lr}
 8002dce:	4d0d      	ldr	r5, [pc, #52]	; (8002e04 <__libc_init_array+0x38>)
 8002dd0:	4c0d      	ldr	r4, [pc, #52]	; (8002e08 <__libc_init_array+0x3c>)
 8002dd2:	1b64      	subs	r4, r4, r5
 8002dd4:	10a4      	asrs	r4, r4, #2
 8002dd6:	2600      	movs	r6, #0
 8002dd8:	42a6      	cmp	r6, r4
 8002dda:	d109      	bne.n	8002df0 <__libc_init_array+0x24>
 8002ddc:	4d0b      	ldr	r5, [pc, #44]	; (8002e0c <__libc_init_array+0x40>)
 8002dde:	4c0c      	ldr	r4, [pc, #48]	; (8002e10 <__libc_init_array+0x44>)
 8002de0:	f000 f820 	bl	8002e24 <_init>
 8002de4:	1b64      	subs	r4, r4, r5
 8002de6:	10a4      	asrs	r4, r4, #2
 8002de8:	2600      	movs	r6, #0
 8002dea:	42a6      	cmp	r6, r4
 8002dec:	d105      	bne.n	8002dfa <__libc_init_array+0x2e>
 8002dee:	bd70      	pop	{r4, r5, r6, pc}
 8002df0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002df4:	4798      	blx	r3
 8002df6:	3601      	adds	r6, #1
 8002df8:	e7ee      	b.n	8002dd8 <__libc_init_array+0xc>
 8002dfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dfe:	4798      	blx	r3
 8002e00:	3601      	adds	r6, #1
 8002e02:	e7f2      	b.n	8002dea <__libc_init_array+0x1e>
 8002e04:	08002e74 	.word	0x08002e74
 8002e08:	08002e74 	.word	0x08002e74
 8002e0c:	08002e74 	.word	0x08002e74
 8002e10:	08002e78 	.word	0x08002e78

08002e14 <memset>:
 8002e14:	4402      	add	r2, r0
 8002e16:	4603      	mov	r3, r0
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d100      	bne.n	8002e1e <memset+0xa>
 8002e1c:	4770      	bx	lr
 8002e1e:	f803 1b01 	strb.w	r1, [r3], #1
 8002e22:	e7f9      	b.n	8002e18 <memset+0x4>

08002e24 <_init>:
 8002e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e26:	bf00      	nop
 8002e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e2a:	bc08      	pop	{r3}
 8002e2c:	469e      	mov	lr, r3
 8002e2e:	4770      	bx	lr

08002e30 <_fini>:
 8002e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e32:	bf00      	nop
 8002e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e36:	bc08      	pop	{r3}
 8002e38:	469e      	mov	lr, r3
 8002e3a:	4770      	bx	lr
