Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 11 00:10:19 2020
| Host         : DESKTOP-RNNIHH5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 93 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.192      -49.061                      7                  181        0.069        0.000                      0                  181        3.000        0.000                       0                    99  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -7.192      -49.061                      7                  181        0.201        0.000                      0                  181        7.192        0.000                       0                    95  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -7.190      -49.048                      7                  181        0.201        0.000                      0                  181        7.192        0.000                       0                    95  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -7.192      -49.061                      7                  181        0.069        0.000                      0                  181  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -7.192      -49.061                      7                  181        0.069        0.000                      0                  181  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            7  Failing Endpoints,  Worst Slack       -7.192ns,  Total Violation      -49.061ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.192ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.443ns  (logic 11.001ns (49.018%)  route 11.442ns (50.982%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.842    21.491    t1/seg_out[5]_i_7_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.124    21.615 r  t1/seg_out[4]_i_1/O
                         net (fo=1, routed)           0.000    21.615    display_mod/seg_out_reg[4]_0
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[4]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.132    14.394    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.029    14.423    display_mod/seg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                         -21.615    
  -------------------------------------------------------------------
                         slack                                 -7.192    

Slack (VIOLATED) :        -7.142ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.442ns  (logic 11.001ns (49.019%)  route 11.441ns (50.981%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.842    21.490    t1/seg_out[5]_i_7_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124    21.614 r  t1/seg_out[1]_i_1/O
                         net (fo=1, routed)           0.000    21.614    display_mod/seg_out_reg[1]_0
    SLICE_X6Y92          FDRE                                         r  display_mod/seg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X6Y92          FDRE                                         r  display_mod/seg_out_reg[1]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.132    14.394    
    SLICE_X6Y92          FDRE (Setup_fdre_C_D)        0.079    14.473    display_mod/seg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -21.614    
  -------------------------------------------------------------------
                         slack                                 -7.142    

Slack (VIOLATED) :        -6.965ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.218ns  (logic 11.001ns (49.515%)  route 11.217ns (50.485%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.617    21.266    t1/seg_out[5]_i_7_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.124    21.390 r  t1/seg_out[5]_i_2/O
                         net (fo=1, routed)           0.000    21.390    display_mod/seg_out_reg[5]_0
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[5]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.132    14.394    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.031    14.425    display_mod/seg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -21.390    
  -------------------------------------------------------------------
                         slack                                 -6.965    

Slack (VIOLATED) :        -6.955ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.207ns  (logic 11.001ns (49.538%)  route 11.206ns (50.462%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 13.965 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.607    21.256    t1/seg_out[5]_i_7_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.124    21.380 r  t1/seg_out[3]_i_1/O
                         net (fo=1, routed)           0.000    21.380    display_mod/seg_out_reg[3]_0
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.601    13.965    display_mod/clk_out1
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[3]/C
                         clock pessimism              0.559    14.525    
                         clock uncertainty           -0.132    14.393    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)        0.032    14.425    display_mod/seg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                 -6.955    

Slack (VIOLATED) :        -6.947ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.199ns  (logic 10.877ns (48.998%)  route 11.322ns (51.002%))
  Logic Levels:           34  (CARRY4=21 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 13.965 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.356    19.460    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.770 r  t1/seg_out[6]_i_8/O
                         net (fo=22, routed)          0.525    20.295    t1/A[0]
    SLICE_X5Y89          LUT3 (Prop_lut3_I1_O)        0.124    20.419 f  t1/seg_out[2]_i_4/O
                         net (fo=1, routed)           0.828    21.247    t1/seg_out[2]_i_4_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.124    21.371 r  t1/seg_out[2]_i_1/O
                         net (fo=1, routed)           0.000    21.371    display_mod/seg_out_reg[2]_0
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.601    13.965    display_mod/clk_out1
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[2]/C
                         clock pessimism              0.559    14.525    
                         clock uncertainty           -0.132    14.393    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)        0.031    14.424    display_mod/seg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -21.371    
  -------------------------------------------------------------------
                         slack                                 -6.947    

Slack (VIOLATED) :        -6.930ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.232ns  (logic 11.001ns (49.483%)  route 11.231ns (50.517%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 13.965 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.356    19.460    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.770 r  t1/seg_out[6]_i_8/O
                         net (fo=22, routed)          0.665    20.435    t1/A[0]
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.124    20.559 r  t1/seg_out[6]_i_10/O
                         net (fo=2, routed)           0.435    20.994    t1/seg_out[6]_i_10_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I0_O)        0.124    21.118 f  t1/seg_out[0]_i_4/O
                         net (fo=1, routed)           0.162    21.280    t1/seg_out[0]_i_4_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I2_O)        0.124    21.404 r  t1/seg_out[0]_i_1/O
                         net (fo=1, routed)           0.000    21.404    display_mod/seg_out_reg[0]_0
    SLICE_X6Y90          FDRE                                         r  display_mod/seg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.601    13.965    display_mod/clk_out1
    SLICE_X6Y90          FDRE                                         r  display_mod/seg_out_reg[0]/C
                         clock pessimism              0.559    14.525    
                         clock uncertainty           -0.132    14.393    
    SLICE_X6Y90          FDRE (Setup_fdre_C_D)        0.081    14.474    display_mod/seg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -21.404    
  -------------------------------------------------------------------
                         slack                                 -6.930    

Slack (VIOLATED) :        -6.929ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.232ns  (logic 11.001ns (49.484%)  route 11.231ns (50.516%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.356    19.460    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.770 r  t1/seg_out[6]_i_8/O
                         net (fo=22, routed)          0.665    20.435    t1/A[0]
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.124    20.559 r  t1/seg_out[6]_i_10/O
                         net (fo=2, routed)           0.435    20.994    t1/seg_out[6]_i_10_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    21.118 r  t1/seg_out[6]_i_4/O
                         net (fo=1, routed)           0.162    21.280    t1/seg_out[6]_i_4_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.124    21.404 r  t1/seg_out[6]_i_1/O
                         net (fo=1, routed)           0.000    21.404    display_mod/D[0]
    SLICE_X6Y91          FDRE                                         r  display_mod/seg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X6Y91          FDRE                                         r  display_mod/seg_out_reg[6]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.132    14.394    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.081    14.475    display_mod/seg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -21.404    
  -------------------------------------------------------------------
                         slack                                 -6.929    

Slack (MET) :             10.081ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            t1/count_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.491ns (30.447%)  route 3.406ns (69.553%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 13.957 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.706    -0.834    db1/clk_out1
    SLICE_X6Y73          FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  db1/clean_out_reg/Q
                         net (fo=54, routed)          2.604     2.288    t1/clean_out
    SLICE_X1Y77          LUT2 (Prop_lut2_I1_O)        0.124     2.412 r  t1/count_out[0]_i_7/O
                         net (fo=1, routed)           0.000     2.412    t1/count_out[0]_i_7_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.813 r  t1/count_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.813    t1/count_out_reg[0]_i_2_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.927 r  t1/count_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.927    t1/count_out_reg[4]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.261 r  t1/count_out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.802     4.063    t1/count_out_reg[8]_i_1_n_6
    SLICE_X1Y78          FDRE                                         r  t1/count_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.593    13.957    t1/clk_out1
    SLICE_X1Y78          FDRE                                         r  t1/count_out_reg[9]/C
                         clock pessimism              0.559    14.517    
                         clock uncertainty           -0.132    14.385    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.240    14.145    t1/count_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                 10.081    

Slack (MET) :             10.198ns  (required time - arrival time)
  Source:                 t1/clock_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            t1/clock_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.145ns (22.712%)  route 3.896ns (77.288%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.630    -0.910    t1/clk_out1
    SLICE_X10Y77         FDRE                                         r  t1/clock_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  t1/clock_count_reg[22]/Q
                         net (fo=2, routed)           0.981     0.550    t1/clock_count[22]
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.295     0.845 r  t1/one_hz_i_7/O
                         net (fo=1, routed)           0.667     1.512    t1/one_hz_i_7_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.124     1.636 r  t1/one_hz_i_4/O
                         net (fo=1, routed)           0.808     2.444    t1/one_hz_i_4_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  t1/one_hz_i_1/O
                         net (fo=27, routed)          1.440     4.008    t1/one_hz_i_1_n_0
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.124     4.132 r  t1/clock_count[4]_i_1/O
                         net (fo=1, routed)           0.000     4.132    t1/clock_count_0[4]
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.507    13.871    t1/clk_out1
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[4]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.132    14.299    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.031    14.330    t1/clock_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 10.198    

Slack (MET) :             10.212ns  (required time - arrival time)
  Source:                 t1/clock_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            t1/clock_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.175ns (23.169%)  route 3.896ns (76.831%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.630    -0.910    t1/clk_out1
    SLICE_X10Y77         FDRE                                         r  t1/clock_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  t1/clock_count_reg[22]/Q
                         net (fo=2, routed)           0.981     0.550    t1/clock_count[22]
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.295     0.845 r  t1/one_hz_i_7/O
                         net (fo=1, routed)           0.667     1.512    t1/one_hz_i_7_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.124     1.636 r  t1/one_hz_i_4/O
                         net (fo=1, routed)           0.808     2.444    t1/one_hz_i_4_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  t1/one_hz_i_1/O
                         net (fo=27, routed)          1.440     4.008    t1/one_hz_i_1_n_0
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.154     4.162 r  t1/clock_count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.162    t1/clock_count_0[6]
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.507    13.871    t1/clk_out1
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[6]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.132    14.299    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.075    14.374    t1/clock_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                 10.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.834%)  route 0.132ns (41.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.132    -0.288    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.048    -0.240 r  display_mod/strobe_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    display_mod/strobe_out[4]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[4]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.107    -0.441    display_mod/strobe_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.780%)  route 0.133ns (41.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.133    -0.287    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.049    -0.238 r  display_mod/strobe_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    display_mod/strobe_out[5]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[5]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.107    -0.441    display_mod/strobe_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.133    -0.287    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.045    -0.242 r  display_mod/strobe_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    display_mod/strobe_out[3]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[3]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.092    -0.456    display_mod/strobe_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.132    -0.288    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.045    -0.243 r  display_mod/strobe_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    display_mod/strobe_out[1]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[1]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.091    -0.457    display_mod/strobe_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y88          FDRE                                         r  display_mod/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.313    display_mod/counter_reg_n_0_[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  display_mod/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    display_mod/counter_reg[0]_i_1_n_4
    SLICE_X1Y88          FDRE                                         r  display_mod/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y88          FDRE                                         r  display_mod/counter_reg[3]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    display_mod/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.313    display_mod/counter_reg_n_0_[7]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  display_mod/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    display_mod/counter_reg[4]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[7]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    display_mod/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.316    display_mod/counter_reg_n_0_[4]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.201 r  display_mod/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.201    display_mod/counter_reg[4]_i_1_n_7
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[4]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    display_mod/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display_mod/counter_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.315    display_mod/counter_reg_n_0_[8]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.200 r  display_mod/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.200    display_mod/counter_reg[8]_i_1_n_7
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[8]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105    -0.456    display_mod/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display_mod/counter_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.311    display_mod/counter_reg_n_0_[10]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.200 r  display_mod/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    display_mod/counter_reg[8]_i_1_n_5
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[10]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105    -0.456    display_mod/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.312    display_mod/counter_reg_n_0_[6]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.201 r  display_mod/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    display_mod/counter_reg[4]_i_1_n_5
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[6]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    display_mod/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   clkdivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X6Y72      db1/new_input_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y88      display_mod/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y90      display_mod/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y90      display_mod/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y91      display_mod/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y91      display_mod/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y88      display_mod/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y88      display_mod/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y72      db1/new_input_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y72      db1/new_input_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y88      display_mod/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y88      display_mod/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y90      display_mod/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y90      display_mod/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y90      display_mod/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y90      display_mod/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y91      display_mod/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y91      display_mod/counter_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X9Y78      t1/counting_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y78     t1/one_hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y73      db1/clean_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y69      db1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y77      t1/clock_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y77      t1/clock_count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y77     t1/clock_count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y78      t1/clock_count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y73      db1/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y73      db1/count_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            7  Failing Endpoints,  Worst Slack       -7.190ns,  Total Violation      -49.048ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.190ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.443ns  (logic 11.001ns (49.018%)  route 11.442ns (50.982%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.842    21.491    t1/seg_out[5]_i_7_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.124    21.615 r  t1/seg_out[4]_i_1/O
                         net (fo=1, routed)           0.000    21.615    display_mod/seg_out_reg[4]_0
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[4]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.130    14.396    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.029    14.425    display_mod/seg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -21.615    
  -------------------------------------------------------------------
                         slack                                 -7.190    

Slack (VIOLATED) :        -7.140ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.442ns  (logic 11.001ns (49.019%)  route 11.441ns (50.981%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.842    21.490    t1/seg_out[5]_i_7_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124    21.614 r  t1/seg_out[1]_i_1/O
                         net (fo=1, routed)           0.000    21.614    display_mod/seg_out_reg[1]_0
    SLICE_X6Y92          FDRE                                         r  display_mod/seg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X6Y92          FDRE                                         r  display_mod/seg_out_reg[1]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.130    14.396    
    SLICE_X6Y92          FDRE (Setup_fdre_C_D)        0.079    14.475    display_mod/seg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -21.614    
  -------------------------------------------------------------------
                         slack                                 -7.140    

Slack (VIOLATED) :        -6.963ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.218ns  (logic 11.001ns (49.515%)  route 11.217ns (50.485%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.617    21.266    t1/seg_out[5]_i_7_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.124    21.390 r  t1/seg_out[5]_i_2/O
                         net (fo=1, routed)           0.000    21.390    display_mod/seg_out_reg[5]_0
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[5]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.130    14.396    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.031    14.427    display_mod/seg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -21.390    
  -------------------------------------------------------------------
                         slack                                 -6.963    

Slack (VIOLATED) :        -6.953ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.207ns  (logic 11.001ns (49.538%)  route 11.206ns (50.462%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 13.965 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.607    21.256    t1/seg_out[5]_i_7_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.124    21.380 r  t1/seg_out[3]_i_1/O
                         net (fo=1, routed)           0.000    21.380    display_mod/seg_out_reg[3]_0
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.601    13.965    display_mod/clk_out1
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[3]/C
                         clock pessimism              0.559    14.525    
                         clock uncertainty           -0.130    14.395    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)        0.032    14.427    display_mod/seg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                 -6.953    

Slack (VIOLATED) :        -6.946ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.199ns  (logic 10.877ns (48.998%)  route 11.322ns (51.002%))
  Logic Levels:           34  (CARRY4=21 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 13.965 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.356    19.460    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.770 r  t1/seg_out[6]_i_8/O
                         net (fo=22, routed)          0.525    20.295    t1/A[0]
    SLICE_X5Y89          LUT3 (Prop_lut3_I1_O)        0.124    20.419 f  t1/seg_out[2]_i_4/O
                         net (fo=1, routed)           0.828    21.247    t1/seg_out[2]_i_4_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.124    21.371 r  t1/seg_out[2]_i_1/O
                         net (fo=1, routed)           0.000    21.371    display_mod/seg_out_reg[2]_0
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.601    13.965    display_mod/clk_out1
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[2]/C
                         clock pessimism              0.559    14.525    
                         clock uncertainty           -0.130    14.395    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)        0.031    14.426    display_mod/seg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -21.371    
  -------------------------------------------------------------------
                         slack                                 -6.946    

Slack (VIOLATED) :        -6.929ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.232ns  (logic 11.001ns (49.483%)  route 11.231ns (50.517%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 13.965 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.356    19.460    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.770 r  t1/seg_out[6]_i_8/O
                         net (fo=22, routed)          0.665    20.435    t1/A[0]
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.124    20.559 r  t1/seg_out[6]_i_10/O
                         net (fo=2, routed)           0.435    20.994    t1/seg_out[6]_i_10_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I0_O)        0.124    21.118 f  t1/seg_out[0]_i_4/O
                         net (fo=1, routed)           0.162    21.280    t1/seg_out[0]_i_4_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I2_O)        0.124    21.404 r  t1/seg_out[0]_i_1/O
                         net (fo=1, routed)           0.000    21.404    display_mod/seg_out_reg[0]_0
    SLICE_X6Y90          FDRE                                         r  display_mod/seg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.601    13.965    display_mod/clk_out1
    SLICE_X6Y90          FDRE                                         r  display_mod/seg_out_reg[0]/C
                         clock pessimism              0.559    14.525    
                         clock uncertainty           -0.130    14.395    
    SLICE_X6Y90          FDRE (Setup_fdre_C_D)        0.081    14.476    display_mod/seg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -21.404    
  -------------------------------------------------------------------
                         slack                                 -6.929    

Slack (VIOLATED) :        -6.927ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.232ns  (logic 11.001ns (49.484%)  route 11.231ns (50.516%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.356    19.460    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.770 r  t1/seg_out[6]_i_8/O
                         net (fo=22, routed)          0.665    20.435    t1/A[0]
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.124    20.559 r  t1/seg_out[6]_i_10/O
                         net (fo=2, routed)           0.435    20.994    t1/seg_out[6]_i_10_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    21.118 r  t1/seg_out[6]_i_4/O
                         net (fo=1, routed)           0.162    21.280    t1/seg_out[6]_i_4_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.124    21.404 r  t1/seg_out[6]_i_1/O
                         net (fo=1, routed)           0.000    21.404    display_mod/D[0]
    SLICE_X6Y91          FDRE                                         r  display_mod/seg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X6Y91          FDRE                                         r  display_mod/seg_out_reg[6]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.130    14.396    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.081    14.477    display_mod/seg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -21.404    
  -------------------------------------------------------------------
                         slack                                 -6.927    

Slack (MET) :             10.083ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            t1/count_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.491ns (30.447%)  route 3.406ns (69.553%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 13.957 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.706    -0.834    db1/clk_out1
    SLICE_X6Y73          FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  db1/clean_out_reg/Q
                         net (fo=54, routed)          2.604     2.288    t1/clean_out
    SLICE_X1Y77          LUT2 (Prop_lut2_I1_O)        0.124     2.412 r  t1/count_out[0]_i_7/O
                         net (fo=1, routed)           0.000     2.412    t1/count_out[0]_i_7_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.813 r  t1/count_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.813    t1/count_out_reg[0]_i_2_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.927 r  t1/count_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.927    t1/count_out_reg[4]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.261 r  t1/count_out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.802     4.063    t1/count_out_reg[8]_i_1_n_6
    SLICE_X1Y78          FDRE                                         r  t1/count_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.593    13.957    t1/clk_out1
    SLICE_X1Y78          FDRE                                         r  t1/count_out_reg[9]/C
                         clock pessimism              0.559    14.517    
                         clock uncertainty           -0.130    14.387    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.240    14.147    t1/count_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.147    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                 10.083    

Slack (MET) :             10.200ns  (required time - arrival time)
  Source:                 t1/clock_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            t1/clock_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.145ns (22.712%)  route 3.896ns (77.288%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.630    -0.910    t1/clk_out1
    SLICE_X10Y77         FDRE                                         r  t1/clock_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  t1/clock_count_reg[22]/Q
                         net (fo=2, routed)           0.981     0.550    t1/clock_count[22]
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.295     0.845 r  t1/one_hz_i_7/O
                         net (fo=1, routed)           0.667     1.512    t1/one_hz_i_7_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.124     1.636 r  t1/one_hz_i_4/O
                         net (fo=1, routed)           0.808     2.444    t1/one_hz_i_4_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  t1/one_hz_i_1/O
                         net (fo=27, routed)          1.440     4.008    t1/one_hz_i_1_n_0
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.124     4.132 r  t1/clock_count[4]_i_1/O
                         net (fo=1, routed)           0.000     4.132    t1/clock_count_0[4]
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.507    13.871    t1/clk_out1
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[4]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.130    14.301    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.031    14.332    t1/clock_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 10.200    

Slack (MET) :             10.214ns  (required time - arrival time)
  Source:                 t1/clock_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            t1/clock_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.175ns (23.169%)  route 3.896ns (76.831%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.630    -0.910    t1/clk_out1
    SLICE_X10Y77         FDRE                                         r  t1/clock_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  t1/clock_count_reg[22]/Q
                         net (fo=2, routed)           0.981     0.550    t1/clock_count[22]
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.295     0.845 r  t1/one_hz_i_7/O
                         net (fo=1, routed)           0.667     1.512    t1/one_hz_i_7_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.124     1.636 r  t1/one_hz_i_4/O
                         net (fo=1, routed)           0.808     2.444    t1/one_hz_i_4_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  t1/one_hz_i_1/O
                         net (fo=27, routed)          1.440     4.008    t1/one_hz_i_1_n_0
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.154     4.162 r  t1/clock_count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.162    t1/clock_count_0[6]
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.507    13.871    t1/clk_out1
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[6]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.130    14.301    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.075    14.376    t1/clock_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                 10.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.834%)  route 0.132ns (41.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.132    -0.288    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.048    -0.240 r  display_mod/strobe_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    display_mod/strobe_out[4]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[4]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.107    -0.441    display_mod/strobe_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.780%)  route 0.133ns (41.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.133    -0.287    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.049    -0.238 r  display_mod/strobe_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    display_mod/strobe_out[5]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[5]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.107    -0.441    display_mod/strobe_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.133    -0.287    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.045    -0.242 r  display_mod/strobe_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    display_mod/strobe_out[3]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[3]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.092    -0.456    display_mod/strobe_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.132    -0.288    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.045    -0.243 r  display_mod/strobe_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    display_mod/strobe_out[1]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[1]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.091    -0.457    display_mod/strobe_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y88          FDRE                                         r  display_mod/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.313    display_mod/counter_reg_n_0_[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  display_mod/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    display_mod/counter_reg[0]_i_1_n_4
    SLICE_X1Y88          FDRE                                         r  display_mod/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y88          FDRE                                         r  display_mod/counter_reg[3]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    display_mod/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.313    display_mod/counter_reg_n_0_[7]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  display_mod/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    display_mod/counter_reg[4]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[7]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    display_mod/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.316    display_mod/counter_reg_n_0_[4]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.201 r  display_mod/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.201    display_mod/counter_reg[4]_i_1_n_7
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[4]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    display_mod/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display_mod/counter_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.315    display_mod/counter_reg_n_0_[8]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.200 r  display_mod/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.200    display_mod/counter_reg[8]_i_1_n_7
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[8]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105    -0.456    display_mod/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display_mod/counter_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.311    display_mod/counter_reg_n_0_[10]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.200 r  display_mod/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    display_mod/counter_reg[8]_i_1_n_5
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[10]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105    -0.456    display_mod/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.312    display_mod/counter_reg_n_0_[6]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.201 r  display_mod/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    display_mod/counter_reg[4]_i_1_n_5
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[6]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    display_mod/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   clkdivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X6Y72      db1/new_input_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y88      display_mod/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y90      display_mod/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y90      display_mod/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y91      display_mod/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y91      display_mod/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y88      display_mod/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y88      display_mod/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y72      db1/new_input_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y72      db1/new_input_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y88      display_mod/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y88      display_mod/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y90      display_mod/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y90      display_mod/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y90      display_mod/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y90      display_mod/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y91      display_mod/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y91      display_mod/counter_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X9Y78      t1/counting_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y78     t1/one_hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y73      db1/clean_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y69      db1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y77      t1/clock_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y77      t1/clock_count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y77     t1/clock_count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y78      t1/clock_count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y73      db1/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y73      db1/count_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            7  Failing Endpoints,  Worst Slack       -7.192ns,  Total Violation      -49.061ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.192ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.443ns  (logic 11.001ns (49.018%)  route 11.442ns (50.982%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.842    21.491    t1/seg_out[5]_i_7_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.124    21.615 r  t1/seg_out[4]_i_1/O
                         net (fo=1, routed)           0.000    21.615    display_mod/seg_out_reg[4]_0
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[4]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.132    14.394    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.029    14.423    display_mod/seg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                         -21.615    
  -------------------------------------------------------------------
                         slack                                 -7.192    

Slack (VIOLATED) :        -7.142ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.442ns  (logic 11.001ns (49.019%)  route 11.441ns (50.981%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.842    21.490    t1/seg_out[5]_i_7_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124    21.614 r  t1/seg_out[1]_i_1/O
                         net (fo=1, routed)           0.000    21.614    display_mod/seg_out_reg[1]_0
    SLICE_X6Y92          FDRE                                         r  display_mod/seg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X6Y92          FDRE                                         r  display_mod/seg_out_reg[1]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.132    14.394    
    SLICE_X6Y92          FDRE (Setup_fdre_C_D)        0.079    14.473    display_mod/seg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -21.614    
  -------------------------------------------------------------------
                         slack                                 -7.142    

Slack (VIOLATED) :        -6.965ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.218ns  (logic 11.001ns (49.515%)  route 11.217ns (50.485%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.617    21.266    t1/seg_out[5]_i_7_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.124    21.390 r  t1/seg_out[5]_i_2/O
                         net (fo=1, routed)           0.000    21.390    display_mod/seg_out_reg[5]_0
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[5]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.132    14.394    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.031    14.425    display_mod/seg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -21.390    
  -------------------------------------------------------------------
                         slack                                 -6.965    

Slack (VIOLATED) :        -6.955ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.207ns  (logic 11.001ns (49.538%)  route 11.206ns (50.462%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 13.965 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.607    21.256    t1/seg_out[5]_i_7_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.124    21.380 r  t1/seg_out[3]_i_1/O
                         net (fo=1, routed)           0.000    21.380    display_mod/seg_out_reg[3]_0
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.601    13.965    display_mod/clk_out1
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[3]/C
                         clock pessimism              0.559    14.525    
                         clock uncertainty           -0.132    14.393    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)        0.032    14.425    display_mod/seg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                 -6.955    

Slack (VIOLATED) :        -6.947ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.199ns  (logic 10.877ns (48.998%)  route 11.322ns (51.002%))
  Logic Levels:           34  (CARRY4=21 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 13.965 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.356    19.460    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.770 r  t1/seg_out[6]_i_8/O
                         net (fo=22, routed)          0.525    20.295    t1/A[0]
    SLICE_X5Y89          LUT3 (Prop_lut3_I1_O)        0.124    20.419 f  t1/seg_out[2]_i_4/O
                         net (fo=1, routed)           0.828    21.247    t1/seg_out[2]_i_4_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.124    21.371 r  t1/seg_out[2]_i_1/O
                         net (fo=1, routed)           0.000    21.371    display_mod/seg_out_reg[2]_0
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.601    13.965    display_mod/clk_out1
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[2]/C
                         clock pessimism              0.559    14.525    
                         clock uncertainty           -0.132    14.393    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)        0.031    14.424    display_mod/seg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -21.371    
  -------------------------------------------------------------------
                         slack                                 -6.947    

Slack (VIOLATED) :        -6.930ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.232ns  (logic 11.001ns (49.483%)  route 11.231ns (50.517%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 13.965 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.356    19.460    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.770 r  t1/seg_out[6]_i_8/O
                         net (fo=22, routed)          0.665    20.435    t1/A[0]
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.124    20.559 r  t1/seg_out[6]_i_10/O
                         net (fo=2, routed)           0.435    20.994    t1/seg_out[6]_i_10_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I0_O)        0.124    21.118 f  t1/seg_out[0]_i_4/O
                         net (fo=1, routed)           0.162    21.280    t1/seg_out[0]_i_4_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I2_O)        0.124    21.404 r  t1/seg_out[0]_i_1/O
                         net (fo=1, routed)           0.000    21.404    display_mod/seg_out_reg[0]_0
    SLICE_X6Y90          FDRE                                         r  display_mod/seg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.601    13.965    display_mod/clk_out1
    SLICE_X6Y90          FDRE                                         r  display_mod/seg_out_reg[0]/C
                         clock pessimism              0.559    14.525    
                         clock uncertainty           -0.132    14.393    
    SLICE_X6Y90          FDRE (Setup_fdre_C_D)        0.081    14.474    display_mod/seg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -21.404    
  -------------------------------------------------------------------
                         slack                                 -6.930    

Slack (VIOLATED) :        -6.929ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.232ns  (logic 11.001ns (49.484%)  route 11.231ns (50.516%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.356    19.460    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.770 r  t1/seg_out[6]_i_8/O
                         net (fo=22, routed)          0.665    20.435    t1/A[0]
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.124    20.559 r  t1/seg_out[6]_i_10/O
                         net (fo=2, routed)           0.435    20.994    t1/seg_out[6]_i_10_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    21.118 r  t1/seg_out[6]_i_4/O
                         net (fo=1, routed)           0.162    21.280    t1/seg_out[6]_i_4_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.124    21.404 r  t1/seg_out[6]_i_1/O
                         net (fo=1, routed)           0.000    21.404    display_mod/D[0]
    SLICE_X6Y91          FDRE                                         r  display_mod/seg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X6Y91          FDRE                                         r  display_mod/seg_out_reg[6]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.132    14.394    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.081    14.475    display_mod/seg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -21.404    
  -------------------------------------------------------------------
                         slack                                 -6.929    

Slack (MET) :             10.081ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            t1/count_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.491ns (30.447%)  route 3.406ns (69.553%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 13.957 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.706    -0.834    db1/clk_out1
    SLICE_X6Y73          FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  db1/clean_out_reg/Q
                         net (fo=54, routed)          2.604     2.288    t1/clean_out
    SLICE_X1Y77          LUT2 (Prop_lut2_I1_O)        0.124     2.412 r  t1/count_out[0]_i_7/O
                         net (fo=1, routed)           0.000     2.412    t1/count_out[0]_i_7_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.813 r  t1/count_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.813    t1/count_out_reg[0]_i_2_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.927 r  t1/count_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.927    t1/count_out_reg[4]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.261 r  t1/count_out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.802     4.063    t1/count_out_reg[8]_i_1_n_6
    SLICE_X1Y78          FDRE                                         r  t1/count_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.593    13.957    t1/clk_out1
    SLICE_X1Y78          FDRE                                         r  t1/count_out_reg[9]/C
                         clock pessimism              0.559    14.517    
                         clock uncertainty           -0.132    14.385    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.240    14.145    t1/count_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                 10.081    

Slack (MET) :             10.198ns  (required time - arrival time)
  Source:                 t1/clock_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            t1/clock_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.145ns (22.712%)  route 3.896ns (77.288%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.630    -0.910    t1/clk_out1
    SLICE_X10Y77         FDRE                                         r  t1/clock_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  t1/clock_count_reg[22]/Q
                         net (fo=2, routed)           0.981     0.550    t1/clock_count[22]
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.295     0.845 r  t1/one_hz_i_7/O
                         net (fo=1, routed)           0.667     1.512    t1/one_hz_i_7_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.124     1.636 r  t1/one_hz_i_4/O
                         net (fo=1, routed)           0.808     2.444    t1/one_hz_i_4_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  t1/one_hz_i_1/O
                         net (fo=27, routed)          1.440     4.008    t1/one_hz_i_1_n_0
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.124     4.132 r  t1/clock_count[4]_i_1/O
                         net (fo=1, routed)           0.000     4.132    t1/clock_count_0[4]
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.507    13.871    t1/clk_out1
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[4]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.132    14.299    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.031    14.330    t1/clock_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 10.198    

Slack (MET) :             10.212ns  (required time - arrival time)
  Source:                 t1/clock_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            t1/clock_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.175ns (23.169%)  route 3.896ns (76.831%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.630    -0.910    t1/clk_out1
    SLICE_X10Y77         FDRE                                         r  t1/clock_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  t1/clock_count_reg[22]/Q
                         net (fo=2, routed)           0.981     0.550    t1/clock_count[22]
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.295     0.845 r  t1/one_hz_i_7/O
                         net (fo=1, routed)           0.667     1.512    t1/one_hz_i_7_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.124     1.636 r  t1/one_hz_i_4/O
                         net (fo=1, routed)           0.808     2.444    t1/one_hz_i_4_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  t1/one_hz_i_1/O
                         net (fo=27, routed)          1.440     4.008    t1/one_hz_i_1_n_0
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.154     4.162 r  t1/clock_count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.162    t1/clock_count_0[6]
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.507    13.871    t1/clk_out1
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[6]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.132    14.299    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.075    14.374    t1/clock_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                 10.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.834%)  route 0.132ns (41.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.132    -0.288    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.048    -0.240 r  display_mod/strobe_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    display_mod/strobe_out[4]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[4]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.132    -0.416    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.107    -0.309    display_mod/strobe_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.780%)  route 0.133ns (41.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.133    -0.287    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.049    -0.238 r  display_mod/strobe_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    display_mod/strobe_out[5]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[5]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.132    -0.416    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.107    -0.309    display_mod/strobe_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.133    -0.287    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.045    -0.242 r  display_mod/strobe_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    display_mod/strobe_out[3]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[3]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.132    -0.416    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.092    -0.324    display_mod/strobe_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.132    -0.288    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.045    -0.243 r  display_mod/strobe_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    display_mod/strobe_out[1]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[1]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.132    -0.416    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.091    -0.325    display_mod/strobe_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y88          FDRE                                         r  display_mod/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.313    display_mod/counter_reg_n_0_[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  display_mod/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    display_mod/counter_reg[0]_i_1_n_4
    SLICE_X1Y88          FDRE                                         r  display_mod/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y88          FDRE                                         r  display_mod/counter_reg[3]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105    -0.325    display_mod/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.313    display_mod/counter_reg_n_0_[7]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  display_mod/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    display_mod/counter_reg[4]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[7]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.325    display_mod/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.316    display_mod/counter_reg_n_0_[4]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.201 r  display_mod/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.201    display_mod/counter_reg[4]_i_1_n_7
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[4]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.325    display_mod/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display_mod/counter_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.315    display_mod/counter_reg_n_0_[8]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.200 r  display_mod/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.200    display_mod/counter_reg[8]_i_1_n_7
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[8]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105    -0.324    display_mod/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display_mod/counter_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.311    display_mod/counter_reg_n_0_[10]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.200 r  display_mod/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    display_mod/counter_reg[8]_i_1_n_5
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[10]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105    -0.324    display_mod/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.312    display_mod/counter_reg_n_0_[6]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.201 r  display_mod/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    display_mod/counter_reg[4]_i_1_n_5
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[6]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.325    display_mod/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            7  Failing Endpoints,  Worst Slack       -7.192ns,  Total Violation      -49.061ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.192ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.443ns  (logic 11.001ns (49.018%)  route 11.442ns (50.982%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.842    21.491    t1/seg_out[5]_i_7_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.124    21.615 r  t1/seg_out[4]_i_1/O
                         net (fo=1, routed)           0.000    21.615    display_mod/seg_out_reg[4]_0
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[4]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.132    14.394    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.029    14.423    display_mod/seg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                         -21.615    
  -------------------------------------------------------------------
                         slack                                 -7.192    

Slack (VIOLATED) :        -7.142ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.442ns  (logic 11.001ns (49.019%)  route 11.441ns (50.981%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.842    21.490    t1/seg_out[5]_i_7_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124    21.614 r  t1/seg_out[1]_i_1/O
                         net (fo=1, routed)           0.000    21.614    display_mod/seg_out_reg[1]_0
    SLICE_X6Y92          FDRE                                         r  display_mod/seg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X6Y92          FDRE                                         r  display_mod/seg_out_reg[1]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.132    14.394    
    SLICE_X6Y92          FDRE (Setup_fdre_C_D)        0.079    14.473    display_mod/seg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -21.614    
  -------------------------------------------------------------------
                         slack                                 -7.142    

Slack (VIOLATED) :        -6.965ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.218ns  (logic 11.001ns (49.515%)  route 11.217ns (50.485%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.617    21.266    t1/seg_out[5]_i_7_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.124    21.390 r  t1/seg_out[5]_i_2/O
                         net (fo=1, routed)           0.000    21.390    display_mod/seg_out_reg[5]_0
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X7Y92          FDRE                                         r  display_mod/seg_out_reg[5]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.132    14.394    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.031    14.425    display_mod/seg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -21.390    
  -------------------------------------------------------------------
                         slack                                 -6.965    

Slack (VIOLATED) :        -6.955ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.207ns  (logic 11.001ns (49.538%)  route 11.206ns (50.462%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 13.965 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.359    19.463    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.773 r  t1/seg_out[6]_i_6/O
                         net (fo=9, routed)           0.469    20.242    t1/A[2]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.124    20.366 r  t1/seg_out[5]_i_11/O
                         net (fo=1, routed)           0.159    20.525    t1/seg_out[5]_i_11_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    20.649 r  t1/seg_out[5]_i_7/O
                         net (fo=5, routed)           0.607    21.256    t1/seg_out[5]_i_7_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.124    21.380 r  t1/seg_out[3]_i_1/O
                         net (fo=1, routed)           0.000    21.380    display_mod/seg_out_reg[3]_0
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.601    13.965    display_mod/clk_out1
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[3]/C
                         clock pessimism              0.559    14.525    
                         clock uncertainty           -0.132    14.393    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)        0.032    14.425    display_mod/seg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                 -6.955    

Slack (VIOLATED) :        -6.947ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.199ns  (logic 10.877ns (48.998%)  route 11.322ns (51.002%))
  Logic Levels:           34  (CARRY4=21 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 13.965 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.356    19.460    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.770 r  t1/seg_out[6]_i_8/O
                         net (fo=22, routed)          0.525    20.295    t1/A[0]
    SLICE_X5Y89          LUT3 (Prop_lut3_I1_O)        0.124    20.419 f  t1/seg_out[2]_i_4/O
                         net (fo=1, routed)           0.828    21.247    t1/seg_out[2]_i_4_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.124    21.371 r  t1/seg_out[2]_i_1/O
                         net (fo=1, routed)           0.000    21.371    display_mod/seg_out_reg[2]_0
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.601    13.965    display_mod/clk_out1
    SLICE_X5Y90          FDRE                                         r  display_mod/seg_out_reg[2]/C
                         clock pessimism              0.559    14.525    
                         clock uncertainty           -0.132    14.393    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)        0.031    14.424    display_mod/seg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -21.371    
  -------------------------------------------------------------------
                         slack                                 -6.947    

Slack (VIOLATED) :        -6.930ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.232ns  (logic 11.001ns (49.483%)  route 11.231ns (50.517%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 13.965 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.356    19.460    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.770 r  t1/seg_out[6]_i_8/O
                         net (fo=22, routed)          0.665    20.435    t1/A[0]
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.124    20.559 r  t1/seg_out[6]_i_10/O
                         net (fo=2, routed)           0.435    20.994    t1/seg_out[6]_i_10_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I0_O)        0.124    21.118 f  t1/seg_out[0]_i_4/O
                         net (fo=1, routed)           0.162    21.280    t1/seg_out[0]_i_4_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I2_O)        0.124    21.404 r  t1/seg_out[0]_i_1/O
                         net (fo=1, routed)           0.000    21.404    display_mod/seg_out_reg[0]_0
    SLICE_X6Y90          FDRE                                         r  display_mod/seg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.601    13.965    display_mod/clk_out1
    SLICE_X6Y90          FDRE                                         r  display_mod/seg_out_reg[0]/C
                         clock pessimism              0.559    14.525    
                         clock uncertainty           -0.132    14.393    
    SLICE_X6Y90          FDRE (Setup_fdre_C_D)        0.081    14.474    display_mod/seg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -21.404    
  -------------------------------------------------------------------
                         slack                                 -6.930    

Slack (VIOLATED) :        -6.929ns  (required time - arrival time)
  Source:                 t1/count_out_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.232ns  (logic 11.001ns (49.484%)  route 11.231ns (50.516%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 13.966 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.712    -0.828    t1/clk_out1
    SLICE_X1Y79          FDRE                                         r  t1/count_out_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  t1/count_out_reg[8]_replica/Q
                         net (fo=8, routed)           0.621     0.249    t1/count_out_reg__0[8]_repN
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.373 r  t1/ones3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.373    t1/ones3_carry__0_i_3_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.923 r  t1/ones3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.923    t1/ones3_carry__0_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.145 f  t1/ones3_carry__1/O[0]
                         net (fo=40, routed)          0.714     1.858    t1/ones3_carry__1_n_7
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.299     2.157 r  t1/ones3__26_carry_i_3/O
                         net (fo=1, routed)           0.000     2.157    t1/ones3__26_carry_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  t1/ones3__26_carry/CO[3]
                         net (fo=1, routed)           0.009     2.716    t1/ones3__26_carry_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.938 r  t1/ones3__26_carry__0/O[0]
                         net (fo=3, routed)           0.635     3.573    t1/ones3__26_carry__0_n_7
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.299     3.872 r  t1/ones3__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.872    t1/ones3__49_carry__0_i_7_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.422 r  t1/ones3__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    t1/ones3__49_carry__0_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 f  t1/ones3__49_carry__1/CO[1]
                         net (fo=22, routed)          0.542     5.122    t1/ones3__49_carry__1_n_2
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.329     5.451 r  t1/seg_out[6]_i_5/O
                         net (fo=21, routed)          0.698     6.149    t1/seg_out[6]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.273 r  t1/ones2_i_12__0/O
                         net (fo=1, routed)           0.000     6.273    t1/ones2_i_12__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.823 r  t1/ones2_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.823    t1/ones2_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.136 f  t1/ones2_i_9__2/O[3]
                         net (fo=39, routed)          0.859     7.995    t1/ones30_out[24]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.306     8.301 r  t1/ones2_i_3__13/O
                         net (fo=3, routed)           1.061     9.362    t1/ones2_i_3__13_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.869 r  t1/ones2__5/CO[3]
                         net (fo=1, routed)           0.000     9.869    t1/ones2__5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.091 r  t1/ones2__6/O[0]
                         net (fo=3, routed)           0.574    10.665    t1/ones2__6_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.299    10.964 r  t1/ones2_i_3__20/O
                         net (fo=1, routed)           0.843    11.806    t1/ones2_i_3__20_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.313 r  t1/ones2__52/CO[3]
                         net (fo=1, routed)           0.000    12.313    t1/ones2__52_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.647 r  t1/ones2__53/O[1]
                         net (fo=3, routed)           0.632    13.279    t1/ones2__53_n_6
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.303    13.582 r  t1/ones2_i_2__28/O
                         net (fo=1, routed)           0.917    14.500    t1/ones2_i_2__28_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.898 r  t1/ones2__64/CO[3]
                         net (fo=1, routed)           0.000    14.898    t1/ones2__64_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.012 r  t1/ones2__65/CO[3]
                         net (fo=1, routed)           0.000    15.012    t1/ones2__65_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.126 r  t1/ones2__66/CO[3]
                         net (fo=1, routed)           0.000    15.126    t1/ones2__66_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.240 r  t1/ones2__67/CO[3]
                         net (fo=1, routed)           0.000    15.240    t1/ones2__67_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.479 r  t1/ones2__68/O[2]
                         net (fo=3, routed)           0.830    16.309    t1/ones2__68_n_5
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.302    16.611 r  t1/ones2_i_4__38/O
                         net (fo=1, routed)           0.000    16.611    t1/ones2_i_4__38_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.143 r  t1/ones2__76/CO[3]
                         net (fo=1, routed)           0.000    17.143    t1/ones2__76_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.365 r  t1/ones2__77/O[0]
                         net (fo=3, routed)           0.679    18.043    t1/ones2__77_n_7
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.299    18.342 r  t1/ones2_i_7__32/O
                         net (fo=1, routed)           0.000    18.342    t1/ones2_i_7__32_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  t1/ones2__85/CO[3]
                         net (fo=1, routed)           0.000    18.875    t1/ones2__85_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.104 r  t1/ones2__86/CO[2]
                         net (fo=5, routed)           0.356    19.460    t1/ones2__86_n_1
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.310    19.770 r  t1/seg_out[6]_i_8/O
                         net (fo=22, routed)          0.665    20.435    t1/A[0]
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.124    20.559 r  t1/seg_out[6]_i_10/O
                         net (fo=2, routed)           0.435    20.994    t1/seg_out[6]_i_10_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    21.118 r  t1/seg_out[6]_i_4/O
                         net (fo=1, routed)           0.162    21.280    t1/seg_out[6]_i_4_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.124    21.404 r  t1/seg_out[6]_i_1/O
                         net (fo=1, routed)           0.000    21.404    display_mod/D[0]
    SLICE_X6Y91          FDRE                                         r  display_mod/seg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.602    13.966    display_mod/clk_out1
    SLICE_X6Y91          FDRE                                         r  display_mod/seg_out_reg[6]/C
                         clock pessimism              0.559    14.526    
                         clock uncertainty           -0.132    14.394    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)        0.081    14.475    display_mod/seg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -21.404    
  -------------------------------------------------------------------
                         slack                                 -6.929    

Slack (MET) :             10.081ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            t1/count_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.491ns (30.447%)  route 3.406ns (69.553%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 13.957 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.706    -0.834    db1/clk_out1
    SLICE_X6Y73          FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518    -0.316 f  db1/clean_out_reg/Q
                         net (fo=54, routed)          2.604     2.288    t1/clean_out
    SLICE_X1Y77          LUT2 (Prop_lut2_I1_O)        0.124     2.412 r  t1/count_out[0]_i_7/O
                         net (fo=1, routed)           0.000     2.412    t1/count_out[0]_i_7_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.813 r  t1/count_out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.813    t1/count_out_reg[0]_i_2_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.927 r  t1/count_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.927    t1/count_out_reg[4]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.261 r  t1/count_out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.802     4.063    t1/count_out_reg[8]_i_1_n_6
    SLICE_X1Y78          FDRE                                         r  t1/count_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.593    13.957    t1/clk_out1
    SLICE_X1Y78          FDRE                                         r  t1/count_out_reg[9]/C
                         clock pessimism              0.559    14.517    
                         clock uncertainty           -0.132    14.385    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.240    14.145    t1/count_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                 10.081    

Slack (MET) :             10.198ns  (required time - arrival time)
  Source:                 t1/clock_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            t1/clock_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.145ns (22.712%)  route 3.896ns (77.288%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.630    -0.910    t1/clk_out1
    SLICE_X10Y77         FDRE                                         r  t1/clock_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  t1/clock_count_reg[22]/Q
                         net (fo=2, routed)           0.981     0.550    t1/clock_count[22]
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.295     0.845 r  t1/one_hz_i_7/O
                         net (fo=1, routed)           0.667     1.512    t1/one_hz_i_7_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.124     1.636 r  t1/one_hz_i_4/O
                         net (fo=1, routed)           0.808     2.444    t1/one_hz_i_4_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  t1/one_hz_i_1/O
                         net (fo=27, routed)          1.440     4.008    t1/one_hz_i_1_n_0
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.124     4.132 r  t1/clock_count[4]_i_1/O
                         net (fo=1, routed)           0.000     4.132    t1/clock_count_0[4]
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.507    13.871    t1/clk_out1
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[4]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.132    14.299    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.031    14.330    t1/clock_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 10.198    

Slack (MET) :             10.212ns  (required time - arrival time)
  Source:                 t1/clock_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            t1/clock_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.175ns (23.169%)  route 3.896ns (76.831%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.630    -0.910    t1/clk_out1
    SLICE_X10Y77         FDRE                                         r  t1/clock_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.478    -0.432 f  t1/clock_count_reg[22]/Q
                         net (fo=2, routed)           0.981     0.550    t1/clock_count[22]
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.295     0.845 r  t1/one_hz_i_7/O
                         net (fo=1, routed)           0.667     1.512    t1/one_hz_i_7_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.124     1.636 r  t1/one_hz_i_4/O
                         net (fo=1, routed)           0.808     2.444    t1/one_hz_i_4_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  t1/one_hz_i_1/O
                         net (fo=27, routed)          1.440     4.008    t1/one_hz_i_1_n_0
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.154     4.162 r  t1/clock_count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.162    t1/clock_count_0[6]
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          1.507    13.871    t1/clk_out1
    SLICE_X9Y74          FDRE                                         r  t1/clock_count_reg[6]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.132    14.299    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.075    14.374    t1/clock_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                 10.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.834%)  route 0.132ns (41.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.132    -0.288    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.048    -0.240 r  display_mod/strobe_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    display_mod/strobe_out[4]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[4]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.132    -0.416    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.107    -0.309    display_mod/strobe_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.780%)  route 0.133ns (41.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.133    -0.287    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.049    -0.238 r  display_mod/strobe_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    display_mod/strobe_out[5]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[5]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.132    -0.416    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.107    -0.309    display_mod/strobe_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.133    -0.287    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.045    -0.242 r  display_mod/strobe_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    display_mod/strobe_out[3]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[3]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.132    -0.416    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.092    -0.324    display_mod/strobe_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/strobe_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y91          FDRE                                         r  display_mod/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  display_mod/counter_reg[12]/Q
                         net (fo=19, routed)          0.132    -0.288    display_mod/p_0_in[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.045    -0.243 r  display_mod/strobe_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    display_mod/strobe_out[1]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X0Y91          FDRE                                         r  display_mod/strobe_out_reg[1]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.132    -0.416    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.091    -0.325    display_mod/strobe_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y88          FDRE                                         r  display_mod/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.313    display_mod/counter_reg_n_0_[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  display_mod/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    display_mod/counter_reg[0]_i_1_n_4
    SLICE_X1Y88          FDRE                                         r  display_mod/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y88          FDRE                                         r  display_mod/counter_reg[3]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105    -0.325    display_mod/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.313    display_mod/counter_reg_n_0_[7]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  display_mod/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    display_mod/counter_reg[4]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[7]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.325    display_mod/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.316    display_mod/counter_reg_n_0_[4]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.201 r  display_mod/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.201    display_mod/counter_reg[4]_i_1_n_7
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[4]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.325    display_mod/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display_mod/counter_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.315    display_mod/counter_reg_n_0_[8]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.200 r  display_mod/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.200    display_mod/counter_reg[8]_i_1_n_7
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[8]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105    -0.324    display_mod/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.603    -0.561    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  display_mod/counter_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.311    display_mod/counter_reg_n_0_[10]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.200 r  display_mod/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    display_mod/counter_reg[8]_i_1_n_5
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.876    -0.797    display_mod/clk_out1
    SLICE_X1Y90          FDRE                                         r  display_mod/counter_reg[10]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105    -0.324    display_mod/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 display_mod/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.602    -0.562    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display_mod/counter_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.312    display_mod/counter_reg_n_0_[6]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.201 r  display_mod/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    display_mod/counter_reg[4]_i_1_n_5
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.798    display_mod/clk_out1
    SLICE_X1Y89          FDRE                                         r  display_mod/counter_reg[6]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.325    display_mod/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.124    





