// Seed: 3298228368
module module_0 (
    input  id_0,
    output id_1,
    input  id_2,
    input  id_3,
    output id_4
);
  type_8(
      id_3, !id_3, 1
  );
  assign id_4 = id_0[1 : 1'b0];
  logic id_5;
  logic id_6;
  assign id_6 = 1;
  assign id_4 = 1'b0;
  logic id_7;
  assign id_1 = 1 & id_3;
endmodule
