
L
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_1Z12-437
O
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_1Z12-434
J
-Analyzing %s Unisim elements for replacement
17*netlist2
3Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
K
Netlist was created with %s %s291*project2
Vivado2
2013.2Z1-479
é
Loading clock regions from %s
13*device2W
U/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xmlZ21-13
è
Loading clock buffers from %s
11*device2X
V/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xmlZ21-11
ä
&Loading clock placement rules from %s
318*place2J
H/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xmlZ30-318
à
)Loading package pin functions from %s...
17*device2F
D/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xmlZ21-17
å
Loading package from %s
16*device2[
Y/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xmlZ21-16
}
Loading io standards from %s
15*device2G
E/opt/Xilinx/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xmlZ21-15
â
+Loading device configuration modes from %s
14*device2E
C/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xmlZ21-14
1
Pushed %s inverter(s).
98*opt2
0Z31-138
M
 Attempting to get a license: %s
78*common2
Internal_bitstreamZ17-78
K
Failed to get a license: %s
295*common2
Internal_bitstreamZ17-301
p
Parsing XDC File [%s]
179*designutils2:
8/Gameboy/WHACKAMOLE/easy/easy.srcs/constrs_1/new/top.xdcZ20-179
y
Finished Parsing XDC File [%s]
178*designutils2:
8/Gameboy/WHACKAMOLE/easy/easy.srcs/constrs_1/new/top.xdcZ20-178
í
Parsing XDC File [%s]
179*designutils2\
Z/Gameboy/WHACKAMOLE/easy/easy.runs/impl_1/.Xil/Vivado-22724-magnum.ece.cmu.edu/dcp/top.xdcZ20-179
õ
Finished Parsing XDC File [%s]
178*designutils2\
Z/Gameboy/WHACKAMOLE/easy/easy.runs/impl_1/.Xil/Vivado-22724-magnum.ece.cmu.edu/dcp/top.xdcZ20-178
c
!Unisim Transformation Summary:
%s111*project2'
%No Unisim elements were transformed.
Z1-111
1
%Phase 0 | Netlist Checksum: 52857e09
*common
°
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
link_design: 2

00:00:192

00:00:192	
922.9062	
769.207Z17-268


End Record