{
  "module_name": "am3.h",
  "hash_id": "b9bec02dc9f0872f17f38bb03596e119ed360232853d93e9cfccdffeaa4f2afa",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/am3.h",
  "human_readable_source": " \n \n#ifndef __DT_BINDINGS_CLK_AM3_H\n#define __DT_BINDINGS_CLK_AM3_H\n\n#define AM3_CLKCTRL_OFFSET\t0x0\n#define AM3_CLKCTRL_INDEX(offset)\t((offset) - AM3_CLKCTRL_OFFSET)\n\n \n#define AM3_L4LS_CLKCTRL_OFFSET\t0x38\n#define AM3_L4LS_CLKCTRL_INDEX(offset)\t((offset) - AM3_L4LS_CLKCTRL_OFFSET)\n#define AM3_L4LS_UART6_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x38)\n#define AM3_L4LS_MMC1_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x3c)\n#define AM3_L4LS_ELM_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x40)\n#define AM3_L4LS_I2C3_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x44)\n#define AM3_L4LS_I2C2_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x48)\n#define AM3_L4LS_SPI0_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x4c)\n#define AM3_L4LS_SPI1_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x50)\n#define AM3_L4LS_L4_LS_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x60)\n#define AM3_L4LS_UART2_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x6c)\n#define AM3_L4LS_UART3_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x70)\n#define AM3_L4LS_UART4_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x74)\n#define AM3_L4LS_UART5_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x78)\n#define AM3_L4LS_TIMER7_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x7c)\n#define AM3_L4LS_TIMER2_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x80)\n#define AM3_L4LS_TIMER3_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x84)\n#define AM3_L4LS_TIMER4_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x88)\n#define AM3_L4LS_RNG_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x90)\n#define AM3_L4LS_GPIO2_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0xac)\n#define AM3_L4LS_GPIO3_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0xb0)\n#define AM3_L4LS_GPIO4_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0xb4)\n#define AM3_L4LS_D_CAN0_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0xc0)\n#define AM3_L4LS_D_CAN1_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0xc4)\n#define AM3_L4LS_EPWMSS1_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0xcc)\n#define AM3_L4LS_EPWMSS0_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0xd4)\n#define AM3_L4LS_EPWMSS2_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0xd8)\n#define AM3_L4LS_TIMER5_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0xec)\n#define AM3_L4LS_TIMER6_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0xf0)\n#define AM3_L4LS_MMC2_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0xf4)\n#define AM3_L4LS_SPINLOCK_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x10c)\n#define AM3_L4LS_MAILBOX_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x110)\n#define AM3_L4LS_OCPWP_CLKCTRL\tAM3_L4LS_CLKCTRL_INDEX(0x130)\n\n \n#define AM3_L3S_CLKCTRL_OFFSET\t0x1c\n#define AM3_L3S_CLKCTRL_INDEX(offset)\t((offset) - AM3_L3S_CLKCTRL_OFFSET)\n#define AM3_L3S_USB_OTG_HS_CLKCTRL\tAM3_L3S_CLKCTRL_INDEX(0x1c)\n#define AM3_L3S_GPMC_CLKCTRL\tAM3_L3S_CLKCTRL_INDEX(0x30)\n#define AM3_L3S_MCASP0_CLKCTRL\tAM3_L3S_CLKCTRL_INDEX(0x34)\n#define AM3_L3S_MCASP1_CLKCTRL\tAM3_L3S_CLKCTRL_INDEX(0x68)\n#define AM3_L3S_MMC3_CLKCTRL\tAM3_L3S_CLKCTRL_INDEX(0xf8)\n\n \n#define AM3_L3_CLKCTRL_OFFSET\t0x24\n#define AM3_L3_CLKCTRL_INDEX(offset)\t((offset) - AM3_L3_CLKCTRL_OFFSET)\n#define AM3_L3_TPTC0_CLKCTRL\tAM3_L3_CLKCTRL_INDEX(0x24)\n#define AM3_L3_EMIF_CLKCTRL\tAM3_L3_CLKCTRL_INDEX(0x28)\n#define AM3_L3_OCMCRAM_CLKCTRL\tAM3_L3_CLKCTRL_INDEX(0x2c)\n#define AM3_L3_AES_CLKCTRL\tAM3_L3_CLKCTRL_INDEX(0x94)\n#define AM3_L3_SHAM_CLKCTRL\tAM3_L3_CLKCTRL_INDEX(0xa0)\n#define AM3_L3_TPCC_CLKCTRL\tAM3_L3_CLKCTRL_INDEX(0xbc)\n#define AM3_L3_L3_INSTR_CLKCTRL\tAM3_L3_CLKCTRL_INDEX(0xdc)\n#define AM3_L3_L3_MAIN_CLKCTRL\tAM3_L3_CLKCTRL_INDEX(0xe0)\n#define AM3_L3_TPTC1_CLKCTRL\tAM3_L3_CLKCTRL_INDEX(0xfc)\n#define AM3_L3_TPTC2_CLKCTRL\tAM3_L3_CLKCTRL_INDEX(0x100)\n\n \n#define AM3_L4HS_CLKCTRL_OFFSET\t0x120\n#define AM3_L4HS_CLKCTRL_INDEX(offset)\t((offset) - AM3_L4HS_CLKCTRL_OFFSET)\n#define AM3_L4HS_L4_HS_CLKCTRL\tAM3_L4HS_CLKCTRL_INDEX(0x120)\n\n \n#define AM3_PRUSS_OCP_CLKCTRL_OFFSET\t0xe8\n#define AM3_PRUSS_OCP_CLKCTRL_INDEX(offset)\t((offset) - AM3_PRUSS_OCP_CLKCTRL_OFFSET)\n#define AM3_PRUSS_OCP_PRUSS_CLKCTRL\tAM3_PRUSS_OCP_CLKCTRL_INDEX(0xe8)\n\n \n#define AM3_CPSW_125MHZ_CPGMAC0_CLKCTRL\tAM3_CLKCTRL_INDEX(0x14)\n\n \n#define AM3_LCDC_CLKCTRL_OFFSET\t0x18\n#define AM3_LCDC_CLKCTRL_INDEX(offset)\t((offset) - AM3_LCDC_CLKCTRL_OFFSET)\n#define AM3_LCDC_LCDC_CLKCTRL\tAM3_LCDC_CLKCTRL_INDEX(0x18)\n\n \n#define AM3_CLK_24MHZ_CLKCTRL_OFFSET\t0x14c\n#define AM3_CLK_24MHZ_CLKCTRL_INDEX(offset)\t((offset) - AM3_CLK_24MHZ_CLKCTRL_OFFSET)\n#define AM3_CLK_24MHZ_CLKDIV32K_CLKCTRL\tAM3_CLK_24MHZ_CLKCTRL_INDEX(0x14c)\n\n \n#define AM3_L4_WKUP_CONTROL_CLKCTRL\tAM3_CLKCTRL_INDEX(0x4)\n#define AM3_L4_WKUP_GPIO1_CLKCTRL\tAM3_CLKCTRL_INDEX(0x8)\n#define AM3_L4_WKUP_L4_WKUP_CLKCTRL\tAM3_CLKCTRL_INDEX(0xc)\n#define AM3_L4_WKUP_UART1_CLKCTRL\tAM3_CLKCTRL_INDEX(0xb4)\n#define AM3_L4_WKUP_I2C1_CLKCTRL\tAM3_CLKCTRL_INDEX(0xb8)\n#define AM3_L4_WKUP_ADC_TSC_CLKCTRL\tAM3_CLKCTRL_INDEX(0xbc)\n#define AM3_L4_WKUP_SMARTREFLEX0_CLKCTRL\tAM3_CLKCTRL_INDEX(0xc0)\n#define AM3_L4_WKUP_TIMER1_CLKCTRL\tAM3_CLKCTRL_INDEX(0xc4)\n#define AM3_L4_WKUP_SMARTREFLEX1_CLKCTRL\tAM3_CLKCTRL_INDEX(0xc8)\n#define AM3_L4_WKUP_WD_TIMER2_CLKCTRL\tAM3_CLKCTRL_INDEX(0xd4)\n\n \n#define AM3_L3_AON_CLKCTRL_OFFSET\t0x14\n#define AM3_L3_AON_CLKCTRL_INDEX(offset)\t((offset) - AM3_L3_AON_CLKCTRL_OFFSET)\n#define AM3_L3_AON_DEBUGSS_CLKCTRL\tAM3_L3_AON_CLKCTRL_INDEX(0x14)\n\n \n#define AM3_L4_WKUP_AON_CLKCTRL_OFFSET\t0xb0\n#define AM3_L4_WKUP_AON_CLKCTRL_INDEX(offset)\t((offset) - AM3_L4_WKUP_AON_CLKCTRL_OFFSET)\n#define AM3_L4_WKUP_AON_WKUP_M3_CLKCTRL\tAM3_L4_WKUP_AON_CLKCTRL_INDEX(0xb0)\n\n \n#define AM3_MPU_MPU_CLKCTRL\tAM3_CLKCTRL_INDEX(0x4)\n\n \n#define AM3_L4_RTC_RTC_CLKCTRL\tAM3_CLKCTRL_INDEX(0x0)\n\n \n#define AM3_GFX_L3_GFX_CLKCTRL\tAM3_CLKCTRL_INDEX(0x4)\n\n \n#define AM3_L4_CEFUSE_CEFUSE_CLKCTRL\tAM3_CLKCTRL_INDEX(0x20)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}