

================================================================
== Vitis HLS Report for 'nondf_kernel_cov_x0'
================================================================
* Date:           Thu Sep 15 16:59:39 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   557409|   557409|  1.858 ms|  1.858 ms|  557409|  557409|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- nondf_kernel_cov_x0_loop_1                                                        |    12416|    12416|       194|          -|          -|      64|        no|
        | + nondf_kernel_cov_x0_loop_2                                                       |      192|      192|         3|          -|          -|      64|        no|
        |- nondf_kernel_cov_x0_loop_3_nondf_kernel_cov_x0_loop_4                             |     4098|     4098|         4|          1|          1|    4096|       yes|
        |- nondf_kernel_cov_x0_loop_5_nondf_kernel_cov_x0_loop_6                             |     4099|     4099|         5|          1|          1|    4096|       yes|
        |- nondf_kernel_cov_x0_loop_7_nondf_kernel_cov_x0_loop_8_nondf_kernel_cov_x0_loop_9  |   524303|   524303|        18|          2|          2|  262144|       yes|
        |- nondf_kernel_cov_x0_loop_10                                                       |    12416|    12416|       194|          -|          -|      64|        no|
        | + nondf_kernel_cov_x0_loop_11                                                      |      192|      192|         3|          -|          -|      64|        no|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 2, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 108
* Pipeline : 3
  Pipeline-0 : II = 1, D = 4, States = { 75 76 77 78 }
  Pipeline-1 : II = 1, D = 5, States = { 80 81 82 83 84 }
  Pipeline-2 : II = 2, D = 18, States = { 86 87 88 89 90 91 92 93 94 95 108 96 97 98 99 100 101 102 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 75 
72 --> 73 71 
73 --> 74 
74 --> 72 
75 --> 79 76 
76 --> 77 
77 --> 78 
78 --> 75 
79 --> 80 
80 --> 85 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 80 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 103 108 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 86 
103 --> 104 
104 --> 105 
105 --> 106 104 
106 --> 107 
107 --> 105 
108 --> 96 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%xout_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %xout"   --->   Operation 108 'read' 'xout_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mean_V = alloca i64 1" [./dut.cpp:20]   --->   Operation 109 'alloca' 'mean_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%data_V = alloca i64 1" [./dut.cpp:21]   --->   Operation 110 'alloca' 'data_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 4096> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%cov_V = alloca i64 1" [./dut.cpp:22]   --->   Operation 111 'alloca' 'cov_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %xout_read, i32 6, i32 63" [./dut.cpp:24]   --->   Operation 112 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i58 %trunc_ln" [./dut.cpp:24]   --->   Operation 113 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%gmem_A_addr = getelementptr i512 %gmem_A, i64 %sext_ln24" [./dut.cpp:24]   --->   Operation 114 'getelementptr' 'gmem_A_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [70/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 115 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 116 [69/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 116 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 117 [68/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 118 [67/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 118 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 119 [66/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 119 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 120 [65/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 120 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 121 [64/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 121 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 122 [63/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 122 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 123 [62/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 124 [61/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 124 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 125 [60/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 125 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 126 [59/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 126 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 127 [58/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 127 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 128 [57/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 128 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 129 [56/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 129 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 130 [55/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 130 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 131 [54/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 131 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 132 [53/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 132 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 133 [52/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 133 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 134 [51/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 134 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 135 [50/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 136 [49/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 137 [48/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 138 [47/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 139 [46/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 140 [45/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 141 [44/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 141 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 142 [43/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 142 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 143 [42/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 143 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 144 [41/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 144 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 145 [40/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 145 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 146 [39/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 146 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 147 [38/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 147 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 148 [37/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 149 [36/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 149 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 150 [35/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 151 [34/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 151 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 152 [33/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 152 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 153 [32/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 153 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 154 [31/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 155 [30/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 156 [29/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 156 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 157 [28/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 157 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 158 [27/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 158 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 159 [26/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 159 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 160 [25/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 160 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 161 [24/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 161 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 162 [23/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 162 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 163 [22/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 163 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 164 [21/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 164 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 165 [20/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 165 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 166 [19/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 166 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 167 [18/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 167 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 168 [17/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 168 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 169 [16/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 169 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 170 [15/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 170 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 171 [14/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 171 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 172 [13/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 172 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 173 [12/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 173 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 174 [11/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 174 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 175 [10/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 176 [9/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 177 [8/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 178 [7/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 179 [6/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 180 [5/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 181 [4/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 181 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 182 [3/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 183 [2/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 183 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_257, i32 0, i32 0, void @empty_22, i32 64, i32 0, void @empty_129, void @empty_127, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 185 [1/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096" [./dut.cpp:24]   --->   Operation 185 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 186 [1/1] (0.38ns)   --->   "%br_ln24 = br void" [./dut.cpp:24]   --->   Operation 186 'br' 'br_ln24' <Predicate = true> <Delay = 0.38>

State 71 <SV = 70> <Delay = 0.70>
ST_71 : Operation 187 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln24, void, i7 0, void" [./dut.cpp:24]   --->   Operation 187 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 188 [1/1] (0.70ns)   --->   "%add_ln24 = add i7 %i, i7 1" [./dut.cpp:24]   --->   Operation 188 'add' 'add_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i7 %i" [./dut.cpp:26]   --->   Operation 189 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln26, i6 0" [./dut.cpp:24]   --->   Operation 190 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 191 [1/1] (0.59ns)   --->   "%icmp_ln24 = icmp_eq  i7 %i, i7 64" [./dut.cpp:24]   --->   Operation 191 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 192 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 192 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split20, void %.preheader2.preheader.preheader" [./dut.cpp:24]   --->   Operation 193 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_777" [./dut.cpp:19]   --->   Operation 194 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_71 : Operation 195 [1/1] (0.38ns)   --->   "%br_ln25 = br void" [./dut.cpp:25]   --->   Operation 195 'br' 'br_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.38>
ST_71 : Operation 196 [1/1] (0.38ns)   --->   "%br_ln19 = br void %.preheader2.preheader" [./dut.cpp:19]   --->   Operation 196 'br' 'br_ln19' <Predicate = (icmp_ln24)> <Delay = 0.38>

State 72 <SV = 71> <Delay = 0.74>
ST_72 : Operation 197 [1/1] (0.00ns)   --->   "%j_5 = phi i7 %add_ln25, void %.split18, i7 0, void %.split20" [./dut.cpp:25]   --->   Operation 197 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 198 [1/1] (0.70ns)   --->   "%add_ln25 = add i7 %j_5, i7 1" [./dut.cpp:25]   --->   Operation 198 'add' 'add_ln25' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %j_5" [./dut.cpp:26]   --->   Operation 199 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 200 [1/1] (0.74ns)   --->   "%add_ln26 = add i12 %tmp_cast, i12 %zext_ln26" [./dut.cpp:26]   --->   Operation 200 'add' 'add_ln26' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i12 %add_ln26" [./dut.cpp:26]   --->   Operation 201 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 202 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr i128 %data_V, i64 0, i64 %zext_ln26_1" [./dut.cpp:26]   --->   Operation 202 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 203 [1/1] (0.59ns)   --->   "%icmp_ln25 = icmp_eq  i7 %j_5, i7 64" [./dut.cpp:25]   --->   Operation 203 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 204 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 204 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split18, void" [./dut.cpp:25]   --->   Operation 205 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 206 'br' 'br_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 207 [1/1] (2.43ns)   --->   "%gmem_A_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_A_addr"   --->   Operation 207 'read' 'gmem_A_addr_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i512 %gmem_A_addr_read"   --->   Operation 208 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 1.64>
ST_74 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_278" [./dut.cpp:19]   --->   Operation 209 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 210 [1/1] (1.64ns)   --->   "%store_ln26 = store i128 %trunc_ln208, i12 %data_V_addr" [./dut.cpp:26]   --->   Operation 210 'store' 'store_ln26' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 4096> <RAM>
ST_74 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 211 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 75 <SV = 71> <Delay = 2.21>
ST_75 : Operation 212 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 %add_ln30_1, void %ifFalse, i13 0, void %.preheader2.preheader.preheader" [./dut.cpp:30]   --->   Operation 212 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 213 [1/1] (0.00ns)   --->   "%j = phi i7 %select_ln30_2, void %ifFalse, i7 0, void %.preheader2.preheader.preheader" [./dut.cpp:30]   --->   Operation 213 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 214 [1/1] (0.00ns)   --->   "%i_6 = phi i7 %add_ln33, void %ifFalse, i7 0, void %.preheader2.preheader.preheader" [./dut.cpp:33]   --->   Operation 214 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 215 [1/1] (0.00ns)   --->   "%add_i3114 = phi i128 %add_ln691, void %ifFalse, i128 0, void %.preheader2.preheader.preheader"   --->   Operation 215 'phi' 'add_i3114' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 216 [1/1] (0.75ns)   --->   "%add_ln30_1 = add i13 %indvar_flatten, i13 1" [./dut.cpp:30]   --->   Operation 216 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 217 [1/1] (0.64ns)   --->   "%icmp_ln30 = icmp_eq  i13 %indvar_flatten, i13 4096" [./dut.cpp:30]   --->   Operation 217 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.preheader2, void %.preheader1.preheader.preheader" [./dut.cpp:30]   --->   Operation 218 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 219 [1/1] (0.70ns)   --->   "%add_ln30 = add i7 %j, i7 1" [./dut.cpp:30]   --->   Operation 219 'add' 'add_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 220 [1/1] (0.59ns)   --->   "%icmp_ln33 = icmp_eq  i7 %i_6, i7 64" [./dut.cpp:33]   --->   Operation 220 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 221 [1/1] (0.30ns)   --->   "%select_ln30 = select i1 %icmp_ln33, i7 0, i7 %i_6" [./dut.cpp:30]   --->   Operation 221 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 222 [1/1] (0.30ns)   --->   "%select_ln30_2 = select i1 %icmp_ln33, i7 %add_ln30, i7 %j" [./dut.cpp:30]   --->   Operation 222 'select' 'select_ln30_2' <Predicate = (!icmp_ln30)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln691 = trunc i7 %select_ln30"   --->   Operation 223 'trunc' 'trunc_ln691' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_75 : Operation 224 [1/1] (0.70ns)   --->   "%add_ln33 = add i7 %select_ln30, i7 1" [./dut.cpp:33]   --->   Operation 224 'add' 'add_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 225 [1/1] (0.59ns)   --->   "%icmp_ln33_1 = icmp_eq  i7 %add_ln33, i7 64" [./dut.cpp:33]   --->   Operation 225 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln30)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_1, void %ifFalse, void %ifTrue" [./dut.cpp:33]   --->   Operation 226 'br' 'br_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_75 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 227 'br' 'br_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 76 <SV = 72> <Delay = 2.39>
ST_76 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i7 %select_ln30_2"   --->   Operation 228 'zext' 'zext_ln691' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_76 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln691, i6 0"   --->   Operation 229 'bitconcatenate' 'tmp_10_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_76 : Operation 230 [1/1] (0.74ns)   --->   "%add_ln691_3 = add i12 %tmp_10_cast, i12 %zext_ln691"   --->   Operation 230 'add' 'add_ln691_3' <Predicate = (!icmp_ln30)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln691_2 = zext i12 %add_ln691_3"   --->   Operation 231 'zext' 'zext_ln691_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_76 : Operation 232 [1/1] (0.00ns)   --->   "%data_V_addr_5 = getelementptr i128 %data_V, i64 0, i64 %zext_ln691_2"   --->   Operation 232 'getelementptr' 'data_V_addr_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_76 : Operation 233 [2/2] (1.64ns)   --->   "%data_V_load = load i12 %data_V_addr_5"   --->   Operation 233 'load' 'data_V_load' <Predicate = (!icmp_ln30)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 4096> <RAM>

State 77 <SV = 73> <Delay = 1.64>
ST_77 : Operation 234 [1/2] (1.64ns)   --->   "%data_V_load = load i12 %data_V_addr_5"   --->   Operation 234 'load' 'data_V_load' <Predicate = (!icmp_ln30)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 4096> <RAM>

State 78 <SV = 74> <Delay = 2.22>
ST_78 : Operation 235 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x0_loop_3_nondf_kernel_cov_x0_loop_4_str"   --->   Operation 235 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_78 : Operation 236 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 236 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_78 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln691)   --->   "%select_ln30_1 = select i1 %icmp_ln33, i128 0, i128 %add_i3114" [./dut.cpp:30]   --->   Operation 237 'select' 'select_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %select_ln30_2" [./dut.cpp:30]   --->   Operation 238 'zext' 'zext_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_78 : Operation 239 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [./dut.cpp:19]   --->   Operation 239 'specpipeline' 'specpipeline_ln19' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_78 : Operation 240 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_426" [./dut.cpp:19]   --->   Operation 240 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_78 : Operation 241 [1/1] (1.49ns) (out node of the LUT)   --->   "%add_ln691 = add i128 %data_V_load, i128 %select_ln30_1"   --->   Operation 241 'add' 'add_ln691' <Predicate = (!icmp_ln30)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i118 @_ssdm_op_PartSelect.i118.i128.i32.i32, i128 %add_ln691, i32 10, i32 127"   --->   Operation 242 'partselect' 'trunc_ln4' <Predicate = (icmp_ln33_1)> <Delay = 0.00>
ST_78 : Operation 243 [1/1] (0.00ns)   --->   "%mean_V_addr = getelementptr i118 %mean_V, i64 0, i64 %zext_ln30" [./dut.cpp:32]   --->   Operation 243 'getelementptr' 'mean_V_addr' <Predicate = (icmp_ln33_1)> <Delay = 0.00>
ST_78 : Operation 244 [1/1] (0.73ns)   --->   "%store_ln693 = store i118 %trunc_ln4, i6 %mean_V_addr"   --->   Operation 244 'store' 'store_ln693' <Predicate = (icmp_ln33_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_78 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 245 'br' 'br_ln0' <Predicate = (icmp_ln33_1)> <Delay = 0.00>

State 79 <SV = 72> <Delay = 0.38>
ST_79 : Operation 246 [1/1] (0.38ns)   --->   "%br_ln19 = br void %.preheader1.preheader" [./dut.cpp:19]   --->   Operation 246 'br' 'br_ln19' <Predicate = true> <Delay = 0.38>

State 80 <SV = 73> <Delay = 1.61>
ST_80 : Operation 247 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i13 %add_ln38_1, void %.preheader1, i13 0, void %.preheader1.preheader.preheader" [./dut.cpp:38]   --->   Operation 247 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 248 [1/1] (0.00ns)   --->   "%i_5 = phi i7 %select_ln38_1, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [./dut.cpp:38]   --->   Operation 248 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 249 [1/1] (0.00ns)   --->   "%j_6 = phi i7 %add_ln39, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [./dut.cpp:39]   --->   Operation 249 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 250 [1/1] (0.75ns)   --->   "%add_ln38_1 = add i13 %indvar_flatten8, i13 1" [./dut.cpp:38]   --->   Operation 250 'add' 'add_ln38_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 251 [1/1] (0.64ns)   --->   "%icmp_ln38 = icmp_eq  i13 %indvar_flatten8, i13 4096" [./dut.cpp:38]   --->   Operation 251 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.preheader1, void %.preheader20.preheader.preheader" [./dut.cpp:38]   --->   Operation 252 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 253 [1/1] (0.70ns)   --->   "%add_ln38 = add i7 %i_5, i7 1" [./dut.cpp:38]   --->   Operation 253 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 254 [1/1] (0.59ns)   --->   "%icmp_ln39 = icmp_eq  i7 %j_6, i7 64" [./dut.cpp:39]   --->   Operation 254 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 255 [1/1] (0.30ns)   --->   "%select_ln38 = select i1 %icmp_ln39, i7 0, i7 %j_6" [./dut.cpp:38]   --->   Operation 255 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 256 [1/1] (0.30ns)   --->   "%select_ln38_1 = select i1 %icmp_ln39, i7 %add_ln38, i7 %i_5" [./dut.cpp:38]   --->   Operation 256 'select' 'select_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i7 %select_ln38_1"   --->   Operation 257 'trunc' 'trunc_ln692' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_80 : Operation 258 [1/1] (0.70ns)   --->   "%add_ln39 = add i7 %select_ln38, i7 1" [./dut.cpp:39]   --->   Operation 258 'add' 'add_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 74> <Delay = 2.39>
ST_81 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_11_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln692, i6 0" [./dut.cpp:39]   --->   Operation 259 'bitconcatenate' 'tmp_11_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_81 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i7 %select_ln38"   --->   Operation 260 'zext' 'zext_ln692' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_81 : Operation 261 [1/1] (0.74ns)   --->   "%add_ln692 = add i12 %tmp_11_cast, i12 %zext_ln692"   --->   Operation 261 'add' 'add_ln692' <Predicate = (!icmp_ln38)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln692_2 = zext i12 %add_ln692"   --->   Operation 262 'zext' 'zext_ln692_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_81 : Operation 263 [1/1] (0.00ns)   --->   "%data_V_addr_6 = getelementptr i128 %data_V, i64 0, i64 %zext_ln692_2"   --->   Operation 263 'getelementptr' 'data_V_addr_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_81 : Operation 264 [2/2] (1.64ns)   --->   "%data_V_load_4 = load i12 %data_V_addr_6"   --->   Operation 264 'load' 'data_V_load_4' <Predicate = (!icmp_ln38)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 4096> <RAM>

State 82 <SV = 75> <Delay = 1.64>
ST_82 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i7 %select_ln38" [./dut.cpp:39]   --->   Operation 265 'zext' 'zext_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_82 : Operation 266 [1/1] (0.00ns)   --->   "%mean_V_addr_2 = getelementptr i118 %mean_V, i64 0, i64 %zext_ln39"   --->   Operation 266 'getelementptr' 'mean_V_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_82 : Operation 267 [2/2] (0.73ns)   --->   "%mean_V_load = load i6 %mean_V_addr_2"   --->   Operation 267 'load' 'mean_V_load' <Predicate = (!icmp_ln38)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_82 : Operation 268 [1/2] (1.64ns)   --->   "%data_V_load_4 = load i12 %data_V_addr_6"   --->   Operation 268 'load' 'data_V_load_4' <Predicate = (!icmp_ln38)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 4096> <RAM>

State 83 <SV = 76> <Delay = 2.22>
ST_83 : Operation 269 [1/2] (0.73ns)   --->   "%mean_V_load = load i6 %mean_V_addr_2"   --->   Operation 269 'load' 'mean_V_load' <Predicate = (!icmp_ln38)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_83 : Operation 270 [1/1] (0.00ns)   --->   "%mean_V_load_cast = zext i118 %mean_V_load"   --->   Operation 270 'zext' 'mean_V_load_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_83 : Operation 271 [1/1] (1.49ns)   --->   "%sub_ln692 = sub i128 %data_V_load_4, i128 %mean_V_load_cast"   --->   Operation 271 'sub' 'sub_ln692' <Predicate = (!icmp_ln38)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 77> <Delay = 1.64>
ST_84 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x0_loop_5_nondf_kernel_cov_x0_loop_6_str"   --->   Operation 272 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_84 : Operation 273 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 273 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_84 : Operation 274 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [./dut.cpp:19]   --->   Operation 274 'specpipeline' 'specpipeline_ln19' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_84 : Operation 275 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_138" [./dut.cpp:19]   --->   Operation 275 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_84 : Operation 276 [1/1] (1.64ns)   --->   "%store_ln692 = store i128 %sub_ln692, i12 %data_V_addr_6"   --->   Operation 276 'store' 'store_ln692' <Predicate = (!icmp_ln38)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 4096> <RAM>
ST_84 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 277 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 85 <SV = 74> <Delay = 0.38>
ST_85 : Operation 278 [1/1] (0.38ns)   --->   "%br_ln19 = br void %.preheader20.preheader" [./dut.cpp:19]   --->   Operation 278 'br' 'br_ln19' <Predicate = true> <Delay = 0.38>

State 86 <SV = 75> <Delay = 1.20>
ST_86 : Operation 279 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i19 %add_ln42_1, void %ifFalse13, i19 0, void %.preheader20.preheader.preheader" [./dut.cpp:42]   --->   Operation 279 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 280 [1/1] (0.00ns)   --->   "%i_7 = phi i7 %select_ln42_1, void %ifFalse13, i7 0, void %.preheader20.preheader.preheader" [./dut.cpp:42]   --->   Operation 280 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 281 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i14 %select_ln43_3, void %ifFalse13, i14 0, void %.preheader20.preheader.preheader" [./dut.cpp:43]   --->   Operation 281 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 282 [1/1] (0.00ns)   --->   "%j_7 = phi i7 %select_ln43_2, void %ifFalse13, i7 0, void %.preheader20.preheader.preheader" [./dut.cpp:43]   --->   Operation 282 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 283 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln46, void %ifFalse13, i7 0, void %.preheader20.preheader.preheader" [./dut.cpp:46]   --->   Operation 283 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 284 [1/1] (0.71ns)   --->   "%icmp_ln42 = icmp_eq  i19 %indvar_flatten36, i19 262144" [./dut.cpp:42]   --->   Operation 284 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %.preheader20, void %.preheader.preheader" [./dut.cpp:42]   --->   Operation 285 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 286 [1/1] (0.70ns)   --->   "%add_ln42 = add i7 %i_7, i7 1" [./dut.cpp:42]   --->   Operation 286 'add' 'add_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 287 [1/1] (0.65ns)   --->   "%icmp_ln43 = icmp_eq  i14 %indvar_flatten21, i14 4096" [./dut.cpp:43]   --->   Operation 287 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 288 [1/1] (0.30ns)   --->   "%select_ln42 = select i1 %icmp_ln43, i7 0, i7 %j_7" [./dut.cpp:42]   --->   Operation 288 'select' 'select_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 289 [1/1] (0.30ns)   --->   "%select_ln42_1 = select i1 %icmp_ln43, i7 %add_ln42, i7 %i_7" [./dut.cpp:42]   --->   Operation 289 'select' 'select_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i7 %select_ln42_1" [./dut.cpp:45]   --->   Operation 290 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_86 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln42)   --->   "%xor_ln42 = xor i1 %icmp_ln43, i1 1" [./dut.cpp:42]   --->   Operation 291 'xor' 'xor_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 292 [1/1] (0.59ns)   --->   "%icmp_ln46 = icmp_eq  i7 %k, i7 64" [./dut.cpp:46]   --->   Operation 292 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln42)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 293 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42 = and i1 %icmp_ln46, i1 %xor_ln42" [./dut.cpp:42]   --->   Operation 293 'and' 'and_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 294 [1/1] (0.12ns)   --->   "%or_ln43 = or i1 %and_ln42, i1 %icmp_ln43" [./dut.cpp:43]   --->   Operation 294 'or' 'or_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 295 [1/1] (0.30ns)   --->   "%select_ln43 = select i1 %or_ln43, i7 0, i7 %k" [./dut.cpp:43]   --->   Operation 295 'select' 'select_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i7 %select_ln43"   --->   Operation 296 'trunc' 'trunc_ln215' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_86 : Operation 297 [1/1] (0.76ns)   --->   "%add_ln43_1 = add i14 %indvar_flatten21, i14 1" [./dut.cpp:43]   --->   Operation 297 'add' 'add_ln43_1' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 298 [1/1] (0.34ns)   --->   "%select_ln43_3 = select i1 %icmp_ln43, i14 1, i14 %add_ln43_1" [./dut.cpp:43]   --->   Operation 298 'select' 'select_ln43_3' <Predicate = (!icmp_ln42)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader20.preheader"   --->   Operation 299 'br' 'br_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 87 <SV = 76> <Delay = 2.39>
ST_87 : Operation 300 [1/1] (0.80ns)   --->   "%add_ln42_1 = add i19 %indvar_flatten36, i19 1" [./dut.cpp:42]   --->   Operation 300 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i7 %select_ln42_1" [./dut.cpp:45]   --->   Operation 301 'zext' 'zext_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_87 : Operation 302 [1/1] (0.70ns)   --->   "%add_ln43 = add i7 %select_ln42, i7 1" [./dut.cpp:43]   --->   Operation 302 'add' 'add_ln43' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 303 [1/1] (0.30ns)   --->   "%select_ln43_2 = select i1 %and_ln42, i7 %add_ln43, i7 %select_ln42" [./dut.cpp:43]   --->   Operation 303 'select' 'select_ln43_2' <Predicate = (!icmp_ln42)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i7 %select_ln43_2" [./dut.cpp:49]   --->   Operation 304 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_87 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_14_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln49, i6 0" [./dut.cpp:49]   --->   Operation 305 'bitconcatenate' 'tmp_14_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_87 : Operation 306 [1/1] (0.74ns)   --->   "%add_ln49 = add i12 %tmp_14_cast, i12 %zext_ln45" [./dut.cpp:49]   --->   Operation 306 'add' 'add_ln49' <Predicate = (!icmp_ln42)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_15_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln215, i6 0"   --->   Operation 307 'bitconcatenate' 'tmp_15_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_87 : Operation 308 [1/1] (0.74ns)   --->   "%add_ln215 = add i12 %tmp_15_cast, i12 %zext_ln45"   --->   Operation 308 'add' 'add_ln215' <Predicate = (!icmp_ln42)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i12 %add_ln215"   --->   Operation 309 'zext' 'zext_ln215' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_87 : Operation 310 [1/1] (0.00ns)   --->   "%data_V_addr_7 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215"   --->   Operation 310 'getelementptr' 'data_V_addr_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_87 : Operation 311 [2/2] (1.64ns)   --->   "%data_V_load_5 = load i12 %data_V_addr_7"   --->   Operation 311 'load' 'data_V_load_5' <Predicate = (!icmp_ln42)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 4096> <RAM>
ST_87 : Operation 312 [1/1] (0.70ns)   --->   "%add_ln46 = add i7 %select_ln43, i7 1" [./dut.cpp:46]   --->   Operation 312 'add' 'add_ln46' <Predicate = (!icmp_ln42)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 313 [1/1] (0.59ns)   --->   "%icmp_ln46_1 = icmp_eq  i7 %add_ln46, i7 64" [./dut.cpp:46]   --->   Operation 313 'icmp' 'icmp_ln46_1' <Predicate = (!icmp_ln42)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46_1, void %ifFalse13, void %ifTrue12" [./dut.cpp:46]   --->   Operation 314 'br' 'br_ln46' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 88 <SV = 77> <Delay = 2.39>
ST_88 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_12_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln45, i6 0" [./dut.cpp:43]   --->   Operation 315 'bitconcatenate' 'tmp_12_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_88 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i7 %select_ln43_2" [./dut.cpp:49]   --->   Operation 316 'zext' 'zext_ln49' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_88 : Operation 317 [1/1] (0.74ns)   --->   "%add_ln45 = add i12 %tmp_12_cast, i12 %zext_ln49" [./dut.cpp:45]   --->   Operation 317 'add' 'add_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 318 [1/1] (0.74ns)   --->   "%add_ln215_2 = add i12 %tmp_15_cast, i12 %zext_ln49"   --->   Operation 318 'add' 'add_ln215_2' <Predicate = (!icmp_ln42)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i12 %add_ln215_2"   --->   Operation 319 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_88 : Operation 320 [1/1] (0.00ns)   --->   "%data_V_addr_8 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215_2"   --->   Operation 320 'getelementptr' 'data_V_addr_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_88 : Operation 321 [1/2] (1.64ns)   --->   "%data_V_load_5 = load i12 %data_V_addr_7"   --->   Operation 321 'load' 'data_V_load_5' <Predicate = (!icmp_ln42)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 4096> <RAM>
ST_88 : Operation 322 [2/2] (1.64ns)   --->   "%data_V_load_6 = load i12 %data_V_addr_8"   --->   Operation 322 'load' 'data_V_load_6' <Predicate = (!icmp_ln42)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 4096> <RAM>

State 89 <SV = 78> <Delay = 1.64>
ST_89 : Operation 323 [1/2] (1.64ns)   --->   "%data_V_load_6 = load i12 %data_V_addr_8"   --->   Operation 323 'load' 'data_V_load_6' <Predicate = (!icmp_ln42)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 4096> <RAM>

State 90 <SV = 79> <Delay = 2.15>
ST_90 : Operation 324 [5/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_6, i128 %data_V_load_5"   --->   Operation 324 'mul' 'mul_ln691' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 80> <Delay = 2.15>
ST_91 : Operation 325 [4/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_6, i128 %data_V_load_5"   --->   Operation 325 'mul' 'mul_ln691' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 81> <Delay = 2.15>
ST_92 : Operation 326 [3/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_6, i128 %data_V_load_5"   --->   Operation 326 'mul' 'mul_ln691' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 82> <Delay = 2.15>
ST_93 : Operation 327 [2/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_6, i128 %data_V_load_5"   --->   Operation 327 'mul' 'mul_ln691' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 83> <Delay = 2.15>
ST_94 : Operation 328 [1/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_6, i128 %data_V_load_5"   --->   Operation 328 'mul' 'mul_ln691' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 84> <Delay = 1.49>
ST_95 : Operation 329 [1/1] (0.00ns)   --->   "%conv3_i2113 = phi i128 %add_ln691_2, void %ifFalse13, i128 0, void %.preheader20.preheader.preheader"   --->   Operation 329 'phi' 'conv3_i2113' <Predicate = (!or_ln43)> <Delay = 0.00>
ST_95 : Operation 330 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x0_loop_7_nondf_kernel_cov_x0_loop_8_nondf_kernel_cov_x0_loop_9_str"   --->   Operation 330 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_95 : Operation 331 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 331 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_95 : Operation 332 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_cov_x0_loop_8_nondf_kernel_cov_x0_loop_9_str"   --->   Operation 332 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_95 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln691_2)   --->   "%select_ln43_1 = select i1 %or_ln43, i128 0, i128 %conv3_i2113" [./dut.cpp:43]   --->   Operation 333 'select' 'select_ln43_1' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i12 %add_ln49" [./dut.cpp:49]   --->   Operation 334 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_95 : Operation 335 [1/1] (0.00ns)   --->   "%cov_V_addr = getelementptr i119 %cov_V, i64 0, i64 %zext_ln49_1" [./dut.cpp:49]   --->   Operation 335 'getelementptr' 'cov_V_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_95 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i12 %add_ln45" [./dut.cpp:45]   --->   Operation 336 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_95 : Operation 337 [1/1] (0.00ns)   --->   "%cov_V_addr_4 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln45_1" [./dut.cpp:45]   --->   Operation 337 'getelementptr' 'cov_V_addr_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_95 : Operation 338 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_22" [./dut.cpp:19]   --->   Operation 338 'specpipeline' 'specpipeline_ln19' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_95 : Operation 339 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_122" [./dut.cpp:19]   --->   Operation 339 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_95 : Operation 340 [1/1] (1.49ns) (out node of the LUT)   --->   "%add_ln691_2 = add i128 %mul_ln691, i128 %select_ln43_1"   --->   Operation 340 'add' 'add_ln691_2' <Predicate = (!icmp_ln42)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 86> <Delay = 2.15>
ST_96 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln693 = zext i128 %add_ln691_2"   --->   Operation 341 'zext' 'zext_ln693' <Predicate = (icmp_ln46_1)> <Delay = 0.00>
ST_96 : Operation 342 [5/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 342 'mul' 'mul_ln693' <Predicate = (icmp_ln46_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 87> <Delay = 2.15>
ST_97 : Operation 343 [4/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 343 'mul' 'mul_ln693' <Predicate = (icmp_ln46_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 88> <Delay = 2.15>
ST_98 : Operation 344 [3/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 344 'mul' 'mul_ln693' <Predicate = (icmp_ln46_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 89> <Delay = 2.15>
ST_99 : Operation 345 [2/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 345 'mul' 'mul_ln693' <Predicate = (icmp_ln46_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 90> <Delay = 2.15>
ST_100 : Operation 346 [1/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 346 'mul' 'mul_ln693' <Predicate = (icmp_ln46_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln693_2 = partselect i119 @_ssdm_op_PartSelect.i119.i257.i32.i32, i257 %mul_ln693, i32 138, i32 256"   --->   Operation 347 'partselect' 'trunc_ln693_2' <Predicate = (icmp_ln46_1)> <Delay = 0.00>

State 101 <SV = 91> <Delay = 1.64>
ST_101 : Operation 348 [1/1] (1.64ns)   --->   "%store_ln693 = store i119 %trunc_ln693_2, i12 %cov_V_addr_4"   --->   Operation 348 'store' 'store_ln693' <Predicate = (icmp_ln46_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 102 <SV = 92> <Delay = 1.64>
ST_102 : Operation 349 [1/1] (1.64ns)   --->   "%store_ln49 = store i119 %trunc_ln693_2, i12 %cov_V_addr" [./dut.cpp:49]   --->   Operation 349 'store' 'store_ln49' <Predicate = (icmp_ln46_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_102 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse13"   --->   Operation 350 'br' 'br_ln0' <Predicate = (icmp_ln46_1)> <Delay = 0.00>

State 103 <SV = 85> <Delay = 0.38>
ST_103 : Operation 351 [1/1] (0.38ns)   --->   "%br_ln208 = br void %.preheader"   --->   Operation 351 'br' 'br_ln208' <Predicate = true> <Delay = 0.38>

State 104 <SV = 86> <Delay = 0.70>
ST_104 : Operation 352 [1/1] (0.00ns)   --->   "%i_8 = phi i7 %add_ln52, void, i7 0, void %.preheader.preheader" [./dut.cpp:52]   --->   Operation 352 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 353 [1/1] (0.70ns)   --->   "%add_ln52 = add i7 %i_8, i7 1" [./dut.cpp:52]   --->   Operation 353 'add' 'add_ln52' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln208_2 = trunc i7 %i_8"   --->   Operation 354 'trunc' 'trunc_ln208_2' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln208_2, i6 0" [./dut.cpp:52]   --->   Operation 355 'bitconcatenate' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 356 [1/1] (0.59ns)   --->   "%icmp_ln52 = icmp_eq  i7 %i_8, i7 64" [./dut.cpp:52]   --->   Operation 356 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 357 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 357 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split2, void" [./dut.cpp:52]   --->   Operation 358 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 359 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [./dut.cpp:19]   --->   Operation 359 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_104 : Operation 360 [1/1] (0.38ns)   --->   "%br_ln53 = br void" [./dut.cpp:53]   --->   Operation 360 'br' 'br_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.38>
ST_104 : Operation 361 [1/1] (0.00ns)   --->   "%ret_ln57 = ret" [./dut.cpp:57]   --->   Operation 361 'ret' 'ret_ln57' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 105 <SV = 87> <Delay = 2.39>
ST_105 : Operation 362 [1/1] (0.00ns)   --->   "%j_8 = phi i7 %add_ln53, void %.split, i7 0, void %.split2" [./dut.cpp:53]   --->   Operation 362 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 363 [1/1] (0.70ns)   --->   "%add_ln53 = add i7 %j_8, i7 1" [./dut.cpp:53]   --->   Operation 363 'add' 'add_ln53' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i7 %j_8"   --->   Operation 364 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 365 [1/1] (0.74ns)   --->   "%add_ln208 = add i12 %tmp_16_cast, i12 %zext_ln208"   --->   Operation 365 'add' 'add_ln208' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i12 %add_ln208"   --->   Operation 366 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 367 [1/1] (0.00ns)   --->   "%cov_V_addr_3 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln208_2"   --->   Operation 367 'getelementptr' 'cov_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 368 [1/1] (0.59ns)   --->   "%icmp_ln53 = icmp_eq  i7 %j_8, i7 64" [./dut.cpp:53]   --->   Operation 368 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 369 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 369 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %.split, void" [./dut.cpp:53]   --->   Operation 370 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 371 [2/2] (1.64ns)   --->   "%cov_V_load = load i12 %cov_V_addr_3"   --->   Operation 371 'load' 'cov_V_load' <Predicate = (!icmp_ln53)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_105 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 372 'br' 'br_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 106 <SV = 88> <Delay = 1.64>
ST_106 : Operation 373 [1/2] (1.64ns)   --->   "%cov_V_load = load i12 %cov_V_addr_3"   --->   Operation 373 'load' 'cov_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 107 <SV = 89> <Delay = 1.64>
ST_107 : Operation 374 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_856" [./dut.cpp:19]   --->   Operation 374 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 375 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i119 %xin, i64 0, i64 %zext_ln208_2" [./dut.cpp:54]   --->   Operation 375 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 376 [1/1] (1.64ns)   --->   "%store_ln54 = store i119 %cov_V_load, i12 %xin_addr" [./dut.cpp:54]   --->   Operation 376 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_107 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 377 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 108 <SV = 85> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.43ns
The critical path consists of the following:
	wire read on port 'xout' [5]  (0 ns)
	'getelementptr' operation ('gmem_A_addr', ./dut.cpp:24) [11]  (0 ns)
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:24) [12]  (2.43 ns)

 <State 71>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:24) with incoming values : ('add_ln24', ./dut.cpp:24) [15]  (0 ns)
	'add' operation ('add_ln24', ./dut.cpp:24) [16]  (0.706 ns)

 <State 72>: 0.745ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:25) with incoming values : ('add_ln25', ./dut.cpp:25) [26]  (0 ns)
	'add' operation ('add_ln26', ./dut.cpp:26) [29]  (0.745 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem_A' [37]  (2.43 ns)

 <State 74>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln26', ./dut.cpp:26) of variable 'trunc_ln208' on array 'data.V', ./dut.cpp:21 [39]  (1.65 ns)

 <State 75>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:33) with incoming values : ('add_ln33', ./dut.cpp:33) [48]  (0 ns)
	'icmp' operation ('icmp_ln33', ./dut.cpp:33) [57]  (0.6 ns)
	'select' operation ('select_ln30', ./dut.cpp:30) [58]  (0.308 ns)
	'add' operation ('add_ln33', ./dut.cpp:33) [72]  (0.706 ns)
	'icmp' operation ('icmp_ln33_1', ./dut.cpp:33) [73]  (0.6 ns)

 <State 76>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln691_3') [65]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_5') [67]  (0 ns)
	'load' operation ('data_V_load') on array 'data.V', ./dut.cpp:21 [70]  (1.65 ns)

 <State 77>: 1.65ns
The critical path consists of the following:
	'load' operation ('data_V_load') on array 'data.V', ./dut.cpp:21 [70]  (1.65 ns)

 <State 78>: 2.23ns
The critical path consists of the following:
	'select' operation ('select_ln30_1', ./dut.cpp:30) [59]  (0 ns)
	'add' operation ('add_ln691') [71]  (1.5 ns)
	'store' operation ('store_ln693') of variable 'trunc_ln4' on array 'mean.V', ./dut.cpp:20 [78]  (0.73 ns)

 <State 79>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten8', ./dut.cpp:38) with incoming values : ('add_ln38_1', ./dut.cpp:38) [85]  (0.387 ns)

 <State 80>: 1.61ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:39) with incoming values : ('add_ln39', ./dut.cpp:39) [87]  (0 ns)
	'icmp' operation ('icmp_ln39', ./dut.cpp:39) [95]  (0.6 ns)
	'select' operation ('select_ln38', ./dut.cpp:38) [96]  (0.308 ns)
	'add' operation ('add_ln39', ./dut.cpp:39) [113]  (0.706 ns)

 <State 81>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln692') [102]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_6') [104]  (0 ns)
	'load' operation ('data_V_load_4') on array 'data.V', ./dut.cpp:21 [110]  (1.65 ns)

 <State 82>: 1.65ns
The critical path consists of the following:
	'load' operation ('data_V_load_4') on array 'data.V', ./dut.cpp:21 [110]  (1.65 ns)

 <State 83>: 2.23ns
The critical path consists of the following:
	'load' operation ('mean_V_load') on array 'mean.V', ./dut.cpp:20 [108]  (0.73 ns)
	'sub' operation ('sub_ln692') [111]  (1.5 ns)

 <State 84>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln692') of variable 'sub_ln692' on array 'data.V', ./dut.cpp:21 [112]  (1.65 ns)

 <State 85>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten36', ./dut.cpp:42) with incoming values : ('add_ln42_1', ./dut.cpp:42) [118]  (0.387 ns)

 <State 86>: 1.2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten21', ./dut.cpp:43) with incoming values : ('select_ln43_3', ./dut.cpp:43) [120]  (0 ns)
	'icmp' operation ('icmp_ln43', ./dut.cpp:43) [131]  (0.652 ns)
	'xor' operation ('xor_ln42', ./dut.cpp:42) [137]  (0 ns)
	'and' operation ('and_ln42', ./dut.cpp:42) [139]  (0.122 ns)
	'or' operation ('or_ln43', ./dut.cpp:43) [142]  (0.122 ns)
	'select' operation ('select_ln43', ./dut.cpp:43) [143]  (0.308 ns)

 <State 87>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln215') [157]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_7') [159]  (0 ns)
	'load' operation ('data_V_load_5') on array 'data.V', ./dut.cpp:21 [165]  (1.65 ns)

 <State 88>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln215_2') [160]  (0.745 ns)
	'getelementptr' operation ('data_V_addr_8') [162]  (0 ns)
	'load' operation ('data_V_load_6') on array 'data.V', ./dut.cpp:21 [166]  (1.65 ns)

 <State 89>: 1.65ns
The critical path consists of the following:
	'load' operation ('data_V_load_6') on array 'data.V', ./dut.cpp:21 [166]  (1.65 ns)

 <State 90>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [167]  (2.16 ns)

 <State 91>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [167]  (2.16 ns)

 <State 92>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [167]  (2.16 ns)

 <State 93>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [167]  (2.16 ns)

 <State 94>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [167]  (2.16 ns)

 <State 95>: 1.5ns
The critical path consists of the following:
	'phi' operation ('conv3_i2113') with incoming values : ('add_ln691_2') [123]  (0 ns)
	'select' operation ('select_ln43_1', ./dut.cpp:43) [144]  (0 ns)
	'add' operation ('add_ln691_2') [168]  (1.5 ns)

 <State 96>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [174]  (2.16 ns)

 <State 97>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [174]  (2.16 ns)

 <State 98>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [174]  (2.16 ns)

 <State 99>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [174]  (2.16 ns)

 <State 100>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln693') [174]  (2.16 ns)

 <State 101>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln693') of variable 'trunc_ln693_2' on array 'cov.V', ./dut.cpp:22 [176]  (1.65 ns)

 <State 102>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln49', ./dut.cpp:49) of variable 'trunc_ln693_2' on array 'cov.V', ./dut.cpp:22 [177]  (1.65 ns)

 <State 103>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ./dut.cpp:52) with incoming values : ('add_ln52', ./dut.cpp:52) [186]  (0.387 ns)

 <State 104>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:52) with incoming values : ('add_ln52', ./dut.cpp:52) [186]  (0 ns)
	'add' operation ('add_ln52', ./dut.cpp:52) [187]  (0.706 ns)

 <State 105>: 2.39ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:53) with incoming values : ('add_ln53', ./dut.cpp:53) [197]  (0 ns)
	'add' operation ('add_ln208') [200]  (0.745 ns)
	'getelementptr' operation ('cov_V_addr_3') [202]  (0 ns)
	'load' operation ('cov_V_load') on array 'cov.V', ./dut.cpp:22 [208]  (1.65 ns)

 <State 106>: 1.65ns
The critical path consists of the following:
	'load' operation ('cov_V_load') on array 'cov.V', ./dut.cpp:22 [208]  (1.65 ns)

 <State 107>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('xin_addr', ./dut.cpp:54) [209]  (0 ns)
	'store' operation ('store_ln54', ./dut.cpp:54) of variable 'cov_V_load' on array 'xin' [210]  (1.65 ns)

 <State 108>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
