git clone --depth 1 --no-tags https://github.com/jthayil84/sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662443498
git clone --depth 1 --no-tags https://github.com/Zajcu14/oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662059263
git clone --depth 1 --no-tags https://github.com/mira-sweis/MIPS-Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660418940
git clone --depth 1 --no-tags https://github.com/dbachurski/PONG-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665727558
git clone --depth 1 --no-tags https://github.com/bjybs123/BFP-converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676460563
git clone --depth 1 --no-tags https://github.com/varshanj/AHB-APB-Bridge-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675778003
git clone --depth 1 --no-tags https://github.com/moechaker/UART_Test_Bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676812787
git clone --depth 1 --no-tags https://github.com/DaniilIgnatev/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677154320
git clone --depth 1 --no-tags https://github.com/Arkade2807/Audio-Equalizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659471644
git clone --depth 1 --no-tags https://github.com/CojocaruRares/AMD-Summer-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659174761
git clone --depth 1 --no-tags https://github.com/Maheswarsau230/PCIV_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659217545
git clone --depth 1 --no-tags https://github.com/warrebe/Formal-Property-Verification-SV-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659416407
git clone --depth 1 --no-tags https://github.com/Pconst167/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671033818
git clone --depth 1 --no-tags https://github.com/moechaker/DFF_Test_Bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672661847
git clone --depth 1 --no-tags https://github.com/SyamSundar-projects/mlir_tensor_dialects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672628972
git clone --depth 1 --no-tags https://github.com/sunanda-kommi/Random_Access_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673231372
git clone --depth 1 --no-tags https://github.com/MouVen/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677769141
git clone --depth 1 --no-tags https://github.com/GhanayemMuh/EXP-94.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669156223
git clone --depth 1 --no-tags https://github.com/parveenduhan/RTLs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670929535
git clone --depth 1 --no-tags https://github.com/hirensolankiwork/AXI_VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670897427
git clone --depth 1 --no-tags https://github.com/HummockHamek/Efficient_Pipelined_MIPS32_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681593195
git clone --depth 1 --no-tags https://github.com/juliaabre/circuitos-digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679930810
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/Add_Sub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683157751
git clone --depth 1 --no-tags https://github.com/armica-quejado/vending-machine-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683137437
git clone --depth 1 --no-tags https://github.com/AbdulSami-07/challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682899996
git clone --depth 1 --no-tags https://github.com/rajan003/RightMost_LeftMost_Bit_calculater-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676101212
git clone --depth 1 --no-tags https://github.com/vagrant313/ascii2bin_task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677473443
git clone --depth 1 --no-tags https://github.com/FernandoReneMoran/ClockSystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677505040
git clone --depth 1 --no-tags https://github.com/malaaeldinaly/FPGA-Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674799593
git clone --depth 1 --no-tags https://github.com/LuanThiers/ProjetoPipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675422824
git clone --depth 1 --no-tags https://github.com/andreza-vilar/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679276556
git clone --depth 1 --no-tags https://github.com/Ukuma012/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665107786
git clone --depth 1 --no-tags https://github.com/flowlikee/rw_function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666397048
git clone --depth 1 --no-tags https://github.com/nathom/cse141l_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679047172
git clone --depth 1 --no-tags https://github.com/Mario1159/RVSCC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683918090
git clone --depth 1 --no-tags https://github.com/MPSU/APS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688517841
git clone --depth 1 --no-tags https://github.com/harbaum/MiSTeryNano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696403831
git clone --depth 1 --no-tags https://github.com/yuri-panchul/systemverilog-homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696364655
git clone --depth 1 --no-tags https://github.com/Reservoir-In-Processor/rip-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694071512
git clone --depth 1 --no-tags https://github.com/accelr-net/udma_uart_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687812540
git clone --depth 1 --no-tags https://github.com/TRILLER599/cnn_base_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693613610
git clone --depth 1 --no-tags https://github.com/JoyenBenitto/Quark-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697583403
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/UART_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686632372
git clone --depth 1 --no-tags https://github.com/JakodYuan/SVK-AMBA-VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686560928
git clone --depth 1 --no-tags https://github.com/wakuto/our_first_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686665530
git clone --depth 1 --no-tags https://github.com/bhavinpt/vending-machine-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692902565
git clone --depth 1 --no-tags https://github.com/meeeeet/UVM-based-FPU-VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685605197
git clone --depth 1 --no-tags https://github.com/fluctlight001/NEU-IoT-CPUDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695505503
git clone --depth 1 --no-tags https://github.com/thiago0003/BUILD-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698936275
git clone --depth 1 --no-tags https://github.com/BlazKorz/riscv_axil_dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695104803
git clone --depth 1 --no-tags https://github.com/Razor735/System_Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689502329
git clone --depth 1 --no-tags https://github.com/esa-tu-darmstadt/TaPaFuzz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695041272
git clone --depth 1 --no-tags https://github.com/akisnapp/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687779797
git clone --depth 1 --no-tags https://github.com/minecraftdixit/Digital-ASIC-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691615313
git clone --depth 1 --no-tags https://github.com/2uger/petalinux_notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696768698
git clone --depth 1 --no-tags https://github.com/vaibhavirastogi/APB-Slave-BFM-UVM-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687653870
git clone --depth 1 --no-tags https://github.com/omerorkn/fixed_point_sqrt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691259068
git clone --depth 1 --no-tags https://github.com/hemanth-VP/Single-Port-RAM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691079941
git clone --depth 1 --no-tags https://github.com/YakirPeretz/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696903671
git clone --depth 1 --no-tags https://github.com/verification-explorer/callback_iterator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694170329
git clone --depth 1 --no-tags https://github.com/JasonRomps/RC5-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687700847
git clone --depth 1 --no-tags https://github.com/Enanter/SimplePipelineCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699494767
git clone --depth 1 --no-tags https://github.com/hahaha-sudo/simpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686675826
git clone --depth 1 --no-tags https://github.com/EunTilofy/PiplineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695787793
git clone --depth 1 --no-tags https://github.com/Offliners/NYCU_DCS_writeup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698982263
git clone --depth 1 --no-tags https://github.com/adit0131/APB_VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696235805
git clone --depth 1 --no-tags https://github.com/isurudeshapriya/32-bit_Single_Cycle_3_buses_RICS-V_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697680404
git clone --depth 1 --no-tags https://github.com/PaunchiciAndrei/UVM_Project_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697318343
git clone --depth 1 --no-tags https://github.com/agboland/CSCE-611.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691787186
git clone --depth 1 --no-tags https://github.com/yasirueranda/RV32I-Based-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696782277
git clone --depth 1 --no-tags https://github.com/oscc-ip/ps2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695845456
git clone --depth 1 --no-tags https://github.com/maiomar88/3X3_MatrixInver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699354966
git clone --depth 1 --no-tags https://github.com/oscc-ip/timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686656761
git clone --depth 1 --no-tags https://github.com/adarmaori/RISC-V-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691171885
git clone --depth 1 --no-tags https://github.com/oscc-ip/archinfo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690852924
git clone --depth 1 --no-tags https://github.com/Saad22386/Saad22386.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694009711
git clone --depth 1 --no-tags https://github.com/oscc-ip/gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690029025
git clone --depth 1 --no-tags https://github.com/mohammedabdulhaq/Verification_of_I2C_Protocol_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692735885
git clone --depth 1 --no-tags https://github.com/MaZirui2001/Computer-Architecture-H.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692687618
git clone --depth 1 --no-tags https://github.com/vaibhavirastogi/Ethernet_TB_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693901543
git clone --depth 1 --no-tags https://github.com/ayandeephazra/SimpleMulticoreProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691751852
git clone --depth 1 --no-tags https://github.com/shinnosukeono/cpuex2023-group8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699661965
git clone --depth 1 --no-tags https://github.com/marix88/alu_apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697355390
git clone --depth 1 --no-tags https://github.com/hemanth-VP/Synchronous-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691533858
git clone --depth 1 --no-tags https://github.com/Satjpatel/NeuralNetworkOnFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696091226
git clone --depth 1 --no-tags https://github.com/lhartmann/sed_bakery.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687174105
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693903611
git clone --depth 1 --no-tags https://github.com/dodlido/lstm_acc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698275282
git clone --depth 1 --no-tags https://github.com/JakodYuan/SVK-JTAG-VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693006538
git clone --depth 1 --no-tags https://github.com/nguyencanhtrung/sv-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685811886
git clone --depth 1 --no-tags https://github.com/ShubP/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698401558
git clone --depth 1 --no-tags https://github.com/Shuregg/riscv-simple-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691134438
git clone --depth 1 --no-tags https://github.com/Vincy1230/EC-class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693411801
git clone --depth 1 --no-tags https://github.com/oscc-ip/rtc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691536590
git clone --depth 1 --no-tags https://github.com/bhavinpt/uart-to-i2c-bridge-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692895710
git clone --depth 1 --no-tags https://github.com/alfadelta10010/alpha-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699294048
git clone --depth 1 --no-tags https://github.com/anupamhassapurty/My_Work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688263536
git clone --depth 1 --no-tags https://github.com/jakujobi/Digital-Logic-CSC244.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691276014
git clone --depth 1 --no-tags https://github.com/salehhesham244/Car_Parking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691333576
git clone --depth 1 --no-tags https://github.com/Anuki16/single-cycle-riscv-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692385126
git clone --depth 1 --no-tags https://github.com/Artityagi123456789/SysSystemVerilog_Practice_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692266343
git clone --depth 1 --no-tags https://github.com/vaibhavirastogi/UVM_Memory_model_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693904622
git clone --depth 1 --no-tags https://github.com/Undec1ded/practicDiplomaMIREA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690480973
git clone --depth 1 --no-tags https://github.com/AlyElruby/Matrix_inv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687176419
git clone --depth 1 --no-tags https://github.com/CasperDev/tangnano-hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694837441
git clone --depth 1 --no-tags https://github.com/youssefamr20/Single-Cycle-RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687732493
git clone --depth 1 --no-tags https://github.com/Assiyvril/wqVerilogCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688557942
git clone --depth 1 --no-tags https://github.com/amitrupu/TinyComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685669932
git clone --depth 1 --no-tags https://github.com/bprocknow/iceFpgaDev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694901573
git clone --depth 1 --no-tags https://github.com/dt0211/dt021103.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687083683
git clone --depth 1 --no-tags https://github.com/verification-explorer/solve_before.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687493168
git clone --depth 1 --no-tags https://github.com/Satankoteika/RuProc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686661961
git clone --depth 1 --no-tags https://github.com/Maturihacks/SystemVerilog_Lab_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687801675
git clone --depth 1 --no-tags https://github.com/MBIC1996/System-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689072613
git clone --depth 1 --no-tags https://github.com/dg2300/UVM-TB-PRACTICE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689241710
git clone --depth 1 --no-tags https://github.com/bumjoooon/testbench_mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696636326
git clone --depth 1 --no-tags https://github.com/2023-Fall-ECE4278/lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696735137
git clone --depth 1 --no-tags https://github.com/Jeremy185/ConexioServerVeri.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697868816
git clone --depth 1 --no-tags https://github.com/Nguyen-Nhat-Tuan-Minh/SystemVerilog-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697870352
git clone --depth 1 --no-tags https://github.com/Zubayer5/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685797557
git clone --depth 1 --no-tags https://github.com/javierespinoza09/Proyectos_Verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691193160
git clone --depth 1 --no-tags https://github.com/dvargasch/Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687760855
git clone --depth 1 --no-tags https://github.com/Kule-Racing-Spill/kule-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696676552
git clone --depth 1 --no-tags https://github.com/wonjongbot/WJBOT-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686183150
git clone --depth 1 --no-tags https://github.com/mjalbert99/sha-256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691201083
git clone --depth 1 --no-tags https://github.com/korra1020/TKR2_TNS_08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693492475
git clone --depth 1 --no-tags https://github.com/mohamedwaleed-cu/Full-UVM-Enviroment-for-A-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693111476
git clone --depth 1 --no-tags https://github.com/hnorth99/ArmPipelinedCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694005853
git clone --depth 1 --no-tags https://github.com/poojarynikitha/final_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693677380
git clone --depth 1 --no-tags https://github.com/vaibhavirastogi/TLM_UVM_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693903966
git clone --depth 1 --no-tags https://github.com/poojarynikitha/FIFO_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694167170
git clone --depth 1 --no-tags https://github.com/mnigm2001/Image-Decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690828283
git clone --depth 1 --no-tags https://github.com/TryNotToFail/CPEN211_lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690434075
git clone --depth 1 --no-tags https://github.com/kkurenkov/kvt_clk_rst_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692353705
git clone --depth 1 --no-tags https://github.com/cxliu0422/ECE295.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694391323
git clone --depth 1 --no-tags https://github.com/abdullah8a0/onechan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695269083
git clone --depth 1 --no-tags https://github.com/Sukhithaaithal/fifo_coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691524616
git clone --depth 1 --no-tags https://github.com/aamodbk/FPGA_Image_Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694737033
git clone --depth 1 --no-tags https://github.com/teja-91/OpenPyDVT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694725656
git clone --depth 1 --no-tags https://github.com/FraancooP/arquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689778644
git clone --depth 1 --no-tags https://github.com/cp024s/AHB-APB-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686579489
git clone --depth 1 --no-tags https://github.com/kaggar11/cnn_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686233011
git clone --depth 1 --no-tags https://github.com/Jrvvv/simple-risc-v-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690566412
git clone --depth 1 --no-tags https://github.com/wlister/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698534050
git clone --depth 1 --no-tags https://github.com/CroosJJSE/pattern_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689309993
git clone --depth 1 --no-tags https://github.com/Kareem-Yahia/UVM_TB_For_Simple_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690746053
git clone --depth 1 --no-tags https://github.com/alikera/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696800205
git clone --depth 1 --no-tags https://github.com/mdkane14/Class-Report-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687805620
git clone --depth 1 --no-tags https://github.com/dmitrodem/hdl_notebook.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688457095
git clone --depth 1 --no-tags https://github.com/SuganVen/SystemVerilog-Testbench-with-Driver-Monitor-for-FIFO-mem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693458944
git clone --depth 1 --no-tags https://github.com/verification-explorer/layering_policy_classes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693136895
git clone --depth 1 --no-tags https://github.com/Rakesh2916728272727/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694097629
git clone --depth 1 --no-tags https://github.com/Kenichih48/Arqui2Proyectos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688697118
git clone --depth 1 --no-tags https://github.com/Myron2812/FIFO_UVM_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691526839
git clone --depth 1 --no-tags https://github.com/Prasthuthi/FIFO_UVM_CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691592299
git clone --depth 1 --no-tags https://github.com/MeghanRN/CompArchCPU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690810194
git clone --depth 1 --no-tags https://github.com/hank09901/112Spring_DClab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692439326
git clone --depth 1 --no-tags https://github.com/laxmankumar3283/8-bit-alu-operation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688898974
git clone --depth 1 --no-tags https://github.com/aravChamp/32-Bit-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688318771
git clone --depth 1 --no-tags https://github.com/moechaker/AHB_RAM_Test_Bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688792405
git clone --depth 1 --no-tags https://github.com/sharathat45/block_diagram_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692936799
git clone --depth 1 --no-tags https://github.com/kikifana/Integrated-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698177738
git clone --depth 1 --no-tags https://github.com/My-laniaKeA/computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699255874
git clone --depth 1 --no-tags https://github.com/kaku-panda/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699927241
git clone --depth 1 --no-tags https://github.com/swapnilanand123/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698258234
git clone --depth 1 --no-tags https://github.com/baymax06in19/ibex_v2_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686258536
git clone --depth 1 --no-tags https://github.com/mlokesh004/VLSI_Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686028910
git clone --depth 1 --no-tags https://github.com/Srivathsa2304/FIFO_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689982160
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/ahb-apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691996751
git clone --depth 1 --no-tags https://github.com/PeterHung26/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699652319
git clone --depth 1 --no-tags https://github.com/deadfffool/HUST-Risc-V-Teamwork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692925673
git clone --depth 1 --no-tags https://github.com/Vscnk2/main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691392901
git clone --depth 1 --no-tags https://github.com/NievasAgustin/Microelectronics_QuartusII_altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686470586
git clone --depth 1 --no-tags https://github.com/shrutsiv/out-of-order.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687195430
git clone --depth 1 --no-tags https://github.com/princemahi2001/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692379310
git clone --depth 1 --no-tags https://github.com/mohamedwaleed-cu/Simple-UVM-Environment-For-A-small-computation-storage-with-PDF-results-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693124644
git clone --depth 1 --no-tags https://github.com/0ZoZ0/Verification_Component_4-Port_Switch_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695280141
git clone --depth 1 --no-tags https://github.com/kiana-msz/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695550315
git clone --depth 1 --no-tags https://github.com/STORMBREAKER369/100Rtl_days_challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695773426
git clone --depth 1 --no-tags https://github.com/feipenghhq/AXI4-Lite-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696574892
git clone --depth 1 --no-tags https://github.com/world-champion/YAPP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698878358
git clone --depth 1 --no-tags https://github.com/RCTd/AMD_AutumnPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697811046
git clone --depth 1 --no-tags https://github.com/CroosJJSE/FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690157214
git clone --depth 1 --no-tags https://github.com/meekhel113/data_unpack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686217442
git clone --depth 1 --no-tags https://github.com/bjybs123/fMAC-ws.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686240973
git clone --depth 1 --no-tags https://github.com/aconsiglio03/alarmclock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689101388
git clone --depth 1 --no-tags https://github.com/Srivathsa2304/UVM_FIFO_UPDATED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691870054
git clone --depth 1 --no-tags https://github.com/baymax06in19/ibex_V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686255679
git clone --depth 1 --no-tags https://github.com/TPots/sv_umul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693434399
git clone --depth 1 --no-tags https://github.com/LucasdeAl/Hamming_code_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693730496
git clone --depth 1 --no-tags https://github.com/belcogo/digital-systems-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685324653
git clone --depth 1 --no-tags https://github.com/nabeehdaouk/Clock-Domain-Crossing-for-Multi-Core-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690606847
git clone --depth 1 --no-tags https://github.com/codebjjung/Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693416869
git clone --depth 1 --no-tags https://github.com/Ujan7/Arquitectura-de-Computadoras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693435878
git clone --depth 1 --no-tags https://github.com/ryan2298/CR1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688635005
git clone --depth 1 --no-tags https://github.com/d4nny815/RISCV-Multicycle-InteGraphics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688140370
