# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../spi_master.srcs/sources_1/new/spi_master.vhd" \
"../../../../spi_master.srcs/sources_1/new/spi_slave.vhd" \
"../../../../spi_master.srcs/sources_1/new/SPI_TB.vhd" \

# Do not sort compile order
nosort
