

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_340_9'
================================================================
* Date:           Sun Feb  5 17:05:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  42.108 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_340_9  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|   12511|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    27|        0|     867|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     166|    -|
|Register             |        -|     -|      518|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    27|      518|   13544|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dsub_64ns_64ns_64_1_full_dsp_1_U4696  |dsub_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |mul_36ns_38ns_73_1_1_U4698            |mul_36ns_38ns_73_1_1            |        0|   4|  0|   26|    0|
    |mul_36ns_38ns_73_1_1_U4700            |mul_36ns_38ns_73_1_1            |        0|   4|  0|   26|    0|
    |mul_36ns_38ns_73_1_1_U4701            |mul_36ns_38ns_73_1_1            |        0|   4|  0|   26|    0|
    |mul_37ns_39ns_74_1_1_U4697            |mul_37ns_39ns_74_1_1            |        0|   4|  0|   27|    0|
    |mul_37ns_39ns_74_1_1_U4699            |mul_37ns_39ns_74_1_1            |        0|   4|  0|   27|    0|
    |mul_37ns_39ns_74_1_1_U4702            |mul_37ns_39ns_74_1_1            |        0|   4|  0|   27|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  27|  0|  867|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln340_fu_166_p2     |         +|   0|  0|    39|          32|           1|
    |add_ln342_1_fu_253_p2   |         +|   0|  0|    38|          38|          38|
    |add_ln342_2_fu_324_p2   |         +|   0|  0|    38|          38|          38|
    |add_ln342_3_fu_330_p2   |         +|   0|  0|    44|          37|          16|
    |add_ln342_4_fu_390_p2   |         +|   0|  0|    45|          38|          38|
    |add_ln342_5_fu_396_p2   |         +|   0|  0|    38|          38|          16|
    |add_ln342_6_fu_402_p2   |         +|   0|  0|    38|          38|          38|
    |add_ln342_fu_188_p2     |         +|   0|  0|    44|          37|          18|
    |add_ln343_1_fu_577_p2   |         +|   0|  0|    38|          38|          18|
    |add_ln343_2_fu_583_p2   |         +|   0|  0|    38|          38|          38|
    |add_ln343_3_fu_588_p2   |         +|   0|  0|    43|          36|           5|
    |add_ln343_4_fu_652_p2   |         +|   0|  0|    38|          38|          38|
    |add_ln343_5_fu_658_p2   |         +|   0|  0|    44|          37|          16|
    |add_ln343_6_fu_717_p2   |         +|   0|  0|    45|          38|          38|
    |add_ln343_7_fu_723_p2   |         +|   0|  0|    38|          38|          16|
    |add_ln343_8_fu_729_p2   |         +|   0|  0|    38|          38|          38|
    |add_ln343_fu_536_p2     |         +|   0|  0|    38|          31|          12|
    |sub_ln342_1_fu_318_p2   |         -|   0|  0|    38|          38|          38|
    |sub_ln342_2_fu_384_p2   |         -|   0|  0|    45|          38|          38|
    |sub_ln342_fu_247_p2     |         -|   0|  0|    38|          38|          38|
    |sub_ln343_1_fu_646_p2   |         -|   0|  0|    38|          38|          38|
    |sub_ln343_2_fu_711_p2   |         -|   0|  0|    45|          38|          38|
    |sub_ln343_fu_571_p2     |         -|   0|  0|    45|          38|          38|
    |icmp_ln340_fu_160_p2    |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln342_1_fu_468_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln342_fu_438_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln343_1_fu_789_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln343_fu_759_p2    |      lshr|   0|  0|  1865|         448|         448|
    |or_ln342_fu_259_p2      |        or|   0|  0|    36|          36|           4|
    |shl_ln342_2_fu_510_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln342_fu_412_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln343_1_fu_831_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln343_fu_738_p2     |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0| 12511|        3629|        3488|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|   32|         64|
    |grp_fu_148_p0                |  14|          3|   64|        192|
    |grp_fu_148_p1                |  14|          3|   64|        192|
    |i_67_fu_78                   |   9|          2|   32|         64|
    |pnp_iter_address0            |  14|          3|   13|         39|
    |pnp_iter_address1            |  14|          3|   13|         39|
    |solver_address0              |  14|          3|   10|         30|
    |solver_d0                    |  14|          3|  448|       1344|
    |solver_we0                   |  14|          3|   56|        168|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 166|         36|  737|       2143|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln342_1_reg_871          |  35|   0|   38|          3|
    |add_ln342_2_reg_881          |  35|   0|   38|          3|
    |add_ln342_4_reg_891          |  35|   0|   38|          3|
    |add_ln343_2_reg_906          |  35|   0|   38|          3|
    |add_ln343_4_reg_916          |  35|   0|   38|          3|
    |add_ln343_6_reg_926          |  35|   0|   38|          3|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_67_fu_78                   |  32|   0|   32|          0|
    |icmp_ln340_reg_845           |   1|   0|    1|          0|
    |shl_ln342_reg_896            |  56|   0|   56|          0|
    |shl_ln343_reg_931            |  56|   0|   56|          0|
    |shl_ln_reg_849               |  32|   0|   36|          4|
    |tmp_1126_reg_886             |  31|   0|   31|          0|
    |tmp_1128_reg_921             |  31|   0|   31|          0|
    |zext_ln342_1_reg_861         |  32|   0|   37|          5|
    |zext_ln342_reg_855           |  32|   0|   38|          6|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 518|   0|  551|         33|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_340_9|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_340_9|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_340_9|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_340_9|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_340_9|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_340_9|  return value|
|pnp_iter_load_76_cast  |   in|   32|     ap_none|              pnp_iter_load_76_cast|        scalar|
|pnp_iter_address0      |  out|   13|   ap_memory|                           pnp_iter|         array|
|pnp_iter_ce0           |  out|    1|   ap_memory|                           pnp_iter|         array|
|pnp_iter_q0            |   in|  448|   ap_memory|                           pnp_iter|         array|
|pnp_iter_address1      |  out|   13|   ap_memory|                           pnp_iter|         array|
|pnp_iter_ce1           |  out|    1|   ap_memory|                           pnp_iter|         array|
|pnp_iter_q1            |   in|  448|   ap_memory|                           pnp_iter|         array|
|solver_address0        |  out|   10|   ap_memory|                             solver|         array|
|solver_ce0             |  out|    1|   ap_memory|                             solver|         array|
|solver_we0             |  out|   56|   ap_memory|                             solver|         array|
|solver_d0              |  out|  448|   ap_memory|                             solver|         array|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

