From d13865e26aaf5c1a1335a258b6aee53809661eeb Mon Sep 17 00:00:00 2001
From: Wang Yingying <wangyingying@wxiat.com>
Date: Tue, 7 Jun 2022 17:42:47 +0800
Subject: [PATCH] sw64: add pvt device to chip3.dts
Patch-mainline: NO, OTHERS
References: openEuler-22.03-LTS
Modified-by-SEL: No


Sunway inclusion
category: feature
bugzilla: https://gitee.com/openeuler/kernel/issues/I56UNZ

--------------------------------

Signed-off-by: Wang Yingying <wangyingying@wxiat.com>

Signed-off-by: Gu Zitao <guzitao@wxiat.com>
Acked-by: Xie XiuQi <xiexiuqi@huawei.com>
Signed-off-by: Zheng Zengkai <zhengzengkai@huawei.com>
Signed-off-by: Guoqing Jiang <guoqing.jiang@suse.com>
---
 arch/sw_64/boot/dts/chip3.dts | 8 ++++++++
 1 file changed, 8 insertions(+)

diff --git a/arch/sw_64/boot/dts/chip3.dts b/arch/sw_64/boot/dts/chip3.dts
index 29d1fd153509..df7d6082c47c 100644
--- a/arch/sw_64/boot/dts/chip3.dts
+++ b/arch/sw_64/boot/dts/chip3.dts
@@ -105,6 +105,14 @@ rtc: pcf8523@68 {
 			};
 		};
 
+		pvt: pvt@0x8030 {
+			#address-cells = <2>;
+			#size-cells = <2>;
+			compatible = "sw64,pvt-vol";
+			reg = <0x8030 0x0 0x0 0x7c00>;
+			status = "okay";
+			};
+
 		spi: spi@0x8032 {
 			#address-cells = <2>;
 			#size-cells = <2>;
-- 
2.34.1

