============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Dec 17 2022  07:11:23 am
  Module:                 TOP_LU_PADS
  Technology libraries:   C28SOI_SC_8_CLK_LL 
                          C28SOI_SC_8_CORE_LL 
                          SPHD_HIPERF_160523 
                          DPHD_HIPERF_160523 
                          SPHD_HIPERF_151009 
                          LU_PADS_RECHAR 1.0
                          physical_cells 
  Operating conditions:   PVT_1V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Pin                            Type             Fanout  Load  Slew Delay Arrival   
                                                                    (fF)  (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock clk_p)                     launch                                                   0 R 
                                  latency                                      +2000    2000 R 
TOP_inst
  SYS_CTR_TOP_inst
    SYS_CTR_MAIN_NL_inst
      state_reg_reg[0]/CP                                                 1000          2000 R 
      state_reg_reg[0]/Q          C8T28SOIDV_LL_DFPQX10_P0       7    7.8   17   +90    2090 R 
      g10906/B                                                                    +0    2090   
      g10906/Z                    C8T28SOI_LL_NAND2AX2_P0        7    8.2   65   +84    2174 F 
      g10900/A                                                                    +0    2174   
      g10900/Z                    C8T28SOI_LL_NOR2X4_P0          1    4.5   43   +68    2242 R 
      drc_bufs/A                                                                  +0    2242   
      drc_bufs/Z                  C8T28SOIDV_LL_BFX91_P0         1 9494.0 2153 +2275    4517 R 
    SYS_CTR_MAIN_NL_inst/NL_ready 
  SYS_CTR_TOP_inst/NL_ready 
TOP_inst/NL_ready 
OutPad_NL_ready_inst/PADCORE                                                      +0    4517   
OutPad_NL_ready_inst/PAD          PAD_SIGNAL_OUT_ESD             1    1.1 3229    +0    4517 R 
NL_ready_p                   <<<  interconnect                            3229    +0    4517 R 
                                  out port                                        +0    4517 R 
(out_con)                         ext delay                                    +1000    5517 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk_p)                     capture                                              20000 R 
-----------------------------------------------------------------------------------------------
Timing slack :   14483ps 
Start-point  : TOP_inst/SYS_CTR_TOP_inst/SYS_CTR_MAIN_NL_inst/state_reg_reg[0]/CP
End-point    : NL_ready_p
