{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639154933319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 10:48:52 2021 " "Processing started: Fri Dec 10 10:48:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639154933320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639154933320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639154933320 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639154933375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639154933722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639154933722 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1639154933761 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1639154933761 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1639154934357 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1639154934485 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:control\|ALUOP\[0\] " "Node: controlUnit:control\|ALUOP\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[1\] controlUnit:control\|ALUOP\[0\] " "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[1\] is being clocked by controlUnit:control\|ALUOP\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639154934536 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639154934536 "|MIPS_Processor|controlUnit:control|ALUOP[0]"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639154934561 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639154934603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.825 " "Worst-case setup slack is 2.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154934723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154934723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.825               0.000 iCLK  " "    2.825               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154934723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639154934723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154934739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154934739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 iCLK  " "    0.294               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154934739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639154934739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.050 " "Worst-case recovery slack is 17.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154934747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154934747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.050               0.000 iCLK  " "   17.050               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154934747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639154934747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.281 " "Worst-case removal slack is 2.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154934752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154934752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.281               0.000 iCLK  " "    2.281               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154934752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639154934752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.600 " "Worst-case minimum pulse width slack is 9.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154934757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154934757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.600               0.000 iCLK  " "    9.600               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154934757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639154934757 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154936467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154936467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154936467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154936467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.258 ns " "Worst Case Available Settling Time: 36.258 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154936467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154936467 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154936467 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.825 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936485 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154936485 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.825  " "Path #1: Setup slack is 2.825 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_we_reg " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PCReg:g_PC\|s_Q\[27\] " "To Node      : PCReg:g_PC\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.453      3.453  R        clock network delay " "     3.453      3.453  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.716      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_we_reg " "     3.716      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.565      2.849 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a15\|portadataout\[8\] " "     6.565      2.849 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a15\|portadataout\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.582      1.017 FF    IC  RegFile\|Mux1\|Mux1~0\|datad " "     7.582      1.017 FF    IC  RegFile\|Mux1\|Mux1~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.707      0.125 FF  CELL  RegFile\|Mux1\|Mux1~0\|combout " "     7.707      0.125 FF  CELL  RegFile\|Mux1\|Mux1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.036      0.329 FF    IC  RegFile\|Mux1\|Mux1~1\|datab " "     8.036      0.329 FF    IC  RegFile\|Mux1\|Mux1~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.459      0.423 FR  CELL  RegFile\|Mux1\|Mux1~1\|combout " "     8.459      0.423 FR  CELL  RegFile\|Mux1\|Mux1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.663      0.204 RR    IC  RegFile\|Mux1\|Mux1~2\|datad " "     8.663      0.204 RR    IC  RegFile\|Mux1\|Mux1~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.818      0.155 RR  CELL  RegFile\|Mux1\|Mux1~2\|combout " "     8.818      0.155 RR  CELL  RegFile\|Mux1\|Mux1~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.873      3.055 RR    IC  RegFile\|Mux1\|Mux15~8\|datab " "    11.873      3.055 RR    IC  RegFile\|Mux1\|Mux15~8\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.275      0.402 RR  CELL  RegFile\|Mux1\|Mux15~8\|combout " "    12.275      0.402 RR  CELL  RegFile\|Mux1\|Mux15~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.503      1.228 RR    IC  RegFile\|Mux1\|Mux15~19\|datac " "    13.503      1.228 RR    IC  RegFile\|Mux1\|Mux15~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.773      0.270 RF  CELL  RegFile\|Mux1\|Mux15~19\|combout " "    13.773      0.270 RF  CELL  RegFile\|Mux1\|Mux15~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.054      0.281 FF    IC  g_andg2\|o_F~10\|datab " "    14.054      0.281 FF    IC  g_andg2\|o_F~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.479      0.425 FF  CELL  g_andg2\|o_F~10\|combout " "    14.479      0.425 FF  CELL  g_andg2\|o_F~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.268      0.789 FF    IC  g_andg2\|o_F~14\|datab " "    15.268      0.789 FF    IC  g_andg2\|o_F~14\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.618      0.350 FF  CELL  g_andg2\|o_F~14\|combout " "    15.618      0.350 FF  CELL  g_andg2\|o_F~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.887      0.269 FF    IC  g_andg2\|o_F~19\|datab " "    15.887      0.269 FF    IC  g_andg2\|o_F~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.237      0.350 FF  CELL  g_andg2\|o_F~19\|combout " "    16.237      0.350 FF  CELL  g_andg2\|o_F~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.469      0.232 FF    IC  g_andg2\|o_F\|datac " "    16.469      0.232 FF    IC  g_andg2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.750      0.281 FF  CELL  g_andg2\|o_F\|combout " "    16.750      0.281 FF  CELL  g_andg2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.023      0.273 FF    IC  g_PC\|s_Q\[26\]~1\|datad " "    17.023      0.273 FF    IC  g_PC\|s_Q\[26\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.148      0.125 FF  CELL  g_PC\|s_Q\[26\]~1\|combout " "    17.148      0.125 FF  CELL  g_PC\|s_Q\[26\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.037      0.889 FF    IC  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~0\|datac " "    18.037      0.889 FF    IC  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.318      0.281 FF  CELL  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~0\|combout " "    18.318      0.281 FF  CELL  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.548      0.230 FF    IC  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~1\|datad " "    18.548      0.230 FF    IC  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.698      0.150 FR  CELL  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~1\|combout " "    18.698      0.150 FR  CELL  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.407      0.709 RR    IC  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~2\|datad " "    19.407      0.709 RR    IC  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.546      0.139 RF  CELL  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~2\|combout " "    19.546      0.139 RF  CELL  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.782      0.236 FF    IC  g_PC\|s_Q\[27\]\|asdata " "    19.782      0.236 FF    IC  g_PC\|s_Q\[27\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.183      0.401 FF  CELL  PCReg:g_PC\|s_Q\[27\] " "    20.183      0.401 FF  CELL  PCReg:g_PC\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.978      2.978  R        clock network delay " "    22.978      2.978  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.010      0.032           clock pessimism removed " "    23.010      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.990     -0.020           clock uncertainty " "    22.990     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.008      0.018     uTsu  PCReg:g_PC\|s_Q\[27\] " "    23.008      0.018     uTsu  PCReg:g_PC\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.183 " "Data Arrival Time  :    20.183" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.008 " "Data Required Time :    23.008" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.825  " "Slack              :     2.825 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936486 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154936486 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.294 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.294" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936498 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154936498 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.294  " "Path #1: Hold slack is 0.294 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[74\] " "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[74\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.997      2.997  R        clock network delay " "     2.997      2.997  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.229      0.232     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[74\] " "     3.229      0.232     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[74\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.229      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[74\]\|q " "     3.229      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[74\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.880      0.651 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[2\] " "     3.880      0.651 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.952      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.952      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.468      3.468  R        clock network delay " "     3.468      3.468  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.436     -0.032           clock pessimism removed " "     3.436     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.436      0.000           clock uncertainty " "     3.436      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.658      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.658      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.952 " "Data Arrival Time  :     3.952" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.658 " "Data Required Time :     3.658" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.294  " "Slack              :     0.294 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936499 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154936499 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.050 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.050" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154936504 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.050  " "Path #1: Recovery slack is 17.050 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.110      3.110  R        clock network delay " "     3.110      3.110  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.342      0.232     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "     3.342      0.232     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.342      0.000 RR  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.342      0.000 RR  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.897      1.555 RR    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.897      1.555 RR    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.177      1.280 RF  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "     6.177      1.280 RF  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.297      3.297  R        clock network delay " "    23.297      3.297  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.305      0.008           clock pessimism removed " "    23.305      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.285     -0.020           clock uncertainty " "    23.285     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.227     -0.058     uTsu  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "    23.227     -0.058     uTsu  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.177 " "Data Arrival Time  :     6.177" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.227 " "Data Required Time :    23.227" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.050  " "Slack              :    17.050 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936504 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154936504 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.281 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.281" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154936507 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.281  " "Path #1: Removal slack is 2.281 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.997      2.997  R        clock network delay " "     2.997      2.997  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.229      0.232     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "     3.229      0.232     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.229      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.229      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.697      1.468 FF    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.697      1.468 FF    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.863      1.166 FR  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "     5.863      1.166 FR  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.404      3.404  R        clock network delay " "     3.404      3.404  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.396     -0.008           clock pessimism removed " "     3.396     -0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.396      0.000           clock uncertainty " "     3.396      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.582      0.186      uTh  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "     3.582      0.186      uTh  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.863 " "Data Arrival Time  :     5.863" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.582 " "Data Required Time :     3.582" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.281  " "Slack              :     2.281 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154936507 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154936507 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639154936509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639154936541 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639154937264 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:control\|ALUOP\[0\] " "Node: controlUnit:control\|ALUOP\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[1\] controlUnit:control\|ALUOP\[0\] " "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[1\] is being clocked by controlUnit:control\|ALUOP\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639154937478 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639154937478 "|MIPS_Processor|controlUnit:control|ALUOP[0]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.334 " "Worst-case setup slack is 4.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154937524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154937524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.334               0.000 iCLK  " "    4.334               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154937524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639154937524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154937536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154937536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 iCLK  " "    0.296               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154937536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639154937536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.275 " "Worst-case recovery slack is 17.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154937541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154937541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.275               0.000 iCLK  " "   17.275               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154937541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639154937541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.061 " "Worst-case removal slack is 2.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154937546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154937546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.061               0.000 iCLK  " "    2.061               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154937546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639154937546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.559 " "Worst-case minimum pulse width slack is 9.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154937550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154937550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.559               0.000 iCLK  " "    9.559               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154937550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639154937550 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154938804 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154938804 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154938804 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154938804 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.533 ns " "Worst Case Available Settling Time: 36.533 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154938804 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154938804 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154938804 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.334 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.334" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938825 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154938825 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.334  " "Path #1: Setup slack is 4.334 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[128\] " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[128\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[31\] " "To Node      : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.816      2.816  R        clock network delay " "     2.816      2.816  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.029      0.213     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[128\] " "     3.029      0.213     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|s_Q\[128\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.029      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q\[128\]\|q " "     3.029      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q\[128\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.545      0.516 FF    IC  ALUmux\|\\G_NBit_MUX:0:MUXI\|g_OrGate\|o_F~0\|datab " "     3.545      0.516 FF    IC  ALUmux\|\\G_NBit_MUX:0:MUXI\|g_OrGate\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.894      0.349 FF  CELL  ALUmux\|\\G_NBit_MUX:0:MUXI\|g_OrGate\|o_F~0\|combout " "     3.894      0.349 FF  CELL  ALUmux\|\\G_NBit_MUX:0:MUXI\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.165      0.271 FF    IC  MainALU\|AdderSubtractor\|ADD\|ADD1\|or0\|o_F~0\|dataa " "     4.165      0.271 FF    IC  MainALU\|AdderSubtractor\|ADD\|ADD1\|or0\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.534      0.369 FR  CELL  MainALU\|AdderSubtractor\|ADD\|ADD1\|or0\|o_F~0\|combout " "     4.534      0.369 FR  CELL  MainALU\|AdderSubtractor\|ADD\|ADD1\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.773      0.239 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|datab " "     4.773      0.239 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.142      0.369 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|combout " "     5.142      0.369 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:1:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.348      0.206 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|datac " "     5.348      0.206 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.613      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|combout " "     5.613      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:2:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.994      0.381 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|datad " "     5.994      0.381 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.138      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|combout " "     6.138      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:3:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.349      0.211 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|datad " "     6.349      0.211 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.493      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|combout " "     6.493      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:4:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.705      0.212 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|datad " "     6.705      0.212 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.849      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|combout " "     6.849      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:5:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.057      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|datad " "     7.057      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.201      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|combout " "     7.201      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:6:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.557      0.356 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|datad " "     7.557      0.356 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.701      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|combout " "     7.701      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:7:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.911      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|datad " "     7.911      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.055      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|combout " "     8.055      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:8:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.265      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|datad " "     8.265      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.409      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|combout " "     8.409      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:9:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.618      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|datad " "     8.618      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.762      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|combout " "     8.762      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:10:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.971      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|datad " "     8.971      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.115      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|combout " "     9.115      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:11:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.321      0.206 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|datac " "     9.321      0.206 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.586      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|combout " "     9.586      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:12:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.796      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|datad " "     9.796      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.940      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|combout " "     9.940      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:13:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.149      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|datad " "    10.149      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.293      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|combout " "    10.293      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:14:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.685      0.392 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|datad " "    10.685      0.392 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.829      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|combout " "    10.829      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:15:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.025      0.196 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|datad " "    11.025      0.196 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.169      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|combout " "    11.169      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:16:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.362      0.193 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|datad " "    11.362      0.193 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.506      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|combout " "    11.506      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:17:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.699      0.193 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|datad " "    11.699      0.193 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.843      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|combout " "    11.843      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:18:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.216      0.373 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|datad " "    12.216      0.373 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.360      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|combout " "    12.360      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:19:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.572      0.212 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|datad " "    12.572      0.212 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.716      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|combout " "    12.716      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:20:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.926      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|datad " "    12.926      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.070      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|combout " "    13.070      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:21:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.277      0.207 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|datac " "    13.277      0.207 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.542      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|combout " "    13.542      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:22:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.750      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|datad " "    13.750      0.208 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.894      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|combout " "    13.894      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:23:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.104      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|datad " "    14.104      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.248      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|combout " "    14.248      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:24:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.457      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|datad " "    14.457      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.601      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|combout " "    14.601      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:25:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.807      0.206 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|datac " "    14.807      0.206 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.072      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|combout " "    15.072      0.265 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:26:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.281      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|datad " "    15.281      0.209 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.425      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|combout " "    15.425      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:27:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.635      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|datad " "    15.635      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.779      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|combout " "    15.779      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:28:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.482      0.703 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|datad " "    16.482      0.703 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.626      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|combout " "    16.626      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:29:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.836      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|datad " "    16.836      0.210 RR    IC  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.980      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|combout " "    16.980      0.144 RR  CELL  MainALU\|AdderSubtractor\|ADD\|\\G_NBit_ADDER:30:ADD\|or0\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.175      0.195 RR    IC  MainALU\|mux_control\|Mux0~1\|datad " "    17.175      0.195 RR    IC  MainALU\|mux_control\|Mux0~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.319      0.144 RR  CELL  MainALU\|mux_control\|Mux0~1\|combout " "    17.319      0.144 RR  CELL  MainALU\|mux_control\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.508      0.189 RR    IC  MainALU\|mux_control\|Mux0~2\|datad " "    17.508      0.189 RR    IC  MainALU\|mux_control\|Mux0~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.652      0.144 RR  CELL  MainALU\|mux_control\|Mux0~2\|combout " "    17.652      0.144 RR  CELL  MainALU\|mux_control\|Mux0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.842      0.190 RR    IC  MainALU\|mux_control\|Mux0~3\|datad " "    17.842      0.190 RR    IC  MainALU\|mux_control\|Mux0~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.986      0.144 RR  CELL  MainALU\|mux_control\|Mux0~3\|combout " "    17.986      0.144 RR  CELL  MainALU\|mux_control\|Mux0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.173      0.187 RR    IC  MainALU\|mux_control\|Mux0~4\|datad " "    18.173      0.187 RR    IC  MainALU\|mux_control\|Mux0~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.317      0.144 RR  CELL  MainALU\|mux_control\|Mux0~4\|combout " "    18.317      0.144 RR  CELL  MainALU\|mux_control\|Mux0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.317      0.000 RR    IC  g_Reg_EXMEM\|REG\|s_Q\[31\]\|d " "    18.317      0.000 RR    IC  g_Reg_EXMEM\|REG\|s_Q\[31\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.397      0.080 RR  CELL  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[31\] " "    18.397      0.080 RR  CELL  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.725      2.725  R        clock network delay " "    22.725      2.725  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.732      0.007           clock pessimism removed " "    22.732      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.712     -0.020           clock uncertainty " "    22.712     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.731      0.019     uTsu  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[31\] " "    22.731      0.019     uTsu  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.397 " "Data Arrival Time  :    18.397" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.731 " "Data Required Time :    22.731" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.334  " "Slack              :     4.334 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938827 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154938827 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.296 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.296" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154938849 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.296  " "Path #1: Hold slack is 0.296 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[74\] " "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[74\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.726      2.726  R        clock network delay " "     2.726      2.726  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.939      0.213     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[74\] " "     2.939      0.213     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[74\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.939      0.000 FF  CELL  g_Reg_EXMEM\|REG\|s_Q\[74\]\|q " "     2.939      0.000 FF  CELL  g_Reg_EXMEM\|REG\|s_Q\[74\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.536      0.597 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[2\] " "     3.536      0.597 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.615      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.615      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.146      3.146  R        clock network delay " "     3.146      3.146  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.118     -0.028           clock pessimism removed " "     3.118     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.118      0.000           clock uncertainty " "     3.118      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.319      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.615 " "Data Arrival Time  :     3.615" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.319 " "Data Required Time :     3.319" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.296  " "Slack              :     0.296 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938849 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154938849 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.275 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.275" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154938855 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.275  " "Path #1: Recovery slack is 17.275 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.827      2.827  R        clock network delay " "     2.827      2.827  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.040      0.213     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "     3.040      0.213     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.040      0.000 RR  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.040      0.000 RR  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.500      1.460 RR    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.500      1.460 RR    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.648      1.148 RF  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "     5.648      1.148 RF  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.985      2.985  R        clock network delay " "    22.985      2.985  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.992      0.007           clock pessimism removed " "    22.992      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.972     -0.020           clock uncertainty " "    22.972     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.923     -0.049     uTsu  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "    22.923     -0.049     uTsu  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.648 " "Data Arrival Time  :     5.648" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.923 " "Data Required Time :    22.923" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.275  " "Slack              :    17.275 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938855 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154938855 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.061 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.061" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154938871 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.061  " "Path #1: Removal slack is 2.061 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.725      2.725  R        clock network delay " "     2.725      2.725  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.938      0.213     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "     2.938      0.213     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.938      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     2.938      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.259      1.321 FF    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.259      1.321 FF    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.308      1.049 FR  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "     5.308      1.049 FR  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.086      3.086  R        clock network delay " "     3.086      3.086  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.079     -0.007           clock pessimism removed " "     3.079     -0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.079      0.000           clock uncertainty " "     3.079      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.247      0.168      uTh  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "     3.247      0.168      uTh  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.308 " "Data Arrival Time  :     5.308" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.247 " "Data Required Time :     3.247" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.061  " "Slack              :     2.061 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154938871 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154938871 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639154938873 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controlUnit:control\|ALUOP\[0\] " "Node: controlUnit:control\|ALUOP\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[1\] controlUnit:control\|ALUOP\[0\] " "Latch ALUcontrol:ALUcont\|ALUcontrolOut\[1\] is being clocked by controlUnit:control\|ALUOP\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639154939111 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639154939111 "|MIPS_Processor|controlUnit:control|ALUOP[0]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.568 " "Worst-case setup slack is 11.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154939135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154939135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.568               0.000 iCLK  " "   11.568               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154939135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639154939135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154939159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154939159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 iCLK  " "    0.104               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154939159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639154939159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.477 " "Worst-case recovery slack is 18.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154939167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154939167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.477               0.000 iCLK  " "   18.477               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154939167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639154939167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.117 " "Worst-case removal slack is 1.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154939178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154939178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.117               0.000 iCLK  " "    1.117               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154939178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639154939178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.374 " "Worst-case minimum pulse width slack is 9.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154939185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154939185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.374               0.000 iCLK  " "    9.374               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639154939185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639154939185 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154941369 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154941369 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154941369 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154941369 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.070 ns " "Worst Case Available Settling Time: 38.070 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154941369 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639154941369 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154941369 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.568 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.568" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154941404 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.568  " "Path #1: Setup slack is 11.568 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_we_reg " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PCReg:g_PC\|s_Q\[27\] " "To Node      : PCReg:g_PC\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.849      1.849  R        clock network delay " "     1.849      1.849  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.977      0.128     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_we_reg " "     1.977      0.128     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.111      1.134 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a15\|portadataout\[6\] " "     3.111      1.134 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a15\|portadataout\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.570      0.459 FF    IC  JrMuxInputReg\|\\G_NBit_MUX:0:MUXI\|g_OrGate\|o_F\|datac " "     3.570      0.459 FF    IC  JrMuxInputReg\|\\G_NBit_MUX:0:MUXI\|g_OrGate\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.703      0.133 FF  CELL  JrMuxInputReg\|\\G_NBit_MUX:0:MUXI\|g_OrGate\|o_F\|combout " "     3.703      0.133 FF  CELL  JrMuxInputReg\|\\G_NBit_MUX:0:MUXI\|g_OrGate\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.369      0.666 FF    IC  RegFile\|Mux1\|Mux11~2\|datad " "     4.369      0.666 FF    IC  RegFile\|Mux1\|Mux11~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.432      0.063 FF  CELL  RegFile\|Mux1\|Mux11~2\|combout " "     4.432      0.063 FF  CELL  RegFile\|Mux1\|Mux11~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.843      0.411 FF    IC  RegFile\|Mux1\|Mux11~3\|dataa " "     4.843      0.411 FF    IC  RegFile\|Mux1\|Mux11~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.047      0.204 FF  CELL  RegFile\|Mux1\|Mux11~3\|combout " "     5.047      0.204 FF  CELL  RegFile\|Mux1\|Mux11~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.255      0.208 FF    IC  RegFile\|Mux1\|Mux11~4\|datab " "     5.255      0.208 FF    IC  RegFile\|Mux1\|Mux11~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.431      0.176 FF  CELL  RegFile\|Mux1\|Mux11~4\|combout " "     5.431      0.176 FF  CELL  RegFile\|Mux1\|Mux11~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.947      0.516 FF    IC  RegFile\|Mux1\|Mux11~5\|datab " "     5.947      0.516 FF    IC  RegFile\|Mux1\|Mux11~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.154      0.207 FF  CELL  RegFile\|Mux1\|Mux11~5\|combout " "     6.154      0.207 FF  CELL  RegFile\|Mux1\|Mux11~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.261      0.107 FF    IC  RegFile\|Mux1\|Mux11~8\|datad " "     6.261      0.107 FF    IC  RegFile\|Mux1\|Mux11~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.324      0.063 FF  CELL  RegFile\|Mux1\|Mux11~8\|combout " "     6.324      0.063 FF  CELL  RegFile\|Mux1\|Mux11~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.929      0.605 FF    IC  RegFile\|Mux1\|Mux11~19\|datac " "     6.929      0.605 FF    IC  RegFile\|Mux1\|Mux11~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.062      0.133 FF  CELL  RegFile\|Mux1\|Mux11~19\|combout " "     7.062      0.133 FF  CELL  RegFile\|Mux1\|Mux11~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.177      0.115 FF    IC  g_andg2\|o_F~12\|datad " "     7.177      0.115 FF    IC  g_andg2\|o_F~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.240      0.063 FF  CELL  g_andg2\|o_F~12\|combout " "     7.240      0.063 FF  CELL  g_andg2\|o_F~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.637      0.397 FF    IC  g_andg2\|o_F~14\|datac " "     7.637      0.397 FF    IC  g_andg2\|o_F~14\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.770      0.133 FF  CELL  g_andg2\|o_F~14\|combout " "     7.770      0.133 FF  CELL  g_andg2\|o_F~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.901      0.131 FF    IC  g_andg2\|o_F~19\|datab " "     7.901      0.131 FF    IC  g_andg2\|o_F~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.075      0.174 FF  CELL  g_andg2\|o_F~19\|combout " "     8.075      0.174 FF  CELL  g_andg2\|o_F~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.185      0.110 FF    IC  g_andg2\|o_F\|datac " "     8.185      0.110 FF    IC  g_andg2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.318      0.133 FF  CELL  g_andg2\|o_F\|combout " "     8.318      0.133 FF  CELL  g_andg2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.449      0.131 FF    IC  g_PC\|s_Q\[26\]~1\|datad " "     8.449      0.131 FF    IC  g_PC\|s_Q\[26\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.512      0.063 FF  CELL  g_PC\|s_Q\[26\]~1\|combout " "     8.512      0.063 FF  CELL  g_PC\|s_Q\[26\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.001      0.489 FF    IC  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~0\|datac " "     9.001      0.489 FF    IC  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.134      0.133 FF  CELL  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~0\|combout " "     9.134      0.133 FF  CELL  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.245      0.111 FF    IC  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~1\|datad " "     9.245      0.111 FF    IC  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.308      0.063 FF  CELL  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~1\|combout " "     9.308      0.063 FF  CELL  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.690      0.382 FF    IC  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~2\|datad " "     9.690      0.382 FF    IC  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.753      0.063 FF  CELL  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~2\|combout " "     9.753      0.063 FF  CELL  JrMux\|\\G_NBit_MUX:27:MUXI\|g_OrGate\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.865      0.112 FF    IC  g_PC\|s_Q\[27\]\|asdata " "     9.865      0.112 FF    IC  g_PC\|s_Q\[27\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.040      0.175 FF  CELL  PCReg:g_PC\|s_Q\[27\] " "    10.040      0.175 FF  CELL  PCReg:g_PC\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.601      1.601  R        clock network delay " "    21.601      1.601  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.621      0.020           clock pessimism removed " "    21.621      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.601     -0.020           clock uncertainty " "    21.601     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.608      0.007     uTsu  PCReg:g_PC\|s_Q\[27\] " "    21.608      0.007     uTsu  PCReg:g_PC\|s_Q\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.040 " "Data Arrival Time  :    10.040" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.608 " "Data Required Time :    21.608" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.568  " "Slack              :    11.568 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941404 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154941404 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.104 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.104" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941418 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154941418 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.104  " "Path #1: Hold slack is 0.104 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[74\] " "From Node    : Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[74\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.611      1.611  R        clock network delay " "     1.611      1.611  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.716      0.105     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[74\] " "     1.716      0.105     uTco  Reg_EXMEM:g_Reg_EXMEM\|register_138:REG\|s_Q\[74\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.716      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[74\]\|q " "     1.716      0.000 RR  CELL  g_Reg_EXMEM\|REG\|s_Q\[74\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.009      0.293 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[2\] " "     2.009      0.293 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.045      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     2.045      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.857      1.857  R        clock network delay " "     1.857      1.857  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.837     -0.020           clock pessimism removed " "     1.837     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.837      0.000           clock uncertainty " "     1.837      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.941      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     1.941      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.045 " "Data Arrival Time  :     2.045" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.941 " "Data Required Time :     1.941" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.104  " "Slack              :     0.104 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941419 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154941419 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.477 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.477" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154941425 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 18.477  " "Path #1: Recovery slack is 18.477 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.672      1.672  R        clock network delay " "     1.672      1.672  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.777      0.105     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "     1.777      0.105     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.777      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.777      0.000 FF  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.626      0.849 FF    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.626      0.849 FF    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.237      0.611 FR  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "     3.237      0.611 FR  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.754      1.754  R        clock network delay " "    21.754      1.754  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.759      0.005           clock pessimism removed " "    21.759      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.739     -0.020           clock uncertainty " "    21.739     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.714     -0.025     uTsu  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "    21.714     -0.025     uTsu  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.237 " "Data Arrival Time  :     3.237" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.714 " "Data Required Time :    21.714" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.477  " "Slack              :    18.477 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941425 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154941425 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.117 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.117" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154941427 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.117  " "Path #1: Removal slack is 1.117 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "From Node    : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "To Node      : Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.609      1.609  R        clock network delay " "     1.609      1.609  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.714      0.105     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "     1.714      0.105     uTco  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.714      0.000 RR  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.714      0.000 RR  CELL  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.445      0.731 RR    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.445      0.731 RR    IC  g_RegIDEX\|REG\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.025      0.580 RF  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "     3.025      0.580 RF  CELL  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.823      1.823  R        clock network delay " "     1.823      1.823  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.818     -0.005           clock pessimism removed " "     1.818     -0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.818      0.000           clock uncertainty " "     1.818      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.908      0.090      uTh  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "     1.908      0.090      uTh  Reg_IDEX:g_RegIDEX\|register_186:REG\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.025 " "Data Arrival Time  :     3.025" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.908 " "Data Required Time :     1.908" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.117  " "Slack              :     1.117 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639154941427 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639154941427 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639154941830 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639154941832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "747 " "Peak virtual memory: 747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639154941911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 10:49:01 2021 " "Processing ended: Fri Dec 10 10:49:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639154941911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639154941911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639154941911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639154941911 ""}
