/* Generated by Yosys 0.37 (git sha1 a5c7f69ed, clang 14.0.0-1ubuntu1.1 -fPIC -Os) */

module la_clkicgor(clk, te, en, eclk);
  wire _0_;
  input clk;
  wire clk;
  output eclk;
  wire eclk;
  input en;
  wire en;
  wire en_stable;
  input te;
  wire te;
  wire \te_$_OR__A_Y ;
  gf180mcu_fd_sc_mcu9t5v0__clkinv_2 _1_ (
    .I(clk),
    .ZN(_0_)
  );
  gf180mcu_fd_sc_mcu9t5v0__nand2_2 _2_ (
    .A1(_0_),
    .A2(en_stable),
    .ZN(eclk)
  );
  gf180mcu_fd_sc_mcu9t5v0__or2_2 _3_ (
    .A1(te),
    .A2(en),
    .Z(\te_$_OR__A_Y )
  );
  gf180mcu_fd_sc_mcu9t5v0__latq_1 en_stable_gf180mcu_fd_sc_mcu9t5v0__latq_1_Q (
    .D(\te_$_OR__A_Y ),
    .E(clk),
    .Q(en_stable)
  );
endmodule
