
---------- Begin Simulation Statistics ----------
final_tick                                27813757500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    251                       # Simulator instruction rate (inst/s)
host_mem_usage                                8956288                       # Number of bytes of host memory used
host_op_rate                                      257                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32696.19                       # Real time elapsed on the host
host_tick_rate                                 737450                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8205915                       # Number of instructions simulated
sim_ops                                       8407721                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024112                       # Number of seconds simulated
sim_ticks                                 24111813125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.386124                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  402007                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               412797                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                563                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3774                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            410168                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3278                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4583                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1305                       # Number of indirect misses.
system.cpu.branchPred.lookups                  435675                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8735                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          791                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2565309                       # Number of instructions committed
system.cpu.committedOps                       2601276                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.374006                       # CPI: cycles per instruction
system.cpu.discardedOps                         10465                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1305745                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             95947                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           791168                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2673382                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296384                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      540                       # number of quiesce instructions executed
system.cpu.numCycles                          8655368                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       540                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1697371     65.25%     65.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1239      0.05%     65.30% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::MemRead                  97222      3.74%     69.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                805444     30.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2601276                       # Class of committed instruction
system.cpu.quiesceCycles                     29923533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5981986                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        742412                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              235628                       # Transaction distribution
system.membus.trans_dist::ReadResp             236308                       # Transaction distribution
system.membus.trans_dist::WriteReq             140558                       # Transaction distribution
system.membus.trans_dist::WriteResp            140558                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          336                       # Transaction distribution
system.membus.trans_dist::WriteClean               90                       # Transaction distribution
system.membus.trans_dist::CleanEvict              274                       # Transaction distribution
system.membus.trans_dist::ReadExReq               168                       # Transaction distribution
system.membus.trans_dist::ReadExResp              169                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            319                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           362                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       370474                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        370474                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           47                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       742568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       754039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       740948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       740948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1495718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        59968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        78624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23709852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23709852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23808828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1118184                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000042                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006483                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1118137    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      47      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1118184                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1898326470                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11589500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              676281                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2280625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9316675                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1441967570                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1616250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       316928                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       316928                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       520734                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       520734                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5054                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        69728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1478656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1515520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1675324                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3498                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1115284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23658496                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24248320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26671724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2750714625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             11.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2222037393                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          9.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1473054000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       229376                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       102400                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2718004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4077006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2718004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9513013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5436008                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4077006                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9513013                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2718004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9513013                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6795010                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19026027                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4077006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9513013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13590019                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4077006                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1401803                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5478808                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4077006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13590019                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1401803                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19068827                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       235050                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       235050                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       135424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       135424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       720896                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       740948                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23068672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23709852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       461709                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       461709    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       461709                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1075719375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1310655000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     37706912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38558880                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       851968                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       853140                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1705108                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      9426728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9453352                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       212992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        26672                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       239664                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1563835611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     10872015                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     24462034                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1599169660                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35334050                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     35382656                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     70716706                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1599169660                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     46254672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     24462034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1669886366                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18022400                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     27000832                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10420224                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15335424                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25755648                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4505600                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       260096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4786176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2605056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       479232                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3084288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      2718004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     24462034                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    747451048                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    345186484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1119817571                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    432162606                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    636012892                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1068175498                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      2718004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     24462034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1179613655                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    981199376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2187993069                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       214832                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       231216                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        53708                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        54220                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      8909824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       679501                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total      9589324                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      3397505                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      2718004                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      6115509                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     12307328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      3397505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     15704833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     10534919                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      2718004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     13252923                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      2718004                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      5436008                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      8154011                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     13252923                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      5436008                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      2718004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     21406934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20416                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20416                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          319                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          339                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       846722                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        53086                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         899808                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       846722                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       846722                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       846722                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        53086                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        899808                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197780                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14745600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15075420                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8323072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8694400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       230400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              235561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          426                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       130048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      2718004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8202618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    611550858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1401803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1356348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             625229630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1130732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     10872015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       679501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    345186484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2718004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            360586736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1130732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      2718004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     19074634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       679501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    956737342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2718004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1401803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1356348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            985816366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    360213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006450047000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          309                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          309                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              429900                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             144142                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      235560                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135850                       # Number of write requests accepted
system.mem_ctrls.readBursts                    235560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    253                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8473                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7605522700                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1176535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13782331450                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32321.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58571.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       196                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   219465                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  126451                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                235558                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135850                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  206978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    392                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.585864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.888414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.875626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          632      2.50%      2.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          538      2.13%      4.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          392      1.55%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          451      1.79%      7.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          439      1.74%      9.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          409      1.62%     11.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          344      1.36%     12.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          392      1.55%     14.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21658     85.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25255                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     761.537217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    980.175148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            176     56.96%     56.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.32%     57.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.32%     57.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.32%     57.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           45     14.56%     72.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.32%     72.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            4      1.29%     74.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           68     22.01%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            8      2.59%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            3      0.97%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           309                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     439.669903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    148.005287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    474.249723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            114     36.89%     36.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      4.85%     41.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            31     10.03%     51.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      2.91%     54.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.65%     55.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.32%     55.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.29%     56.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.29%     58.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            6      1.94%     60.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.32%     60.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.32%     60.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      4.85%     65.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          106     34.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           309                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15059648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8694912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15075356                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8694400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       624.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       360.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    625.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    360.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24111525625                       # Total gap between requests
system.mem_ctrls.avgGap                      64918.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197780                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14730560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8321984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 2675535.002928155009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8202618.317198823206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 610927097.171586155891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1401802.503394277766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1348384.703856649576                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1197089.569762497908                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 10872015.249993773177                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 679500.953124610824                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 345141361.077133834362                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2718003.812498443294                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       230400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          426                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58924165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    180947090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13471615540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     48858615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21986040                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34491517005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3248878750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  11616482625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 457160888625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    987849250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57543.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58445.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58470.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     92186.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43109.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  80966002.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    793183.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma  45376885.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3515324.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    964696.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18383705980                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1304310000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4425939520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1080                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           540                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     34634105.555556                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    188386479.109794                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          540    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        23125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545337500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             540                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9111340500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18702417000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1369245                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1369245                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1369245                       # number of overall hits
system.cpu.icache.overall_hits::total         1369245                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          319                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            319                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          319                       # number of overall misses
system.cpu.icache.overall_misses::total           319                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13871875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13871875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13871875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13871875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1369564                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1369564                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1369564                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1369564                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000233                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000233                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000233                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000233                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43485.501567                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43485.501567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43485.501567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43485.501567                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          319                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          319                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          319                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          319                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13367000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13367000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13367000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13367000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41902.821317                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41902.821317                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41902.821317                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41902.821317                       # average overall mshr miss latency
system.cpu.icache.replacements                     94                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1369245                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1369245                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          319                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           319                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13871875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13871875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1369564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1369564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000233                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000233                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43485.501567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43485.501567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13367000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13367000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41902.821317                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41902.821317                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.047297                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              118192                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                94                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1257.361702                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.047297                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.861421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.861421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2739446                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2739446                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       154661                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           154661                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       154661                       # number of overall hits
system.cpu.dcache.overall_hits::total          154661                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          686                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            686                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          686                       # number of overall misses
system.cpu.dcache.overall_misses::total           686                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52376500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52376500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52376500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52376500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       155347                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       155347                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       155347                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       155347                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004416                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004416                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004416                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004416                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76350.583090                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76350.583090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76350.583090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76350.583090                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          336                       # number of writebacks
system.cpu.dcache.writebacks::total               336                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          156                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          530                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          530                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          530                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          530                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5712                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5712                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39589250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39589250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39589250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39589250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12571875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12571875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003412                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003412                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003412                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003412                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74696.698113                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74696.698113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74696.698113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74696.698113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2200.958508                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2200.958508                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    516                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        96221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           96221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27871375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27871375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        96596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        96596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003882                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003882                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74323.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74323.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          362                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          362                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          578                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          578                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26499000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26499000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12571875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12571875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003748                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003748                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73201.657459                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73201.657459                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21750.648789                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21750.648789                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     24505125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24505125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        58751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        58751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005294                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005294                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78794.614148                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78794.614148                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13090250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13090250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002860                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002860                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77918.154762                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77918.154762                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       370474                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       370474                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3865039250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3865039250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10432.686909                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10432.686909                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        76923                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        76923                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       293551                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       293551                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3738150470                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3738150470                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12734.245395                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12734.245395                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           458.940240                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8277                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               606                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.658416                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   458.940240                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.896368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.896368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3585711                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3585711                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27813757500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27813935000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    251                       # Simulator instruction rate (inst/s)
host_mem_usage                                8956288                       # Number of bytes of host memory used
host_op_rate                                      257                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32696.29                       # Real time elapsed on the host
host_tick_rate                                 737454                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8205924                       # Number of instructions simulated
sim_ops                                       8407736                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024112                       # Number of seconds simulated
sim_ticks                                 24111990625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.385423                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  402008                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               412801                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                564                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3776                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            410169                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3278                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4584                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1306                       # Number of indirect misses.
system.cpu.branchPred.lookups                  435682                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8738                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          791                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2565318                       # Number of instructions committed
system.cpu.committedOps                       2601291                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.374105                       # CPI: cycles per instruction
system.cpu.discardedOps                         10470                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1305761                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             95948                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           791170                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2673607                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296375                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      540                       # number of quiesce instructions executed
system.cpu.numCycles                          8655652                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       540                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1697379     65.25%     65.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1239      0.05%     65.30% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::MemRead                  97228      3.74%     69.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                805444     30.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2601291                       # Class of committed instruction
system.cpu.quiesceCycles                     29923533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5982045                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        742419                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              235628                       # Transaction distribution
system.membus.trans_dist::ReadResp             236312                       # Transaction distribution
system.membus.trans_dist::WriteReq             140558                       # Transaction distribution
system.membus.trans_dist::WriteResp            140558                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          338                       # Transaction distribution
system.membus.trans_dist::WriteClean               90                       # Transaction distribution
system.membus.trans_dist::CleanEvict              276                       # Transaction distribution
system.membus.trans_dist::ReadExReq               168                       # Transaction distribution
system.membus.trans_dist::ReadExResp              169                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            320                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           364                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       370474                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        370474                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           47                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       742574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       754045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       740948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       740948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1495729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        60224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        78880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23709852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23709852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23809212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1118187                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000042                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006483                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1118140    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      47      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1118187                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1898339345                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11589500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              680406                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2280625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9328300                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1441967570                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1626250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       316928                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       316928                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       520734                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       520734                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5054                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        69728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1478656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1515520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1675324                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3498                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1115284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23658496                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24248320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26671724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2750714625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             11.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2222037393                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          9.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1473054000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       229376                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       102400                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2717984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4076976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2717984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9512943                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5435968                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4076976                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9512943                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2717984                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9512943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6794960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19025887                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4076976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9512943                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13589919                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4076976                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1401792                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5478768                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4076976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13589919                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1401792                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19068687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       235050                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       235050                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       135424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       135424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       720896                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       740948                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23068672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23709852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       461709                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       461709    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       461709                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1075719375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1310655000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     37706912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38558880                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       851968                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       853140                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1705108                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      9426728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9453352                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       212992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        26672                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       239664                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1563824098                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     10871935                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     24461854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1599157888                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35333789                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     35382396                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     70716185                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1599157888                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     46254331                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     24461854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1669874073                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18022400                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     27000832                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10420224                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15335424                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25755648                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4505600                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       260096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4786176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2605056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       479232                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3084288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      2717984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     24461854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    747445546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    345183943                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1119809327                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    432159425                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    636008210                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1068167635                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      2717984                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     24461854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1179604971                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    981192153                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2187976962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       214832                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       231216                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        53708                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        54220                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      8909758                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       679496                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total      9589254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      3397480                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      2717984                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      6115464                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     12307238                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      3397480                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     15704717                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     10534842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      2717984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     13252825                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      2717984                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      5435968                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      8153951                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     13252825                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      5435968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      2717984                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     21406777                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20480                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21760                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20480                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20480                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          320                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          340                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       849370                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        53086                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         902456                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       849370                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       849370                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       849370                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        53086                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        902456                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197780                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14745600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15075548                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8323072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8694528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       230400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              235563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          428                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       130048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135852                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      2717984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8202558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    611546356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1401792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1361646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             625230336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1136032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     10871935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       679496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    345183943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2717984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            360589390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1136032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      2717984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     19074493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       679496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    956730299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2717984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1401792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1361646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            985819726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    360213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006450047000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          309                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          309                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              429906                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             144142                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      235562                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135852                       # Number of write requests accepted
system.mem_ctrls.readBursts                    235562                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135852                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    253                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8473                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7605531575                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1176545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13782392825                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32321.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58571.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       196                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   219467                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  126451                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                235560                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135852                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  206978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    392                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.585864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.888414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.875626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          632      2.50%      2.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          538      2.13%      4.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          392      1.55%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          451      1.79%      7.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          439      1.74%      9.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          409      1.62%     11.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          344      1.36%     12.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          392      1.55%     14.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21658     85.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25255                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     761.537217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    980.175148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            176     56.96%     56.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.32%     57.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.32%     57.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.32%     57.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           45     14.56%     72.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.32%     72.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            4      1.29%     74.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           68     22.01%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            8      2.59%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            3      0.97%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           309                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     439.669903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    148.005287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    474.249723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            114     36.89%     36.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      4.85%     41.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            31     10.03%     51.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      2.91%     54.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.65%     55.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.32%     55.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.29%     56.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.29%     58.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            6      1.94%     60.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.32%     60.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.32%     60.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      4.85%     65.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          106     34.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           309                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15059776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8694912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15075484                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8694528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       624.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       360.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    625.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    360.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24111978750                       # Total gap between requests
system.mem_ctrls.avgGap                      64919.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197780                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14730560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8321984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 2675515.307023722678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8202557.933766615577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 610922599.842376112938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1401792.184049507603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1353683.339863192989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1197080.757408431498                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 10871935.215842429549                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 679495.950990151847                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 345138820.325001716614                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2717983.803960607387                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       230400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          428                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58924165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    180947090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13471615540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     48858615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22047415                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34491517005                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3248878750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  11616482625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 457160888625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    987849250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57543.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58445.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58470.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     92186.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43061.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  80587656.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    793183.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma  45376885.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3515324.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    964696.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18383705980                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1304310000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4426117020                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1080                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           540                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     34634105.555556                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    188386479.109794                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          540    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        23125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545337500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             540                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9111518000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18702417000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1369257                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1369257                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1369257                       # number of overall hits
system.cpu.icache.overall_hits::total         1369257                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          320                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            320                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          320                       # number of overall misses
system.cpu.icache.overall_misses::total           320                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13958750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13958750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13958750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13958750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1369577                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1369577                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1369577                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1369577                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000234                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000234                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000234                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000234                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43621.093750                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43621.093750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43621.093750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43621.093750                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          320                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          320                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          320                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          320                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13450625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13450625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13450625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13450625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000234                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000234                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000234                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000234                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42033.203125                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42033.203125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42033.203125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42033.203125                       # average overall mshr miss latency
system.cpu.icache.replacements                     96                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1369257                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1369257                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          320                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           320                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13958750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13958750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1369577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1369577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43621.093750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43621.093750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          320                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          320                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13450625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13450625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42033.203125                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42033.203125                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.047363                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2999187                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               546                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5493.016484                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.047363                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.861421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.861421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2739474                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2739474                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       154666                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           154666                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       154666                       # number of overall hits
system.cpu.dcache.overall_hits::total          154666                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          688                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            688                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          688                       # number of overall misses
system.cpu.dcache.overall_misses::total           688                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52505875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52505875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52505875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52505875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       155354                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       155354                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       155354                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       155354                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004429                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004429                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004429                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004429                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76316.678779                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76316.678779                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76316.678779                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76316.678779                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          338                       # number of writebacks
system.cpu.dcache.writebacks::total               338                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          156                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          532                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          532                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5712                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5712                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39715375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39715375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39715375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39715375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12571875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12571875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003424                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003424                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003424                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003424                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74652.960526                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74652.960526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74652.960526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74652.960526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2200.958508                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2200.958508                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    518                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        96226                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           96226                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28000750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28000750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        96603                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        96603                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74272.546419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74272.546419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          364                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          364                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          578                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          578                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26625125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26625125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12571875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12571875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003768                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003768                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73145.947802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73145.947802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21750.648789                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21750.648789                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     24505125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24505125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        58751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        58751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005294                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005294                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78794.614148                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78794.614148                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13090250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13090250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002860                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002860                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77918.154762                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77918.154762                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       370474                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       370474                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3865039250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3865039250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10432.686909                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10432.686909                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        76923                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        76923                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       293551                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       293551                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3738150470                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3738150470                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12734.245395                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12734.245395                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           458.940079                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              158621                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1045                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            151.790431                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   458.940079                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.896367                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.896367                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3585741                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3585741                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27813935000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
