# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/exec_unit/lut/*.sv         design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  ip_cores/fifo_16x128.v                simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:02:52 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 04:02:52 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:02:52 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 04:02:52 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:02:52 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 04:02:52 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:02:52 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 04:02:52 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:02:52 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 04:02:53 on Apr 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:02:53 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 04:02:53 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:02:53 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/eu_top.sv design_rtl/exec_unit/lut/lut.sv design_rtl/exec_unit/lut/lut_fetch.sv design_rtl/exec_unit/lut/lut_wrapper.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v ip_cores/fifo_16x128.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling module eu_top
# -- Compiling module lut
# ** Error: (vlog-13069) design_rtl/exec_unit/lut/lut.sv(54): near "else": syntax error, unexpected else.
# -- Compiling module lut_fetch
# ** Error: (vlog-13069) design_rtl/exec_unit/lut/lut_fetch.sv(47): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) design_rtl/exec_unit/lut/lut_fetch.sv(59): near "always_ff": syntax error, unexpected "SystemVerilog keyword 'always_ff'".
# ** Error: design_rtl/exec_unit/lut/lut_fetch.sv(106): (vlog-2730) Undefined variable: 'IDLE'.
# -- Compiling module lut_wrapper
# ** Error: (vlog-13069) design_rtl/exec_unit/lut/lut_wrapper.sv(24): near "#": syntax error, unexpected '#', expecting ';'.
# ** Error: design_rtl/exec_unit/lut/lut_wrapper.sv(42): (vlog-2730) Undefined variable: 'fetch_sub_idx'.
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# ** Error: (vlog-7) Failed to open design unit file "ip_cores/mult_int8.v" in read mode.
# No such file or directory. (errno = ENOENT)
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module fifo_16x128
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# End time: 04:02:53 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/testbench/compile.tcl line 45
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/exec_unit/lut/*.sv         design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  ip_cores/fifo_16x128.v                simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:03:12 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 04:03:12 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:03:12 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 04:03:12 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:03:12 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 04:03:12 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:03:12 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 04:03:12 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:03:12 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 04:03:12 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:03:12 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 04:03:12 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:03:12 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/eu_top.sv design_rtl/exec_unit/lut/lut.sv design_rtl/exec_unit/lut/lut_fetch.sv design_rtl/exec_unit/lut/lut_wrapper.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v ip_cores/fifo_16x128.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling module eu_top
# -- Compiling module lut
# ** Error: design_rtl/exec_unit/lut/lut.sv(52): Invalid context for genvar i. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: design_rtl/exec_unit/lut/lut.sv(52): Invalid context for genvar i. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: design_rtl/exec_unit/lut/lut.sv(52): Invalid context for genvar i. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: design_rtl/exec_unit/lut/lut.sv(53): Invalid context for genvar i. A genvar can be used only inside of the generate loop that it indexes.
# -- Compiling module lut_fetch
# ** Error: (vlog-13069) design_rtl/exec_unit/lut/lut_fetch.sv(47): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) design_rtl/exec_unit/lut/lut_fetch.sv(59): near "always_ff": syntax error, unexpected "SystemVerilog keyword 'always_ff'".
# ** Error: design_rtl/exec_unit/lut/lut_fetch.sv(106): (vlog-2730) Undefined variable: 'IDLE'.
# -- Compiling module lut_wrapper
# ** Error: (vlog-13069) design_rtl/exec_unit/lut/lut_wrapper.sv(24): near "#": syntax error, unexpected '#', expecting ';'.
# ** Error: design_rtl/exec_unit/lut/lut_wrapper.sv(42): (vlog-2730) Undefined variable: 'fetch_sub_idx'.
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# ** Error: (vlog-7) Failed to open design unit file "ip_cores/mult_int8.v" in read mode.
# No such file or directory. (errno = ENOENT)
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module fifo_16x128
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# End time: 04:03:13 on Apr 06,2025, Elapsed time: 0:00:01
# Errors: 10, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/testbench/compile.tcl line 45
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/exec_unit/lut/*.sv         design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  ip_cores/fifo_16x128.v                simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:03:27 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 04:03:27 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:03:27 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 04:03:27 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:03:27 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 04:03:27 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:03:27 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 04:03:27 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:03:27 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 04:03:27 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:03:27 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 04:03:27 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:03:27 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/eu_top.sv design_rtl/exec_unit/lut/lut.sv design_rtl/exec_unit/lut/lut_fetch.sv design_rtl/exec_unit/lut/lut_wrapper.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v ip_cores/fifo_16x128.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling module eu_top
# -- Compiling module lut
# -- Compiling module lut_fetch
# ** Error: (vlog-13069) design_rtl/exec_unit/lut/lut_fetch.sv(47): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) design_rtl/exec_unit/lut/lut_fetch.sv(59): near "always_ff": syntax error, unexpected "SystemVerilog keyword 'always_ff'".
# ** Error: design_rtl/exec_unit/lut/lut_fetch.sv(106): (vlog-2730) Undefined variable: 'IDLE'.
# -- Compiling module lut_wrapper
# ** Error: (vlog-13069) design_rtl/exec_unit/lut/lut_wrapper.sv(24): near "#": syntax error, unexpected '#', expecting ';'.
# ** Error: design_rtl/exec_unit/lut/lut_wrapper.sv(42): (vlog-2730) Undefined variable: 'fetch_sub_idx'.
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# ** Error: (vlog-7) Failed to open design unit file "ip_cores/mult_int8.v" in read mode.
# No such file or directory. (errno = ENOENT)
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module fifo_16x128
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# End time: 04:03:27 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/testbench/compile.tcl line 45
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/exec_unit/lut/*.sv         design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  ip_cores/fifo_16x128.v                simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:04:10 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 04:04:10 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:04:10 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 04:04:10 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:04:10 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 04:04:10 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:04:10 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 04:04:10 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:04:10 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 04:04:10 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:04:10 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 04:04:10 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:04:10 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/eu_top.sv design_rtl/exec_unit/lut/lut.sv design_rtl/exec_unit/lut/lut_fetch.sv design_rtl/exec_unit/lut/lut_wrapper.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v ip_cores/fifo_16x128.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling module eu_top
# -- Compiling module lut
# -- Compiling module lut_fetch
# ** Error: design_rtl/exec_unit/lut/lut_fetch.sv(106): (vlog-2730) Undefined variable: 'IDLE'.
# -- Compiling module lut_wrapper
# ** Error: (vlog-13069) design_rtl/exec_unit/lut/lut_wrapper.sv(24): near "#": syntax error, unexpected '#', expecting ';'.
# ** Error: design_rtl/exec_unit/lut/lut_wrapper.sv(42): (vlog-2730) Undefined variable: 'fetch_sub_idx'.
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# ** Error: (vlog-7) Failed to open design unit file "ip_cores/mult_int8.v" in read mode.
# No such file or directory. (errno = ENOENT)
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module fifo_16x128
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# End time: 04:04:10 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/testbench/compile.tcl line 45
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do simulation/testbench/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/ctrl_unit/*.sv              design_rtl/exec_unit/stmm/*.sv         design_rtl/exec_unit/layernorm/*.sv    design_rtl/exec_unit/*.sv              design_rtl/exec_unit/lut/*.sv         design_rtl/interface/*.sv               design_rtl/io/*.sv                      design_rtl/register_file/*.sv           design_rtl/support/*.sv                 design_rtl/design_top.sv                ip_cores/mult_int8.v                     ip_cores/ram_512x1408.v                  ip_cores/ram_176x1408.v                  ip_cores/fifo_16x128.v                simulation/testbench/avmm_raw_intf.sv  simulation/testbench/avmm_sdram_bfm.sv  simulation/testbench/hps_bfm.sv        simulation/testbench/soc_system_bfm.sv   simulation/testbench/top_tb.sv    
#  
#     ip_cores/fp16_to_int16_sim          ip_cores/int18_to_fp16_sim          ip_cores/int16_to_fp16_sim          ip_cores/uint16_to_fp16_sim         ip_cores/mult_fp16_sim              ip_cores/rsqrt_sim                  
# reading modelsim.ini
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:04:30 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/fp16_to_int16_sim/fp16_to_int16.vo 
# -- Compiling module fp16_to_int16
# 
# Top level modules:
# 	fp16_to_int16
# End time: 04:04:30 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:04:30 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int18_to_fp16_sim/int18_to_fp16.vo 
# -- Compiling module int18_to_fp16
# 
# Top level modules:
# 	int18_to_fp16
# End time: 04:04:30 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:04:30 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/int16_to_fp16_sim/int16_to_fp16.vo 
# -- Compiling module int16_to_fp16
# 
# Top level modules:
# 	int16_to_fp16
# End time: 04:04:31 on Apr 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:04:31 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/uint16_to_fp16_sim/uint16_to_fp16.vo 
# -- Compiling module uint16_to_fp16
# 
# Top level modules:
# 	uint16_to_fp16
# End time: 04:04:31 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:04:31 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/mult_fp16_sim/mult_fp16.vo 
# -- Compiling module mult_fp16
# 
# Top level modules:
# 	mult_fp16
# End time: 04:04:31 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:04:31 on Apr 06,2025
# vlog -reportprogress 300 ip_cores/rsqrt_sim/rsqrt.vo 
# -- Compiling module rsqrt
# 
# Top level modules:
# 	rsqrt
# End time: 04:04:31 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 04:04:31 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/ctrl_unit/ctrl_unit.sv design_rtl/ctrl_unit/inst_decode.sv design_rtl/exec_unit/stmm/stmm.sv design_rtl/exec_unit/stmm/stmm_fetch.sv design_rtl/exec_unit/stmm/stmm_wrapper.sv design_rtl/exec_unit/stmm/vvm.sv design_rtl/exec_unit/layernorm/gamma_path.sv design_rtl/exec_unit/layernorm/layernorm.sv design_rtl/exec_unit/layernorm/layernorm_fetch.sv design_rtl/exec_unit/layernorm/layernorm_wrapper.sv design_rtl/exec_unit/eu_top.sv design_rtl/exec_unit/lut/lut.sv design_rtl/exec_unit/lut/lut_fetch.sv design_rtl/exec_unit/lut/lut_wrapper.sv design_rtl/interface/bram_intf.sv design_rtl/interface/bram_mux.sv design_rtl/interface/eu_ctrl_intf.sv design_rtl/interface/rf_ldst_intf.sv design_rtl/interface/rf_move_intf.sv design_rtl/interface/rmio_intf.sv design_rtl/interface/rmio_pipeline.sv design_rtl/interface/sdram_intf.sv design_rtl/interface/sdram_read_intf.sv design_rtl/interface/sdram_read_mux.sv design_rtl/io/avmm_sdram_read_wrapper.sv design_rtl/io/avmm_sdram_wrapper.sv design_rtl/io/pio32_f2h.sv design_rtl/io/pio32_h2f.sv design_rtl/register_file/output_tree_mux.sv design_rtl/register_file/rf_ldst.sv design_rtl/register_file/rf_move.sv design_rtl/register_file/rf_ram.sv design_rtl/register_file/rf_ram_mux.sv design_rtl/register_file/rf_wrapper.sv design_rtl/support/count_down.sv design_rtl/support/plexer.sv design_rtl/support/saturate.sv design_rtl/design_top.sv ip_cores/mult_int8.v ip_cores/ram_512x1408.v ip_cores/ram_176x1408.v ip_cores/fifo_16x128.v simulation/testbench/avmm_raw_intf.sv simulation/testbench/avmm_sdram_bfm.sv simulation/testbench/hps_bfm.sv simulation/testbench/soc_system_bfm.sv simulation/testbench/top_tb.sv 
# -- Compiling module ctrl_unit
# -- Compiling module inst_decode
# -- Compiling module StMM
# -- Compiling module stmm_fetch
# -- Compiling module stmm_wrapper
# -- Compiling module vvm
# -- Compiling module gamma_path
# -- Compiling module layernorm
# -- Compiling module layernorm_fetch
# -- Compiling module layernorm_wrapper
# -- Compiling module eu_top
# -- Compiling module lut
# -- Compiling module lut_fetch
# -- Compiling module lut_wrapper
# ** Error: (vlog-13069) design_rtl/exec_unit/lut/lut_wrapper.sv(24): near "#": syntax error, unexpected '#', expecting ';'.
# ** Error: design_rtl/exec_unit/lut/lut_wrapper.sv(42): (vlog-2730) Undefined variable: 'fetch_sub_idx'.
# -- Compiling interface bram_intf
# -- Compiling module bram_mux
# -- Compiling interface eu_ctrl_intf
# -- Compiling interface rf_ldst_intf
# -- Compiling interface rf_move_intf
# -- Compiling interface rmio_intf
# -- Compiling module rmio_pipeline
# -- Compiling interface sdram_intf
# -- Compiling interface sdram_read_intf
# -- Compiling module sdram_read_mux
# -- Compiling module avmm_sdram_read_wrapper
# -- Compiling module avmm_sdram_wrapper
# -- Compiling module pio32_f2h
# -- Compiling module pio32_h2f
# -- Compiling module rf_ldst
# -- Compiling module rf_move
# -- Compiling module rf_ram
# -- Compiling module rf_ram_mux
# -- Compiling module rf_wrapper
# -- Compiling module count_down
# -- Compiling module priority_encoder
# -- Compiling module decoder
# -- Compiling module saturate
# -- Compiling module design_top
# ** Error: (vlog-7) Failed to open design unit file "ip_cores/mult_int8.v" in read mode.
# No such file or directory. (errno = ENOENT)
# -- Compiling module ram_512x1408
# -- Compiling module ram_176x1408
# -- Compiling module fifo_16x128
# -- Compiling interface avmm_raw_intf
# -- Compiling package avmm_sdram_bfm_pkg
# -- Compiling package hps_bfm_pkg
# -- Compiling module soc_system
# -- Importing package avmm_sdram_bfm_pkg
# -- Importing package hps_bfm_pkg
# -- Compiling module top_tb
# End time: 04:04:31 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./simulation/testbench/compile.tcl line 45
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/exec_unit/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 06:05:21 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/exec_unit/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# ** Error: (vlog-7) Failed to open design unit file "design_rtl/exec_unit/lut_fifo_wrapper.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 06:05:21 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./fifo_test/compile.tcl line 10
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/exec_unit/lut/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 06:05:55 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/exec_unit/lut/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling module lut_fifo_wrapper
# ** Error (suppressible): design_rtl/exec_unit/lut/lut_fifo_wrapper.sv(8): (vlog-2892) Net type of 'data_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/exec_unit/lut/lut_fifo_wrapper.sv(9): (vlog-2892) Net type of 'we_in' was not explicitly declared.
# -- Compiling module fifo_16x128
# -- Compiling module moduleName
# ** Error: fifo_test/fifo_tb.sv(8): 'bram_intf' is an unknown type.
# Or did you omit the '()' for an instantiation?
# End time: 06:05:55 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./fifo_test/compile.tcl line 10
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 06:06:14 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fifo_wrapper
# ** Error (suppressible): design_rtl/exec_unit/lut/lut_fifo_wrapper.sv(8): (vlog-2892) Net type of 'data_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/exec_unit/lut/lut_fifo_wrapper.sv(9): (vlog-2892) Net type of 'we_in' was not explicitly declared.
# -- Compiling module fifo_16x128
# -- Compiling module moduleName
# ** Error: fifo_test/fifo_tb.sv(8): 'bram_intf' is an unknown type.
# Or did you omit the '()' for an instantiation?
# End time: 06:06:14 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./fifo_test/compile.tcl line 11
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 06:06:55 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fifo_wrapper
# ** Error (suppressible): design_rtl/exec_unit/lut/lut_fifo_wrapper.sv(8): (vlog-2892) Net type of 'data_in' was not explicitly declared.
# ** Error (suppressible): design_rtl/exec_unit/lut/lut_fifo_wrapper.sv(9): (vlog-2892) Net type of 'we_in' was not explicitly declared.
# -- Compiling module fifo_16x128
# -- Compiling module moduleName
# End time: 06:06:55 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./fifo_test/compile.tcl line 11
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 06:07:17 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fifo_wrapper
# -- Compiling module fifo_16x128
# -- Compiling module moduleName
# 
# Top level modules:
# 	moduleName
# End time: 06:07:17 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do fifo_test/elaborate.tcl
# fifo_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver fifo_tb 
# Start time: 06:07:51 on Apr 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: (vopt-13130) Failed to find design unit 'fifo_tb'.
#         Searched libraries:
#             work
#             altera_ver
#             lpm_ver
#             sgate_ver
#             altera_mf_ver
#             altera_lnsim_ver
#             cyclonev_ver
#             cyclonev_hssi_ver
#             cyclonev_pcie_hip_ver
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./fifo_test/elaborate.tcl PAUSED at line 11
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 06:08:05 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fifo_wrapper
# -- Compiling module fifo_16x128
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 06:08:05 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do fifo_test/elaborate.tcl
# fifo_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver fifo_tb 
# Start time: 06:07:51 on Apr 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.lut_fifo_wrapper(fast)
# Loading work.fifo_16x128(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'fifo_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /fifo_tb/i_lut_fifo_wrapper/i_fifo File: ip_cores/fifo_16x128.v
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./fifo_test/elaborate.tcl PAUSED at line 11
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 06:08:23 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fifo_wrapper
# -- Compiling module fifo_16x128
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 06:08:23 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do fifo_test/elaborate.tcl
# fifo_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver fifo_tb 
# Start time: 06:07:51 on Apr 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=3.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.lut_fifo_wrapper(fast)
# Loading work.fifo_16x128(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
add wave -position insertpoint  \
sim:/fifo_tb/clk \
sim:/fifo_tb/rst_n \
sim:/fifo_tb/data_in \
sim:/fifo_tb/we_in \
sim:/fifo_tb/empty
add wave -position insertpoint  \
sim:/fifo_tb/i_bram_intf/ADDR_W \
sim:/fifo_tb/i_bram_intf/DATA_W \
sim:/fifo_tb/i_bram_intf/addr \
sim:/fifo_tb/i_bram_intf/data \
sim:/fifo_tb/i_bram_intf/q \
sim:/fifo_tb/i_bram_intf/we \
sim:/fifo_tb/i_bram_intf/re
add wave -position insertpoint  \
sim:/fifo_tb/i_lut_fifo_wrapper/clk \
sim:/fifo_tb/i_lut_fifo_wrapper/rst_n \
sim:/fifo_tb/i_lut_fifo_wrapper/data_in \
sim:/fifo_tb/i_lut_fifo_wrapper/we_in \
sim:/fifo_tb/i_lut_fifo_wrapper/empty \
sim:/fifo_tb/i_lut_fifo_wrapper/fifo_rdreq \
sim:/fifo_tb/i_lut_fifo_wrapper/fifo_out \
sim:/fifo_tb/i_lut_fifo_wrapper/fifo_out_unpacked
run -a
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/eric/Documents/Conformer-FPGA-New/TinyNPU/fifo_test/wave.do
quit -sim
# End time: 06:10:04 on Apr 06,2025, Elapsed time: 0:02:13
# Errors: 2, Warnings: 3
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 06:10:08 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fifo_wrapper
# -- Compiling module fifo_16x128
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 06:10:08 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do fifo_test/elaborate.tcl
# fifo_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver fifo_tb 
# Start time: 06:10:10 on Apr 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.lut_fifo_wrapper(fast)
# Loading work.fifo_16x128(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
do fifo_test/wave.do
run 0a
# Invalid time value: 0a
run -a
quit -sim
# End time: 06:11:38 on Apr 06,2025, Elapsed time: 0:01:28
# Errors: 0, Warnings: 1
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 06:11:41 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fifo_wrapper
# -- Compiling module fifo_16x128
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 06:11:41 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do fifo_test/elaborate.tcl
# fifo_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver fifo_tb 
# Start time: 06:11:43 on Apr 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.lut_fifo_wrapper(fast)
# Loading work.fifo_16x128(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
do fifo_test/wave.do
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/fifo_tb/i_lut_fifo_wrapper/fifo_rdreq'.
# Executing ONERROR command at macro ./fifo_test/wave.do line 22
run 0a
# Invalid time value: 0a
run -a
quit -sim
# End time: 07:35:08 on Apr 06,2025, Elapsed time: 1:23:25
# Errors: 0, Warnings: 1
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 07:35:10 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fifo_wrapper
# ** Error: (vlog-13069) design_rtl/exec_unit/lut/lut_fifo_wrapper.sv(81): near "default": syntax error, unexpected default.
# ** Error: design_rtl/exec_unit/lut/lut_fifo_wrapper.sv(71): 'IDLE' already exists; must not be redefined as a named block
# ** Error: design_rtl/exec_unit/lut/lut_fifo_wrapper.sv(77): 'READ_FROM_FIFO' already exists; must not be redefined as a named block
# ** Error: (vlog-13069) design_rtl/exec_unit/lut/lut_fifo_wrapper.sv(86): near "end": syntax error, unexpected end.
# ** Error: design_rtl/exec_unit/lut/lut_fifo_wrapper.sv(90): Compiler directive "`default_nettype" is not allowed inside a design element.
# ** Error (suppressible): ip_cores/fifo_16x128.v(52): (vlog-2388) 'empty' already declared in this scope (lut_fifo_wrapper) at design_rtl/exec_unit/lut/lut_fifo_wrapper.sv(13).
# ** Error (suppressible): ip_cores/fifo_16x128.v(57): (vlog-2388) 'empty' already declared in this scope (lut_fifo_wrapper) at design_rtl/exec_unit/lut/lut_fifo_wrapper.sv(13).
# -- Compiling module fifo_tb
# End time: 07:35:10 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./fifo_test/compile.tcl line 11
# /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv {*}$SRC_FILES"
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 07:37:46 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fifo_wrapper
# -- Compiling module fifo_16x128
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 07:37:46 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do fifo_test/elaborate.tcl
# fifo_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver fifo_tb 
# Start time: 07:37:50 on Apr 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "lut_fifo_wrapper(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.lut_fifo_wrapper(fast)
# Loading work.fifo_16x128(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
run -a
add wave -position insertpoint  \
sim:/fifo_tb/clk \
sim:/fifo_tb/rst_n \
sim:/fifo_tb/data_in \
sim:/fifo_tb/we_in \
sim:/fifo_tb/empty
add wave -position insertpoint  \
sim:/fifo_tb/i_bram_intf/ADDR_W \
sim:/fifo_tb/i_bram_intf/DATA_W \
sim:/fifo_tb/i_bram_intf/addr \
sim:/fifo_tb/i_bram_intf/data \
sim:/fifo_tb/i_bram_intf/q \
sim:/fifo_tb/i_bram_intf/we \
sim:/fifo_tb/i_bram_intf/re
add wave -position insertpoint  \
sim:/fifo_tb/i_lut_fifo_wrapper/clk \
sim:/fifo_tb/i_lut_fifo_wrapper/rst_n \
sim:/fifo_tb/i_lut_fifo_wrapper/data_in \
sim:/fifo_tb/i_lut_fifo_wrapper/we_in \
sim:/fifo_tb/i_lut_fifo_wrapper/empty \
sim:/fifo_tb/i_lut_fifo_wrapper/fifo_out \
sim:/fifo_tb/i_lut_fifo_wrapper/fifo_rdreq \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buffer \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buf_ld \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buf_unpacked \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buf_idx \
sim:/fifo_tb/i_lut_fifo_wrapper/state \
sim:/fifo_tb/i_lut_fifo_wrapper/nxt_state
add wave -position insertpoint  \
sim:/fifo_tb/i_lut_fifo_wrapper/clk \
sim:/fifo_tb/i_lut_fifo_wrapper/rst_n \
sim:/fifo_tb/i_lut_fifo_wrapper/data_in \
sim:/fifo_tb/i_lut_fifo_wrapper/we_in \
sim:/fifo_tb/i_lut_fifo_wrapper/empty \
sim:/fifo_tb/i_lut_fifo_wrapper/fifo_out \
sim:/fifo_tb/i_lut_fifo_wrapper/fifo_rdreq \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buffer \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buf_ld \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buf_unpacked \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buf_idx \
sim:/fifo_tb/i_lut_fifo_wrapper/state \
sim:/fifo_tb/i_lut_fifo_wrapper/nxt_state
add wave -position insertpoint  \
sim:/fifo_tb/clk \
sim:/fifo_tb/rst_n \
sim:/fifo_tb/data_in \
sim:/fifo_tb/we_in \
sim:/fifo_tb/empty
add wave -position insertpoint  \
sim:/fifo_tb/i_bram_intf/ADDR_W \
sim:/fifo_tb/i_bram_intf/DATA_W \
sim:/fifo_tb/i_bram_intf/addr \
sim:/fifo_tb/i_bram_intf/data \
sim:/fifo_tb/i_bram_intf/q \
sim:/fifo_tb/i_bram_intf/we \
sim:/fifo_tb/i_bram_intf/re
add wave -position insertpoint  \
sim:/fifo_tb/i_lut_fifo_wrapper/clk \
sim:/fifo_tb/i_lut_fifo_wrapper/rst_n \
sim:/fifo_tb/i_lut_fifo_wrapper/data_in \
sim:/fifo_tb/i_lut_fifo_wrapper/we_in \
sim:/fifo_tb/i_lut_fifo_wrapper/empty \
sim:/fifo_tb/i_lut_fifo_wrapper/fifo_out \
sim:/fifo_tb/i_lut_fifo_wrapper/fifo_rdreq \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buffer \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buf_ld \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buf_unpacked \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buf_idx \
sim:/fifo_tb/i_lut_fifo_wrapper/state \
sim:/fifo_tb/i_lut_fifo_wrapper/nxt_state
run -a
# Break key hit
# Simulation stop requested.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fifo_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.lut_fifo_wrapper(fast)
# Loading work.fifo_16x128(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
run -a
quit -sim
# End time: 07:40:43 on Apr 06,2025, Elapsed time: 0:02:53
# Errors: 0, Warnings: 1
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 07:40:48 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fifo_wrapper
# -- Compiling module fifo_16x128
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 07:40:48 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do fifo_test/elaborate.tcl
# fifo_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver fifo_tb 
# Start time: 07:40:50 on Apr 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "lut_fifo_wrapper(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.lut_fifo_wrapper(fast)
# Loading work.fifo_16x128(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
add wave -position insertpoint  \
sim:/fifo_tb/clk \
sim:/fifo_tb/rst_n \
sim:/fifo_tb/data_in \
sim:/fifo_tb/we_in \
sim:/fifo_tb/empty
add wave -position insertpoint  \
sim:/fifo_tb/i_bram_intf/ADDR_W \
sim:/fifo_tb/i_bram_intf/DATA_W \
sim:/fifo_tb/i_bram_intf/addr \
sim:/fifo_tb/i_bram_intf/data \
sim:/fifo_tb/i_bram_intf/q \
sim:/fifo_tb/i_bram_intf/we \
sim:/fifo_tb/i_bram_intf/re
add wave -position insertpoint  \
sim:/fifo_tb/i_lut_fifo_wrapper/clk \
sim:/fifo_tb/i_lut_fifo_wrapper/rst_n \
sim:/fifo_tb/i_lut_fifo_wrapper/data_in \
sim:/fifo_tb/i_lut_fifo_wrapper/we_in \
sim:/fifo_tb/i_lut_fifo_wrapper/empty \
sim:/fifo_tb/i_lut_fifo_wrapper/fifo_out \
sim:/fifo_tb/i_lut_fifo_wrapper/fifo_rdreq \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buffer \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buf_ld \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buf_unpacked \
sim:/fifo_tb/i_lut_fifo_wrapper/line_buf_idx \
sim:/fifo_tb/i_lut_fifo_wrapper/state \
sim:/fifo_tb/i_lut_fifo_wrapper/nxt_state
run -a
# ** Note: $stop    : fifo_test/fifo_tb.sv(39)
#    Time: 5560 ns  Iteration: 1  Instance: /fifo_tb
# Break in Module fifo_tb at fifo_test/fifo_tb.sv line 39
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/eric/Documents/Conformer-FPGA-New/TinyNPU/fifo_test/wave.do
quit -sim
# End time: 07:42:41 on Apr 06,2025, Elapsed time: 0:01:51
# Errors: 0, Warnings: 1
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 07:42:44 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fifo_wrapper
# -- Compiling module fifo_16x128
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 07:42:44 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do fifo_test/elaborate.tcl
# fifo_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver fifo_tb 
# Start time: 07:42:46 on Apr 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "lut_fifo_wrapper(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.lut_fifo_wrapper(fast)
# Loading work.fifo_16x128(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
do fifo_test/wave.do
run -a
# ** Note: $stop    : fifo_test/fifo_tb.sv(39)
#    Time: 5560 ns  Iteration: 1  Instance: /fifo_tb
# Break in Module fifo_tb at fifo_test/fifo_tb.sv line 39
quit -sim
# End time: 07:44:28 on Apr 06,2025, Elapsed time: 0:01:42
# Errors: 0, Warnings: 1
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 07:44:30 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fifo_wrapper
# -- Compiling module fifo_16x128
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 07:44:30 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do fifo_test/elaborate.tcl
# fifo_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver fifo_tb 
# Start time: 07:44:32 on Apr 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "lut_fifo_wrapper(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.lut_fifo_wrapper(fast)
# Loading work.fifo_16x128(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
do fifo_test/wave.do
run -a
# ** Note: $stop    : fifo_test/fifo_tb.sv(39)
#    Time: 5560 ns  Iteration: 1  Instance: /fifo_tb
# Break in Module fifo_tb at fifo_test/fifo_tb.sv line 39
quit -sim
# End time: 07:48:42 on Apr 06,2025, Elapsed time: 0:04:10
# Errors: 0, Warnings: 1
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 07:48:44 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fifo_wrapper
# -- Compiling module fifo_16x128
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 07:48:44 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do fifo_test/elaborate.tcl
# fifo_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver fifo_tb 
# Start time: 07:48:45 on Apr 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): fifo_test/fifo_tb.sv(12): (vopt-2912) Port 'empty' not found in module 'lut_fifo_wrapper' (6th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./fifo_test/elaborate.tcl PAUSED at line 11
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fifo_wrapper.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 07:49:18 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fifo_wrapper.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fifo_wrapper
# -- Compiling module fifo_16x128
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 07:49:18 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do fifo_test/elaborate.tcl
# fifo_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver fifo_tb 
# Start time: 07:48:45 on Apr 06,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "lut_fifo_wrapper(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.lut_fifo_wrapper(fast)
# Loading work.fifo_16x128(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
do fifo_test/wave.do
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/fifo_tb/empty'.
# Executing ONERROR command at macro ./fifo_test/wave.do line 7
add wave -position insertpoint  \
sim:/fifo_tb/clk \
sim:/fifo_tb/rst_n \
sim:/fifo_tb/data_in \
sim:/fifo_tb/we_in \
sim:/fifo_tb/done
run -a
# ** Note: $stop    : fifo_test/fifo_tb.sv(39)
#    Time: 5900 ns  Iteration: 1  Instance: /fifo_tb
# Break in Module fifo_tb at fifo_test/fifo_tb.sv line 39
quit -sim
# End time: 16:17:13 on Apr 06,2025, Elapsed time: 8:28:28
# Errors: 1, Warnings: 2
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fetch_fifo.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:19:19 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fetch_fifo.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fetch_fifo
# -- Compiling module fifo_16x128
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	lut_fetch_fifo
# 	fifo_tb
# End time: 16:19:19 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do fifo_test/elaborate.tcl
# fifo_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver fifo_tb 
# Start time: 16:19:21 on Apr 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.lut_fifo_wrapper(fast)
# Loading work.fifo_16x128(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
add wave -position insertpoint  \
sim:/fifo_tb/clk \
sim:/fifo_tb/rst_n \
sim:/fifo_tb/data_in \
sim:/fifo_tb/we_in \
sim:/fifo_tb/done
add wave -position insertpoint  \
sim:/fifo_tb/i_bram_intf/ADDR_W \
sim:/fifo_tb/i_bram_intf/DATA_W \
sim:/fifo_tb/i_bram_intf/addr \
sim:/fifo_tb/i_bram_intf/data \
sim:/fifo_tb/i_bram_intf/q \
sim:/fifo_tb/i_bram_intf/we \
sim:/fifo_tb/i_bram_intf/re
run -a
# ** Note: $stop    : fifo_test/fifo_tb.sv(39)
#    Time: 5900 ns  Iteration: 1  Instance: /fifo_tb
# Break in Module fifo_tb at fifo_test/fifo_tb.sv line 39
quit -sim
# End time: 16:21:01 on Apr 06,2025, Elapsed time: 0:01:40
# Errors: 0, Warnings: 1
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fetch_fifo.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:21:03 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fetch_fifo.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fetch_fifo
# -- Compiling module fifo_16x128
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	lut_fetch_fifo
# 	fifo_tb
# End time: 16:21:03 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do fifo_test/elaborate.tcl
# fifo_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver fifo_tb 
# Start time: 16:21:05 on Apr 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.lut_fifo_wrapper(fast)
# Loading work.fifo_16x128(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
add wave -position insertpoint  \
sim:/fifo_tb/clk \
sim:/fifo_tb/rst_n \
sim:/fifo_tb/data_in \
sim:/fifo_tb/we_in \
sim:/fifo_tb/done
add wave -position insertpoint  \
sim:/fifo_tb/i_bram_intf/ADDR_W \
sim:/fifo_tb/i_bram_intf/DATA_W \
sim:/fifo_tb/i_bram_intf/addr \
sim:/fifo_tb/i_bram_intf/data \
sim:/fifo_tb/i_bram_intf/q \
sim:/fifo_tb/i_bram_intf/we \
sim:/fifo_tb/i_bram_intf/re
run -a
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/eric/Documents/Conformer-FPGA-New/TinyNPU/fifo_test/wave.do
quit -skim
# unknown switch: -skim
quit -sim
# End time: 16:22:53 on Apr 06,2025, Elapsed time: 0:01:48
# Errors: 0, Warnings: 1
do fifo_test/compile.tcl
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# 
#     design_rtl/interface/bram_intf.sv  design_rtl/exec_unit/lut/lut_fetch_fifo.sv  ip_cores/fifo_16x128.v  fifo_test/fifo_tb.sv  
# reading modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:22:57 on Apr 06,2025
# vlog -reportprogress 300 -sv design_rtl/interface/bram_intf.sv design_rtl/exec_unit/lut/lut_fetch_fifo.sv ip_cores/fifo_16x128.v fifo_test/fifo_tb.sv 
# -- Compiling interface bram_intf
# -- Compiling module lut_fetch_fifo
# -- Compiling module fifo_16x128
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	lut_fetch_fifo
# 	fifo_tb
# End time: 16:22:57 on Apr 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do fifo_test/elaborate.tcl
# fifo_tb
# /home/eric/Documents/Conformer-FPGA-New/TinyNPU/
# reading modelsim.ini
# vsim -voptargs=""+acc"" -t ps -L work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver fifo_tb 
# Start time: 16:23:00 on Apr 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.lut_fifo_wrapper(fast)
# Loading work.fifo_16x128(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
run -a
# ** Note: $stop    : fifo_test/fifo_tb.sv(40)
#    Time: 32780 ns  Iteration: 1  Instance: /fifo_tb
# Break in Module fifo_tb at fifo_test/fifo_tb.sv line 40
add wave -position insertpoint  \
sim:/fifo_tb/clk \
sim:/fifo_tb/rst_n \
sim:/fifo_tb/data_in \
sim:/fifo_tb/we_in \
sim:/fifo_tb/done
add wave -position insertpoint  \
sim:/fifo_tb/i_bram_intf/ADDR_W \
sim:/fifo_tb/i_bram_intf/DATA_W \
sim:/fifo_tb/i_bram_intf/addr \
sim:/fifo_tb/i_bram_intf/data \
sim:/fifo_tb/i_bram_intf/q \
sim:/fifo_tb/i_bram_intf/we \
sim:/fifo_tb/i_bram_intf/re
restart -f 
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.fifo_tb(fast)
# Loading work.bram_intf(fast__1)
# Loading work.lut_fifo_wrapper(fast)
# Loading work.fifo_16x128(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
run -a
# ** Note: $stop    : fifo_test/fifo_tb.sv(40)
#    Time: 32780 ns  Iteration: 1  Instance: /fifo_tb
# Break in Module fifo_tb at fifo_test/fifo_tb.sv line 40
