module dflipflop_258_256_260(
    input D,
    //input clk,
    input sync_res,
    output reg Q
    );
    always @(*)
    begin
        if(sync_res == 1'b1)
            Q <= 1'b0;
        else
            Q <= D;
     end
endmodule




module tb_258_256_260();
reg D;
//reg clk;
reg reset;
wire Q;

dflipflop_258_256_260 uut(D,reset,Q);

initial begin
    reset = 1;
    D <= 0;
    #100;
    reset = 0;
    D <= 1;
    #100;
    D <= 0;
    #100;
    D <= 1;
end
endmodule



