Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sun Apr 14 01:05:29 2019
| Host             : DESKTOP-FB8OT1G running 64-bit major release  (build 9200)
| Command          : report_power -file rgb_to_ycbcr_power_routed.rpt -pb rgb_to_ycbcr_power_summary_routed.pb -rpx rgb_to_ycbcr_power_routed.rpx
| Design           : rgb_to_ycbcr
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 37.407 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 36.659                           |
| Device Static (W)        | 0.747                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     0.013 |       72 |       --- |             --- |
|   LUT as Shift Register |     0.006 |        3 |      6000 |            0.05 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Register              |     0.002 |        6 |     35200 |            0.02 |
|   Others                |     0.000 |       62 |       --- |             --- |
| Signals                 |     2.182 |      194 |       --- |             --- |
| DSPs                    |    11.093 |       18 |        80 |           22.50 |
| I/O                     |    23.371 |       55 |       100 |           55.00 |
| Static Power            |     0.747 |          |           |                 |
| Total                   |    37.407 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    13.530 |      13.401 |      0.129 |
| Vccaux    |       1.800 |     1.944 |       1.904 |      0.040 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    11.019 |      11.018 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.011 |       0.000 |      0.011 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                                    |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| rgb_to_ycbcr              |    36.659 |
|   a1_1                    |     0.726 |
|     U0                    |     0.726 |
|       xst_addsub          |     0.726 |
|   a1_2                    |     0.366 |
|     U0                    |     0.366 |
|       xst_addsub          |     0.366 |
|   a2_1                    |     1.014 |
|     U0                    |     1.014 |
|       xst_addsub          |     1.014 |
|   a2_2                    |     0.151 |
|     U0                    |     0.151 |
|       xst_addsub          |     0.151 |
|   a3_1                    |     0.827 |
|     U0                    |     0.827 |
|       xst_addsub          |     0.827 |
|   a3_2                    |     0.870 |
|     U0                    |     0.870 |
|       xst_addsub          |     0.870 |
|   a_1_result              |     1.026 |
|     U0                    |     1.026 |
|       xst_addsub          |     1.026 |
|   a_2_result              |     1.020 |
|     U0                    |     1.020 |
|       xst_addsub          |     1.020 |
|   a_3_result              |     1.065 |
|     U0                    |     1.065 |
|       xst_addsub          |     1.065 |
|   delay_sync              |     0.023 |
|     genblk1[0].register_i |     0.006 |
|     genblk1[5].register_i |     0.006 |
|     genblk1[6].register_i |     0.010 |
|   w11                     |     0.588 |
|     U0                    |     0.588 |
|       i_mult              |     0.588 |
|   w12                     |     0.699 |
|     U0                    |     0.699 |
|       i_mult              |     0.699 |
|   w13                     |     0.497 |
|     U0                    |     0.497 |
|       i_mult              |     0.497 |
|   w21                     |     0.932 |
|     U0                    |     0.932 |
|       i_mult              |     0.932 |
|   w22                     |     0.931 |
|     U0                    |     0.931 |
|       i_mult              |     0.931 |
|   w23                     |     0.205 |
|     U0                    |     0.205 |
|       i_mult              |     0.205 |
|   w31                     |     0.206 |
|     U0                    |     0.206 |
|       i_mult              |     0.206 |
|   w32                     |     0.923 |
|     U0                    |     0.923 |
|       i_mult              |     0.923 |
|   w33                     |     0.950 |
|     U0                    |     0.950 |
|       i_mult              |     0.950 |
+---------------------------+-----------+


