{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 22:15:28 2009 " "Info: Processing started: Thu Oct 29 22:15:28 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reset_proc -c reset_proc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reset_proc -c reset_proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "rst_temp reset_proc.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at reset_proc.v(103): created implicit net for \"rst_temp\"" {  } { { "RTL/reset_proc.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/reset_proc/RTL/reset_proc.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/reset_proc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/reset_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_proc " "Info: Found entity 1: reset_proc" {  } { { "RTL/reset_proc.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/reset_proc/RTL/reset_proc.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "reset_proc " "Info: Elaborating entity \"reset_proc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "rst_p1\[0\] High " "Info: Power-up level of register \"rst_p1\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RTL/reset_proc.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/reset_proc/RTL/reset_proc.v" 126 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "rst_p1\[0\] data_in VCC " "Warning (14130): Reduced register \"rst_p1\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "RTL/reset_proc.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/reset_proc/RTL/reset_proc.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "sys_rst_n\[0\]~reg0 High " "Info: Power-up level of register \"sys_rst_n\[0\]~reg0\" is not specified -- using power-up level of High to minimize register" {  } { { "RTL/reset_proc.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/reset_proc/RTL/reset_proc.v" 135 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sys_rst_n\[0\]~reg0 data_in VCC " "Warning (14130): Reduced register \"sys_rst_n\[0\]~reg0\" with stuck data_in port to stuck value VCC" {  } { { "RTL/reset_proc.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/reset_proc/RTL/reset_proc.v" 135 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sys_rst_n\[0\] VCC " "Warning (13410): Pin \"sys_rst_n\[0\]\" stuck at VCC" {  } { { "RTL/reset_proc.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/reset_proc/RTL/reset_proc.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/reset_proc/reset_proc.map.smsg " "Info: Generated suppressed messages file D:/Projecct/FPGA/EP2C5T144_V1.0/Project/reset_proc/reset_proc.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sys_clk " "Warning (15610): No output dependent on input pin \"sys_clk\"" {  } { { "RTL/reset_proc.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/reset_proc/RTL/reset_proc.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_rst_n " "Warning (15610): No output dependent on input pin \"p_rst_n\"" {  } { { "RTL/reset_proc.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/reset_proc/RTL/reset_proc.v" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Info: Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Allocated 136 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 22:15:29 2009 " "Info: Processing ended: Thu Oct 29 22:15:29 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 22:16:13 2009 " "Info: Processing started: Thu Oct 29 22:16:13 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp reset_proc -c reset_proc --netlist_type=sgate " "Info: Command: quartus_rpp reset_proc -c reset_proc --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "94 " "Info: Allocated 94 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 22:16:13 2009 " "Info: Processing ended: Thu Oct 29 22:16:13 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
