{
    "code": "module d_flip_flop (\n    input logic clk,\n    input logic rst,\n    input logic d,\n    output logic q\n);\n    always @(*) begin\n        if (rst) begin\n            q = 1'b0;\n        end else begin\n            q = d;\n        end\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    },
    "iterations_used": 3
}