Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Thu Oct 26 09:08:17 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SupMuxDisplayAuto_timing_summary_routed.rpt -pb SupMuxDisplayAuto_timing_summary_routed.pb -rpx SupMuxDisplayAuto_timing_summary_routed.rpx -warn_on_violation
| Design       : SupMuxDisplayAuto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: u5/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.973        0.000                      0                   38        0.190        0.000                      0                   38        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.973        0.000                      0                   38        0.190        0.000                      0                   38        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.704ns (19.883%)  route 2.837ns (80.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           1.282     6.883    u5/cuenta_reg_n_0_[12]
    SLICE_X63Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.796     7.803    u5/cuenta[17]_i_3_n_0
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.759     8.686    u5/cuenta[17]_i_1_n_0
    SLICE_X62Y30         FDRE                                         r  u5/cuenta_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    u5/clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  u5/cuenta_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    u5/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.704ns (20.412%)  route 2.745ns (79.588%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           1.282     6.883    u5/cuenta_reg_n_0_[12]
    SLICE_X63Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.796     7.803    u5/cuenta[17]_i_3_n_0
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.667     8.594    u5/cuenta[17]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[10]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.681    u5/cuenta_reg[10]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.704ns (20.412%)  route 2.745ns (79.588%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           1.282     6.883    u5/cuenta_reg_n_0_[12]
    SLICE_X63Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.796     7.803    u5/cuenta[17]_i_3_n_0
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.667     8.594    u5/cuenta[17]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[11]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.681    u5/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.704ns (20.412%)  route 2.745ns (79.588%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           1.282     6.883    u5/cuenta_reg_n_0_[12]
    SLICE_X63Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.796     7.803    u5/cuenta[17]_i_3_n_0
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.667     8.594    u5/cuenta[17]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[12]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.681    u5/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.704ns (20.412%)  route 2.745ns (79.588%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           1.282     6.883    u5/cuenta_reg_n_0_[12]
    SLICE_X63Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.796     7.803    u5/cuenta[17]_i_3_n_0
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.667     8.594    u5/cuenta[17]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[9]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.681    u5/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.704ns (21.211%)  route 2.615ns (78.789%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           1.282     6.883    u5/cuenta_reg_n_0_[12]
    SLICE_X63Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.796     7.803    u5/cuenta[17]_i_3_n_0
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.537     8.464    u5/cuenta[17]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    u5/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.655    u5/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.704ns (21.211%)  route 2.615ns (78.789%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           1.282     6.883    u5/cuenta_reg_n_0_[12]
    SLICE_X63Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.796     7.803    u5/cuenta[17]_i_3_n_0
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.537     8.464    u5/cuenta[17]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    u5/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.655    u5/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.704ns (21.211%)  route 2.615ns (78.789%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           1.282     6.883    u5/cuenta_reg_n_0_[12]
    SLICE_X63Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.796     7.803    u5/cuenta[17]_i_3_n_0
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.537     8.464    u5/cuenta[17]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    u5/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.655    u5/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.704ns (21.211%)  route 2.615ns (78.789%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           1.282     6.883    u5/cuenta_reg_n_0_[12]
    SLICE_X63Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.796     7.803    u5/cuenta[17]_i_3_n_0
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.537     8.464    u5/cuenta[17]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    u5/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[4]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.655    u5/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.704ns (21.239%)  route 2.611ns (78.761%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  u5/cuenta_reg[12]/Q
                         net (fo=2, routed)           1.282     6.883    u5/cuenta_reg_n_0_[12]
    SLICE_X63Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  u5/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.796     7.803    u5/cuenta[17]_i_3_n_0
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.927 r  u5/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.533     8.460    u5/cuenta[17]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  u5/cuenta_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    u5/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  u5/cuenta_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    14.655    u5/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  6.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u5/unseg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    u5/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  u5/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  u5/unseg_reg/Q
                         net (fo=1, routed)           0.054     1.652    u5/unseg
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.099     1.751 r  u5/aux_i_1/O
                         net (fo=1, routed)           0.000     1.751    u5/aux_i_1_n_0
    SLICE_X63Y29         FDRE                                         r  u5/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    u5/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  u5/aux_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.091     1.560    u5/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    u5/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  u5/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  u5/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.178     1.785    u5/cuenta_reg_n_0_[0]
    SLICE_X63Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  u5/cuenta[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    u5/p_1_in[0]
    SLICE_X63Y26         FDRE                                         r  u5/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    u5/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  u5/cuenta_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.091     1.557    u5/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u5/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.133     1.742    u5/cuenta_reg_n_0_[11]
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  u5/cuenta0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.853    u5/p_1_in[11]
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    u5/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    u5/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u5/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.133     1.740    u5/cuenta_reg_n_0_[3]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  u5/cuenta0_carry/O[2]
                         net (fo=1, routed)           0.000     1.851    u5/p_1_in[3]
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    u5/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    u5/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    u5/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  u5/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u5/cuenta_reg[7]/Q
                         net (fo=2, routed)           0.134     1.743    u5/cuenta_reg_n_0_[7]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  u5/cuenta0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.854    u5/p_1_in[7]
    SLICE_X62Y27         FDRE                                         r  u5/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    u5/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  u5/cuenta_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    u5/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u5/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.133     1.742    u5/cuenta_reg_n_0_[11]
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.886 r  u5/cuenta0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.886    u5/p_1_in[12]
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    u5/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  u5/cuenta_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    u5/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    u5/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u5/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.133     1.740    u5/cuenta_reg_n_0_[3]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  u5/cuenta0_carry/O[3]
                         net (fo=1, routed)           0.000     1.884    u5/p_1_in[4]
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    u5/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    u5/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    u5/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  u5/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u5/cuenta_reg[7]/Q
                         net (fo=2, routed)           0.134     1.743    u5/cuenta_reg_n_0_[7]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.887 r  u5/cuenta0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.887    u5/p_1_in[8]
    SLICE_X62Y27         FDRE                                         r  u5/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    u5/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  u5/cuenta_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    u5/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.288ns (66.631%)  route 0.144ns (33.369%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    u5/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  u5/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u5/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.144     1.751    u5/cuenta_reg_n_0_[0]
    SLICE_X62Y26         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.898 r  u5/cuenta0_carry/O[0]
                         net (fo=1, routed)           0.000     1.898    u5/p_1_in[1]
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    u5/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.584    u5/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.251ns (57.870%)  route 0.183ns (42.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    u5/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  u5/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u5/cuenta_reg[6]/Q
                         net (fo=2, routed)           0.183     1.792    u5/cuenta_reg_n_0_[6]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.902 r  u5/cuenta0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.902    u5/p_1_in[6]
    SLICE_X62Y27         FDRE                                         r  u5/cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    u5/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  u5/cuenta_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    u5/cuenta_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   u5/aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   u5/cuenta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   u5/cuenta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   u5/cuenta_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   u5/cuenta_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y29   u5/cuenta_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y29   u5/cuenta_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y29   u5/cuenta_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y29   u5/cuenta_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   u5/aux_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   u5/aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   u5/cuenta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   u5/cuenta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   u5/cuenta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   u5/cuenta_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   u5/cuenta_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   u5/cuenta_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   u5/cuenta_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   u5/cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   u5/aux_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   u5/aux_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   u5/cuenta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   u5/cuenta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   u5/cuenta_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   u5/cuenta_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   u5/cuenta_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   u5/cuenta_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   u5/cuenta_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   u5/cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoEntrada[7]
                            (input port)
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.393ns  (logic 6.396ns (36.775%)  route 10.997ns (63.225%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoEntrada[7] (IN)
                         net (fo=0)                   0.000     0.000    DatoEntrada[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoEntrada_IBUF[7]_inst/O
                         net (fo=11, routed)          4.316     5.775    u3/DatoEntrada_IBUF[7]
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.899 r  u3/segmento_OBUF[6]_inst_i_55/O
                         net (fo=13, routed)          1.313     7.213    u3/segmento_OBUF[6]_inst_i_55_n_0
    SLICE_X63Y34         LUT5 (Prop_lut5_I0_O)        0.152     7.365 r  u3/segmento_OBUF[6]_inst_i_26/O
                         net (fo=9, routed)           0.843     8.208    u3/segmento_OBUF[6]_inst_i_26_n_0
    SLICE_X64Y34         LUT5 (Prop_lut5_I4_O)        0.348     8.556 f  u3/segmento_OBUF[6]_inst_i_49/O
                         net (fo=2, routed)           0.603     9.159    u3/segmento_OBUF[6]_inst_i_49_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I3_O)        0.328     9.487 r  u3/segmento_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.799    10.285    u3/segmento_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.409 r  u3/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.823    11.232    u3/sg3[1]
    SLICE_X65Y32         LUT4 (Prop_lut4_I2_O)        0.154    11.386 r  u3/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.299    13.685    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    17.393 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.393    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoEntrada[7]
                            (input port)
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.337ns  (logic 6.190ns (35.705%)  route 11.147ns (64.295%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoEntrada[7] (IN)
                         net (fo=0)                   0.000     0.000    DatoEntrada[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoEntrada_IBUF[7]_inst/O
                         net (fo=11, routed)          4.316     5.775    u3/DatoEntrada_IBUF[7]
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.899 r  u3/segmento_OBUF[6]_inst_i_55/O
                         net (fo=13, routed)          1.313     7.213    u3/segmento_OBUF[6]_inst_i_55_n_0
    SLICE_X63Y34         LUT5 (Prop_lut5_I0_O)        0.152     7.365 r  u3/segmento_OBUF[6]_inst_i_26/O
                         net (fo=9, routed)           0.843     8.208    u3/segmento_OBUF[6]_inst_i_26_n_0
    SLICE_X64Y34         LUT5 (Prop_lut5_I4_O)        0.348     8.556 f  u3/segmento_OBUF[6]_inst_i_49/O
                         net (fo=2, routed)           0.603     9.159    u3/segmento_OBUF[6]_inst_i_49_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I3_O)        0.328     9.487 r  u3/segmento_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.799    10.285    u3/segmento_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.409 r  u3/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.825    11.234    u3/sg3[1]
    SLICE_X65Y32         LUT4 (Prop_lut4_I3_O)        0.124    11.358 r  u3/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.447    13.806    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.337 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.337    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoEntrada[7]
                            (input port)
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.263ns  (logic 6.422ns (37.204%)  route 10.840ns (62.796%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoEntrada[7] (IN)
                         net (fo=0)                   0.000     0.000    DatoEntrada[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoEntrada_IBUF[7]_inst/O
                         net (fo=11, routed)          4.316     5.775    u3/DatoEntrada_IBUF[7]
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.899 r  u3/segmento_OBUF[6]_inst_i_55/O
                         net (fo=13, routed)          1.313     7.213    u3/segmento_OBUF[6]_inst_i_55_n_0
    SLICE_X63Y34         LUT5 (Prop_lut5_I0_O)        0.152     7.365 r  u3/segmento_OBUF[6]_inst_i_26/O
                         net (fo=9, routed)           0.843     8.208    u3/segmento_OBUF[6]_inst_i_26_n_0
    SLICE_X64Y34         LUT5 (Prop_lut5_I4_O)        0.348     8.556 f  u3/segmento_OBUF[6]_inst_i_49/O
                         net (fo=2, routed)           0.603     9.159    u3/segmento_OBUF[6]_inst_i_49_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I3_O)        0.328     9.487 r  u3/segmento_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.799    10.285    u3/segmento_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.409 r  u3/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.861    11.270    u3/sg3[1]
    SLICE_X65Y32         LUT4 (Prop_lut4_I3_O)        0.150    11.420 r  u3/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.105    13.525    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    17.263 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.263    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoEntrada[7]
                            (input port)
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.208ns  (logic 6.406ns (37.225%)  route 10.802ns (62.775%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoEntrada[7] (IN)
                         net (fo=0)                   0.000     0.000    DatoEntrada[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoEntrada_IBUF[7]_inst/O
                         net (fo=11, routed)          4.316     5.775    u3/DatoEntrada_IBUF[7]
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.899 r  u3/segmento_OBUF[6]_inst_i_55/O
                         net (fo=13, routed)          1.313     7.213    u3/segmento_OBUF[6]_inst_i_55_n_0
    SLICE_X63Y34         LUT5 (Prop_lut5_I0_O)        0.152     7.365 r  u3/segmento_OBUF[6]_inst_i_26/O
                         net (fo=9, routed)           0.843     8.208    u3/segmento_OBUF[6]_inst_i_26_n_0
    SLICE_X64Y34         LUT5 (Prop_lut5_I4_O)        0.348     8.556 f  u3/segmento_OBUF[6]_inst_i_49/O
                         net (fo=2, routed)           0.603     9.159    u3/segmento_OBUF[6]_inst_i_49_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I3_O)        0.328     9.487 r  u3/segmento_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.799    10.285    u3/segmento_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.409 r  u3/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.866    11.275    u3/sg3[1]
    SLICE_X65Y32         LUT4 (Prop_lut4_I0_O)        0.152    11.427 r  u3/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.062    13.489    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    17.208 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.208    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoEntrada[7]
                            (input port)
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.138ns  (logic 6.179ns (36.054%)  route 10.959ns (63.946%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoEntrada[7] (IN)
                         net (fo=0)                   0.000     0.000    DatoEntrada[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoEntrada_IBUF[7]_inst/O
                         net (fo=11, routed)          4.316     5.775    u3/DatoEntrada_IBUF[7]
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.899 r  u3/segmento_OBUF[6]_inst_i_55/O
                         net (fo=13, routed)          1.313     7.213    u3/segmento_OBUF[6]_inst_i_55_n_0
    SLICE_X63Y34         LUT5 (Prop_lut5_I0_O)        0.152     7.365 r  u3/segmento_OBUF[6]_inst_i_26/O
                         net (fo=9, routed)           0.843     8.208    u3/segmento_OBUF[6]_inst_i_26_n_0
    SLICE_X64Y34         LUT5 (Prop_lut5_I4_O)        0.348     8.556 f  u3/segmento_OBUF[6]_inst_i_49/O
                         net (fo=2, routed)           0.603     9.159    u3/segmento_OBUF[6]_inst_i_49_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I3_O)        0.328     9.487 r  u3/segmento_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.799    10.285    u3/segmento_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.409 r  u3/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.823    11.232    u3/sg3[1]
    SLICE_X65Y32         LUT4 (Prop_lut4_I3_O)        0.124    11.356 r  u3/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.261    13.618    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.138 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.138    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoEntrada[7]
                            (input port)
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.035ns  (logic 6.194ns (36.361%)  route 10.841ns (63.639%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoEntrada[7] (IN)
                         net (fo=0)                   0.000     0.000    DatoEntrada[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoEntrada_IBUF[7]_inst/O
                         net (fo=11, routed)          4.316     5.775    u3/DatoEntrada_IBUF[7]
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.899 r  u3/segmento_OBUF[6]_inst_i_55/O
                         net (fo=13, routed)          1.313     7.213    u3/segmento_OBUF[6]_inst_i_55_n_0
    SLICE_X63Y34         LUT5 (Prop_lut5_I0_O)        0.152     7.365 r  u3/segmento_OBUF[6]_inst_i_26/O
                         net (fo=9, routed)           0.843     8.208    u3/segmento_OBUF[6]_inst_i_26_n_0
    SLICE_X64Y34         LUT5 (Prop_lut5_I4_O)        0.348     8.556 f  u3/segmento_OBUF[6]_inst_i_49/O
                         net (fo=2, routed)           0.603     9.159    u3/segmento_OBUF[6]_inst_i_49_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I3_O)        0.328     9.487 r  u3/segmento_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.799    10.285    u3/segmento_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.409 r  u3/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.866    11.275    u3/sg3[1]
    SLICE_X65Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.399 r  u3/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.100    13.500    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.035 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.035    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoEntrada[7]
                            (input port)
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 6.188ns (36.465%)  route 10.782ns (63.535%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DatoEntrada[7] (IN)
                         net (fo=0)                   0.000     0.000    DatoEntrada[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DatoEntrada_IBUF[7]_inst/O
                         net (fo=11, routed)          4.316     5.775    u3/DatoEntrada_IBUF[7]
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.899 r  u3/segmento_OBUF[6]_inst_i_55/O
                         net (fo=13, routed)          1.313     7.213    u3/segmento_OBUF[6]_inst_i_55_n_0
    SLICE_X63Y34         LUT5 (Prop_lut5_I0_O)        0.152     7.365 r  u3/segmento_OBUF[6]_inst_i_26/O
                         net (fo=9, routed)           0.843     8.208    u3/segmento_OBUF[6]_inst_i_26_n_0
    SLICE_X64Y34         LUT5 (Prop_lut5_I4_O)        0.348     8.556 f  u3/segmento_OBUF[6]_inst_i_49/O
                         net (fo=2, routed)           0.603     9.159    u3/segmento_OBUF[6]_inst_i_49_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I3_O)        0.328     9.487 r  u3/segmento_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.799    10.285    u3/segmento_OBUF[6]_inst_i_21_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.409 r  u3/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.861    11.270    u3/sg3[1]
    SLICE_X65Y32         LUT4 (Prop_lut4_I2_O)        0.124    11.394 r  u3/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.046    13.441    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.970 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.970    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.081ns  (logic 4.468ns (63.099%)  route 2.613ns (36.901%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE                         0.000     0.000 r  u3/cuenta_reg[1]/C
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u3/cuenta_reg[1]/Q
                         net (fo=14, routed)          0.745     1.164    u3/sg2[1]
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.324     1.488 r  u3/anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.868     3.356    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     7.081 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.081    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 4.316ns (61.387%)  route 2.715ns (38.613%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE                         0.000     0.000 r  u3/cuenta_reg[0]/C
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u3/cuenta_reg[0]/Q
                         net (fo=12, routed)          0.902     1.358    u3/sg2[0]
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.154     1.512 r  u3/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.813     3.325    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     7.031 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.031    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 4.214ns (62.316%)  route 2.548ns (37.684%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE                         0.000     0.000 r  u3/cuenta_reg[1]/C
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u3/cuenta_reg[1]/Q
                         net (fo=14, routed)          0.745     1.164    u3/sg2[1]
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.296     1.460 r  u3/anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.803     3.263    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.762 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.762    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u3/cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.184ns (40.946%)  route 0.265ns (59.054%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE                         0.000     0.000 r  u3/cuenta_reg[0]/C
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u3/cuenta_reg[0]/Q
                         net (fo=12, routed)          0.265     0.406    u3/sg2[0]
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.043     0.449 r  u3/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000     0.449    u3/cuenta[1]_i_1_n_0
    SLICE_X63Y30         FDCE                                         r  u3/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u3/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.186ns (41.207%)  route 0.265ns (58.793%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE                         0.000     0.000 r  u3/cuenta_reg[0]/C
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u3/cuenta_reg[0]/Q
                         net (fo=12, routed)          0.265     0.406    u3/sg2[0]
    SLICE_X63Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.451 r  u3/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     0.451    u3/cuenta[0]_i_1_n_0
    SLICE_X63Y30         FDCE                                         r  u3/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u3/cuenta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.189ns (30.111%)  route 0.439ns (69.889%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE                         0.000     0.000 r  u3/cuenta_reg[0]/C
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u3/cuenta_reg[0]/Q
                         net (fo=12, routed)          0.265     0.406    u3/sg2[0]
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.048     0.454 r  u3/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.174     0.628    u3/cuenta[2]_i_1_n_0
    SLICE_X63Y30         FDCE                                         r  u3/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u3/cuenta_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 0.210ns (11.596%)  route 1.597ns (88.404%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.597     1.807    u3/AR[0]
    SLICE_X63Y30         FDCE                                         f  u3/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u3/cuenta_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 0.210ns (11.596%)  route 1.597ns (88.404%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.597     1.807    u3/AR[0]
    SLICE_X63Y30         FDCE                                         f  u3/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u3/cuenta_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 0.210ns (11.596%)  route 1.597ns (88.404%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.597     1.807    u3/AR[0]
    SLICE_X63Y30         FDCE                                         f  u3/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.386ns (70.995%)  route 0.566ns (29.005%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u3/cuenta_reg[2]/Q
                         net (fo=9, routed)           0.180     0.321    u3/sg2[2]
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.045     0.366 r  u3/anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.386     0.752    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.953 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.953    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.501ns (73.501%)  route 0.541ns (26.499%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE                         0.000     0.000 r  u3/cuenta_reg[1]/C
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u3/cuenta_reg[1]/Q
                         net (fo=14, routed)          0.162     0.290    u3/sg2[1]
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.104     0.394 r  u3/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.379     0.773    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.269     2.042 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.042    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.469ns (71.589%)  route 0.583ns (28.411%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u3/cuenta_reg[2]/Q
                         net (fo=9, routed)           0.180     0.321    u3/sg2[2]
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.042     0.363 r  u3/anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.403     0.766    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     2.052 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.052    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.397ns (67.970%)  route 0.659ns (32.030%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u3/cuenta_reg[2]/Q
                         net (fo=9, routed)           0.273     0.414    u3/sg2[2]
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.459 r  u3/anodo_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.386     0.845    anodo_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     2.056 r  anodo_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.056    anodo[3]
    W4                                                                r  anodo[3] (OUT)
  -------------------------------------------------------------------    -------------------





