\hypertarget{group___l_c_d_c___peripheral}{}\section{L\+C\+D\+C}
\label{group___l_c_d_c___peripheral}\index{L\+C\+D\+C@{L\+C\+D\+C}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___l_c_d_c___register___accessor___macros}{L\+C\+D\+C -\/ Register accessor macros}
\item 
\hyperlink{group___l_c_d_c___register___masks}{L\+C\+D\+C Register Masks}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_c_d_c___mem_map}{L\+C\+D\+C\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___l_c_d_c___peripheral_ga87dd9b3292c2c039290038a24dda01c4}{L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}~((\hyperlink{group___l_c_d_c___peripheral_ga1c8cfa0904993c6824ce5630db14b104}{L\+C\+D\+C\+\_\+\+Mem\+Map\+Ptr})0x400\+B6000u)
\item 
\#define \hyperlink{group___l_c_d_c___peripheral_ga82f1fb1d895768e620108f8fd5ab276a}{L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}~\{ \hyperlink{group___l_c_d_c___peripheral_ga87dd9b3292c2c039290038a24dda01c4}{L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_l_c_d_c___mem_map}{L\+C\+D\+C\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___l_c_d_c___peripheral_ga1c8cfa0904993c6824ce5630db14b104}{L\+C\+D\+C\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___l_c_d_c___peripheral_ga87dd9b3292c2c039290038a24dda01c4}{}\index{L\+C\+D\+C@{L\+C\+D\+C}!L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}}
\index{L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}!L\+C\+D\+C@{L\+C\+D\+C}}
\subsubsection[{L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R~(({\bf L\+C\+D\+C\+\_\+\+Mem\+Map\+Ptr})0x400\+B6000u)}\label{group___l_c_d_c___peripheral_ga87dd9b3292c2c039290038a24dda01c4}
Peripheral L\+C\+D\+C base pointer \hypertarget{group___l_c_d_c___peripheral_ga82f1fb1d895768e620108f8fd5ab276a}{}\index{L\+C\+D\+C@{L\+C\+D\+C}!L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}}
\index{L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}!L\+C\+D\+C@{L\+C\+D\+C}}
\subsubsection[{L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S~\{ {\bf L\+C\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}}\label{group___l_c_d_c___peripheral_ga82f1fb1d895768e620108f8fd5ab276a}
Array initializer of L\+C\+D\+C peripheral base pointers 

\subsection{Typedef Documentation}
\hypertarget{group___l_c_d_c___peripheral_ga1c8cfa0904993c6824ce5630db14b104}{}\index{L\+C\+D\+C@{L\+C\+D\+C}!L\+C\+D\+C\+\_\+\+Mem\+Map\+Ptr@{L\+C\+D\+C\+\_\+\+Mem\+Map\+Ptr}}
\index{L\+C\+D\+C\+\_\+\+Mem\+Map\+Ptr@{L\+C\+D\+C\+\_\+\+Mem\+Map\+Ptr}!L\+C\+D\+C@{L\+C\+D\+C}}
\subsubsection[{L\+C\+D\+C\+\_\+\+Mem\+Map\+Ptr}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf L\+C\+D\+C\+\_\+\+Mem\+Map}$\ast$ {\bf L\+C\+D\+C\+\_\+\+Mem\+Map\+Ptr}}\label{group___l_c_d_c___peripheral_ga1c8cfa0904993c6824ce5630db14b104}
L\+C\+D\+C -\/ Peripheral register structure 