<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Information about the xAPIC for the local APIC."><title>x86::apic::xapic - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-b7b9f40b.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="x86" data-themes="" data-resource-suffix="" data-rustdoc-version="1.95.0-nightly (905b92696 2026-01-31)" data-channel="nightly" data-search-js="search-fb33671b.js" data-stringdex-js="stringdex-b897f86f.js" data-settings-js="settings-170eb4bf.js" ><script src="../../../static.files/storage-f9617a14.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-12f88f4f.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-f7c3ffd8.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><a class="skip-main-content" href="#main-content">Skip to main content</a><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module xapic</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../x86/index.html">x86</a><span class="version">0.52.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module xapic</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#constants" title="Constants">Constants</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In x86::<wbr>apic</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content" tabindex="-1"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">x86</a>::<wbr><a href="../index.html">apic</a></div><h1>Module <span>xapic</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/x86/apic/xapic.rs.html#1-427">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Information about the xAPIC for the local APIC.</p>
<p>Table 10-1 Local APIC Register Address Map
the MMIO base values are found in this file.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.XAPIC.html" title="struct x86::apic::xapic::XAPIC">XAPIC</a></dt><dd>State for the XAPIC driver.</dd></dl><h2 id="constants" class="section-header">Constants<a href="#constants" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="constant" href="constant.XAPIC_EOI.html" title="constant x86::apic::xapic::XAPIC_EOI">XAPIC_<wbr>EOI</a></dt><dd>EOI register. Write-only.</dd><dt><a class="constant" href="constant.XAPIC_ESR.html" title="constant x86::apic::xapic::XAPIC_ESR">XAPIC_<wbr>ESR</a></dt><dd>Error Status Register (ESR). Read/write. See Section 10.5.3.</dd><dt><a class="constant" href="constant.XAPIC_ICR0.html" title="constant x86::apic::xapic::XAPIC_ICR0">XAPIC_<wbr>ICR0</a></dt><dd>Interrupt Command Register (ICR). Read/write. See Figure 10-28 for reserved bits</dd><dt><a class="constant" href="constant.XAPIC_ICR1.html" title="constant x86::apic::xapic::XAPIC_ICR1">XAPIC_<wbr>ICR1</a></dt><dd>Interrupt Command Register (ICR). Read/write. See Figure 10-28 for reserved bits</dd><dt><a class="constant" href="constant.XAPIC_ID.html" title="constant x86::apic::xapic::XAPIC_ID">XAPIC_<wbr>ID</a></dt><dd>Local APIC ID register. Read-only. See Section 10.12.5.1 for initial values.</dd><dt><a class="constant" href="constant.XAPIC_IRR0.html" title="constant x86::apic::xapic::XAPIC_IRR0">XAPIC_<wbr>IRR0</a></dt><dd>Interrupt Request Register (IRR); bits 31:0. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_IRR1.html" title="constant x86::apic::xapic::XAPIC_IRR1">XAPIC_<wbr>IRR1</a></dt><dd>IRR bits 63:32. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_IRR2.html" title="constant x86::apic::xapic::XAPIC_IRR2">XAPIC_<wbr>IRR2</a></dt><dd>IRR bits 95:64. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_IRR3.html" title="constant x86::apic::xapic::XAPIC_IRR3">XAPIC_<wbr>IRR3</a></dt><dd>IRR bits 127:96. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_IRR4.html" title="constant x86::apic::xapic::XAPIC_IRR4">XAPIC_<wbr>IRR4</a></dt><dd>IRR bits 159:128. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_IRR5.html" title="constant x86::apic::xapic::XAPIC_IRR5">XAPIC_<wbr>IRR5</a></dt><dd>IRR bits 191:160. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_IRR6.html" title="constant x86::apic::xapic::XAPIC_IRR6">XAPIC_<wbr>IRR6</a></dt><dd>IRR bits 223:192. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_IRR7.html" title="constant x86::apic::xapic::XAPIC_IRR7">XAPIC_<wbr>IRR7</a></dt><dd>IRR bits 255:224. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_ISR0.html" title="constant x86::apic::xapic::XAPIC_ISR0">XAPIC_<wbr>ISR0</a></dt><dd>In-Service Register (ISR); bits 31:0. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_ISR1.html" title="constant x86::apic::xapic::XAPIC_ISR1">XAPIC_<wbr>ISR1</a></dt><dd>ISR bits 63:32. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_ISR2.html" title="constant x86::apic::xapic::XAPIC_ISR2">XAPIC_<wbr>ISR2</a></dt><dd>ISR bits 95:64. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_ISR3.html" title="constant x86::apic::xapic::XAPIC_ISR3">XAPIC_<wbr>ISR3</a></dt><dd>ISR bits 127:96. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_ISR4.html" title="constant x86::apic::xapic::XAPIC_ISR4">XAPIC_<wbr>ISR4</a></dt><dd>ISR bits 159:128. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_ISR5.html" title="constant x86::apic::xapic::XAPIC_ISR5">XAPIC_<wbr>ISR5</a></dt><dd>ISR bits 191:160. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_ISR6.html" title="constant x86::apic::xapic::XAPIC_ISR6">XAPIC_<wbr>ISR6</a></dt><dd>ISR bits 223:192. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_ISR7.html" title="constant x86::apic::xapic::XAPIC_ISR7">XAPIC_<wbr>ISR7</a></dt><dd>ISR bits 255:224. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_LDR.html" title="constant x86::apic::xapic::XAPIC_LDR">XAPIC_<wbr>LDR</a></dt><dd>Logical Destination Register (LDR). Read/write in xAPIC mode.</dd><dt><a class="constant" href="constant.XAPIC_LVT_CMCI.html" title="constant x86::apic::xapic::XAPIC_LVT_CMCI">XAPIC_<wbr>LVT_<wbr>CMCI</a></dt><dd>LVT CMCI register. Read/write. See Figure 10-8 for reserved bits.</dd><dt><a class="constant" href="constant.XAPIC_LVT_ERROR.html" title="constant x86::apic::xapic::XAPIC_LVT_ERROR">XAPIC_<wbr>LVT_<wbr>ERROR</a></dt><dd>LVT Error register. Read/write. See Figure 10-8 for reserved bits.</dd><dt><a class="constant" href="constant.XAPIC_LVT_LINT0.html" title="constant x86::apic::xapic::XAPIC_LVT_LINT0">XAPIC_<wbr>LVT_<wbr>LINT0</a></dt><dd>LVT LINT0 register. Read/write. See Figure 10-8 for reserved bits.</dd><dt><a class="constant" href="constant.XAPIC_LVT_LINT1.html" title="constant x86::apic::xapic::XAPIC_LVT_LINT1">XAPIC_<wbr>LVT_<wbr>LINT1</a></dt><dd>LVT LINT1 register. Read/write. See Figure 10-8 for reserved bits.</dd><dt><a class="constant" href="constant.XAPIC_LVT_PMI.html" title="constant x86::apic::xapic::XAPIC_LVT_PMI">XAPIC_<wbr>LVT_<wbr>PMI</a></dt><dd>LVT Performance Monitoring register. Read/write. See Figure 10-8 for reserved bits.</dd><dt><a class="constant" href="constant.XAPIC_LVT_THERMAL.html" title="constant x86::apic::xapic::XAPIC_LVT_THERMAL">XAPIC_<wbr>LVT_<wbr>THERMAL</a></dt><dd>LVT Thermal Sensor register. Read/write. See Figure 10-8 for reserved bits.</dd><dt><a class="constant" href="constant.XAPIC_LVT_TIMER.html" title="constant x86::apic::xapic::XAPIC_LVT_TIMER">XAPIC_<wbr>LVT_<wbr>TIMER</a></dt><dd>LVT Timer register. Read/write. See Figure 10-8 for reserved bits.</dd><dt><a class="constant" href="constant.XAPIC_PPR.html" title="constant x86::apic::xapic::XAPIC_PPR">XAPIC_<wbr>PPR</a></dt><dd>Processor Priority Register (PPR). Read-only.</dd><dt><a class="constant" href="constant.XAPIC_SVR.html" title="constant x86::apic::xapic::XAPIC_SVR">XAPIC_<wbr>SVR</a></dt><dd>Spurious Interrupt Vector Register (SVR). Read/write. See Section 10.9 for reserved bits.</dd><dt><a class="constant" href="constant.XAPIC_TIMER_CURRENT_COUNT.html" title="constant x86::apic::xapic::XAPIC_TIMER_CURRENT_COUNT">XAPIC_<wbr>TIMER_<wbr>CURRENT_<wbr>COUNT</a></dt><dd>Current Count register (for Timer). Read-only.</dd><dt><a class="constant" href="constant.XAPIC_TIMER_DIV_CONF.html" title="constant x86::apic::xapic::XAPIC_TIMER_DIV_CONF">XAPIC_<wbr>TIMER_<wbr>DIV_<wbr>CONF</a></dt><dd>Divide Configuration Register (DCR; for Timer). Read/write. See Figure 10-10 for reserved bits.</dd><dt><a class="constant" href="constant.XAPIC_TIMER_INIT_COUNT.html" title="constant x86::apic::xapic::XAPIC_TIMER_INIT_COUNT">XAPIC_<wbr>TIMER_<wbr>INIT_<wbr>COUNT</a></dt><dd>Initial Count register (for Timer). Read/write.</dd><dt><a class="constant" href="constant.XAPIC_TMR0.html" title="constant x86::apic::xapic::XAPIC_TMR0">XAPIC_<wbr>TMR0</a></dt><dd>Trigger Mode Register (TMR); bits 31:0. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_TMR1.html" title="constant x86::apic::xapic::XAPIC_TMR1">XAPIC_<wbr>TMR1</a></dt><dd>TMR bits 63:32. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_TMR2.html" title="constant x86::apic::xapic::XAPIC_TMR2">XAPIC_<wbr>TMR2</a></dt><dd>TMR bits 95:64. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_TMR3.html" title="constant x86::apic::xapic::XAPIC_TMR3">XAPIC_<wbr>TMR3</a></dt><dd>TMR bits 127:96. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_TMR4.html" title="constant x86::apic::xapic::XAPIC_TMR4">XAPIC_<wbr>TMR4</a></dt><dd>TMR bits 159:128. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_TMR5.html" title="constant x86::apic::xapic::XAPIC_TMR5">XAPIC_<wbr>TMR5</a></dt><dd>TMR bits 191:160. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_TMR6.html" title="constant x86::apic::xapic::XAPIC_TMR6">XAPIC_<wbr>TMR6</a></dt><dd>TMR bits 223:192. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_TMR7.html" title="constant x86::apic::xapic::XAPIC_TMR7">XAPIC_<wbr>TMR7</a></dt><dd>TMR bits 255:224. Read-only.</dd><dt><a class="constant" href="constant.XAPIC_TPR.html" title="constant x86::apic::xapic::XAPIC_TPR">XAPIC_<wbr>TPR</a></dt><dd>Task Priority Register (TPR). Read/write. Bits 31:8 are reserved.</dd><dt><a class="constant" href="constant.XAPIC_VERSION.html" title="constant x86::apic::xapic::XAPIC_VERSION">XAPIC_<wbr>VERSION</a></dt><dd>Local APIC Version register. Read-only. Same version used in xAPIC mode and x2APIC mode.</dd></dl></section></div></main></body></html>