{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 06 11:19:28 2017 " "Info: Processing started: Fri Oct 06 11:19:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Csc21100_4bit_add_sub -c Csc21100_4bit_add_sub " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Csc21100_4bit_add_sub -c Csc21100_4bit_add_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csc21100_4bit_add_sub.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file csc21100_4bit_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Csc21100_1bit_add_sub-Behaviour " "Info: Found design unit 1: Csc21100_1bit_add_sub-Behaviour" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Csc21100_4bit_add_sub.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Csc21100_4bit_add_sub-Behaviour " "Info: Found design unit 2: Csc21100_4bit_add_sub-Behaviour" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Csc21100_4bit_add_sub.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Csc21100_1bit_add_sub " "Info: Found entity 1: Csc21100_1bit_add_sub" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Csc21100_4bit_add_sub.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Csc21100_4bit_add_sub " "Info: Found entity 2: Csc21100_4bit_add_sub" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Csc21100_4bit_add_sub.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block " "Info: Found entity 1: Block" {  } { { "Block.bdf" "" { Schematic "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg_Display-struct " "Info: Found design unit 1: Seg_Display-struct" {  } { { "Seg_Display.vhd" "" { Text "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Seg_Display.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Seg_Display " "Info: Found entity 1: Seg_Display" {  } { { "Seg_Display.vhd" "" { Text "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Seg_Display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockdisplay.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file blockdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlockDisplay " "Info: Found entity 1: BlockDisplay" {  } { { "BlockDisplay.bdf" "" { Schematic "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/BlockDisplay.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_display_signed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg_display_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg_Display_Signed-struct " "Info: Found design unit 1: Seg_Display_Signed-struct" {  } { { "Seg_Display_Signed.vhd" "" { Text "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Seg_Display_Signed.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Seg_Display_Signed " "Info: Found entity 1: Seg_Display_Signed" {  } { { "Seg_Display_Signed.vhd" "" { Text "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Seg_Display_Signed.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "BlockDisplay " "Info: Elaborating entity \"BlockDisplay\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Csc21100_4bit_add_sub Csc21100_4bit_add_sub:inst2 " "Info: Elaborating entity \"Csc21100_4bit_add_sub\" for hierarchy \"Csc21100_4bit_add_sub:inst2\"" {  } { { "BlockDisplay.bdf" "inst2" { Schematic "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/BlockDisplay.bdf" { { 72 80 224 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b3 Csc21100_4bit_add_sub.vhd(60) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(60): signal \"b3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Csc21100_4bit_add_sub.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b3 Csc21100_4bit_add_sub.vhd(62) " "Warning (10492): VHDL Process Statement warning at Csc21100_4bit_add_sub.vhd(62): signal \"b3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Csc21100_4bit_add_sub.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Csc21100_1bit_add_sub Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder0 " "Info: Elaborating entity \"Csc21100_1bit_add_sub\" for hierarchy \"Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder0\"" {  } { { "Csc21100_4bit_add_sub.vhd" "Csc_Bit_Adder0" { Text "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Csc21100_4bit_add_sub.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg_Display_Signed Seg_Display_Signed:inst " "Info: Elaborating entity \"Seg_Display_Signed\" for hierarchy \"Seg_Display_Signed:inst\"" {  } { { "BlockDisplay.bdf" "inst" { Schematic "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/BlockDisplay.bdf" { { 72 272 440 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Info: Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 06 11:22:36 2017 " "Info: Processing ended: Fri Oct 06 11:22:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:08 " "Info: Elapsed time: 00:03:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
