

================================================================
== Vitis HLS Report for 'update_AV_double_5_6_1_5_1_6_s'
================================================================
* Date:           Tue Apr  4 19:45:39 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  41.175 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       10|       10|  0.600 us|  0.600 us|   11|   11|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |update_A_double_5_6_1_5_U0  |update_A_double_5_6_1_5_s  |        9|        9|  0.540 us|  0.540 us|    9|    9|       no|
        |update_V_double_6_1_6_U0    |update_V_double_6_1_6_s    |       10|       10|  0.600 us|  0.600 us|   10|   10|       no|
        +----------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      16|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    76|      967|    3875|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      18|    -|
|Register             |        -|     -|        2|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    76|      969|    3909|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     2|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     1|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+---------------------------+---------+----+-----+------+-----+
    |          Instance          |           Module          | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------+---------------------------+---------+----+-----+------+-----+
    |update_A_double_5_6_1_5_U0  |update_A_double_5_6_1_5_s  |        0|  38|  485|  1936|    0|
    |update_V_double_6_1_6_U0    |update_V_double_6_1_6_s    |        0|  38|  482|  1939|    0|
    +----------------------------+---------------------------+---------+----+-----+------+-----+
    |Total                       |                           |        0|  76|  967|  3875|    0|
    +----------------------------+---------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                |       and|   0|  0|   2|           1|           1|
    |update_A_double_5_6_1_5_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |update_V_double_6_1_6_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_sync_update_A_double_5_6_1_5_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_update_V_double_6_1_6_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                        |          |   0|  0|  16|           8|           8|
    +---------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_update_A_double_5_6_1_5_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_update_V_double_6_1_6_U0_ap_ready    |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  18|          4|    2|          4|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+---+----+-----+-----------+
    |                       Name                      | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_update_A_double_5_6_1_5_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_update_V_double_6_1_6_U0_ap_ready    |  1|   0|    1|          0|
    +-------------------------------------------------+---+----+-----+-----------+
    |Total                                            |  2|   0|    2|          0|
    +-------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------+-----+-----+------------+-------------------------------------+--------------+
|matA_address0  |  out|    5|   ap_memory|                                 matA|         array|
|matA_ce0       |  out|    1|   ap_memory|                                 matA|         array|
|matA_d0        |  out|   64|   ap_memory|                                 matA|         array|
|matA_q0        |   in|   64|   ap_memory|                                 matA|         array|
|matA_we0       |  out|    1|   ap_memory|                                 matA|         array|
|matA_address1  |  out|    5|   ap_memory|                                 matA|         array|
|matA_ce1       |  out|    1|   ap_memory|                                 matA|         array|
|matA_d1        |  out|   64|   ap_memory|                                 matA|         array|
|matA_q1        |   in|   64|   ap_memory|                                 matA|         array|
|matA_we1       |  out|    1|   ap_memory|                                 matA|         array|
|matV_address0  |  out|    6|   ap_memory|                                 matV|         array|
|matV_ce0       |  out|    1|   ap_memory|                                 matV|         array|
|matV_d0        |  out|   64|   ap_memory|                                 matV|         array|
|matV_q0        |   in|   64|   ap_memory|                                 matV|         array|
|matV_we0       |  out|    1|   ap_memory|                                 matV|         array|
|matV_address1  |  out|    6|   ap_memory|                                 matV|         array|
|matV_ce1       |  out|    1|   ap_memory|                                 matV|         array|
|matV_d1        |  out|   64|   ap_memory|                                 matV|         array|
|matV_q1        |   in|   64|   ap_memory|                                 matV|         array|
|matV_we1       |  out|    1|   ap_memory|                                 matV|         array|
|A_i_address0   |  out|    3|   ap_memory|                                  A_i|         array|
|A_i_ce0        |  out|    1|   ap_memory|                                  A_i|         array|
|A_i_d0         |  out|   64|   ap_memory|                                  A_i|         array|
|A_i_q0         |   in|   64|   ap_memory|                                  A_i|         array|
|A_i_we0        |  out|    1|   ap_memory|                                  A_i|         array|
|A_i_address1   |  out|    3|   ap_memory|                                  A_i|         array|
|A_i_ce1        |  out|    1|   ap_memory|                                  A_i|         array|
|A_i_d1         |  out|   64|   ap_memory|                                  A_i|         array|
|A_i_q1         |   in|   64|   ap_memory|                                  A_i|         array|
|A_i_we1        |  out|    1|   ap_memory|                                  A_i|         array|
|A_j_address0   |  out|    3|   ap_memory|                                  A_j|         array|
|A_j_ce0        |  out|    1|   ap_memory|                                  A_j|         array|
|A_j_d0         |  out|   64|   ap_memory|                                  A_j|         array|
|A_j_q0         |   in|   64|   ap_memory|                                  A_j|         array|
|A_j_we0        |  out|    1|   ap_memory|                                  A_j|         array|
|A_j_address1   |  out|    3|   ap_memory|                                  A_j|         array|
|A_j_ce1        |  out|    1|   ap_memory|                                  A_j|         array|
|A_j_d1         |  out|   64|   ap_memory|                                  A_j|         array|
|A_j_q1         |   in|   64|   ap_memory|                                  A_j|         array|
|A_j_we1        |  out|    1|   ap_memory|                                  A_j|         array|
|V_i_address0   |  out|    3|   ap_memory|                                  V_i|         array|
|V_i_ce0        |  out|    1|   ap_memory|                                  V_i|         array|
|V_i_d0         |  out|   64|   ap_memory|                                  V_i|         array|
|V_i_q0         |   in|   64|   ap_memory|                                  V_i|         array|
|V_i_we0        |  out|    1|   ap_memory|                                  V_i|         array|
|V_i_address1   |  out|    3|   ap_memory|                                  V_i|         array|
|V_i_ce1        |  out|    1|   ap_memory|                                  V_i|         array|
|V_i_d1         |  out|   64|   ap_memory|                                  V_i|         array|
|V_i_q1         |   in|   64|   ap_memory|                                  V_i|         array|
|V_i_we1        |  out|    1|   ap_memory|                                  V_i|         array|
|V_j_address0   |  out|    3|   ap_memory|                                  V_j|         array|
|V_j_ce0        |  out|    1|   ap_memory|                                  V_j|         array|
|V_j_d0         |  out|   64|   ap_memory|                                  V_j|         array|
|V_j_q0         |   in|   64|   ap_memory|                                  V_j|         array|
|V_j_we0        |  out|    1|   ap_memory|                                  V_j|         array|
|V_j_address1   |  out|    3|   ap_memory|                                  V_j|         array|
|V_j_ce1        |  out|    1|   ap_memory|                                  V_j|         array|
|V_j_d1         |  out|   64|   ap_memory|                                  V_j|         array|
|V_j_q1         |   in|   64|   ap_memory|                                  V_j|         array|
|V_j_we1        |  out|    1|   ap_memory|                                  V_j|         array|
|col_i          |   in|    3|     ap_none|                                col_i|        scalar|
|col_i_ap_vld   |   in|    1|     ap_none|                                col_i|        scalar|
|col_j          |   in|    3|     ap_none|                                col_j|        scalar|
|col_j_ap_vld   |   in|    1|     ap_none|                                col_j|        scalar|
|s              |   in|   64|     ap_none|                                    s|        scalar|
|s_ap_vld       |   in|    1|     ap_none|                                    s|        scalar|
|c              |   in|   64|     ap_none|                                    c|        scalar|
|c_ap_vld       |   in|    1|     ap_none|                                    c|        scalar|
|ap_clk         |   in|    1|  ap_ctrl_hs|  update_AV<double, 5, 6, 1, 5, 1, 6>|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  update_AV<double, 5, 6, 1, 5, 1, 6>|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  update_AV<double, 5, 6, 1, 5, 1, 6>|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  update_AV<double, 5, 6, 1, 5, 1, 6>|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  update_AV<double, 5, 6, 1, 5, 1, 6>|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  update_AV<double, 5, 6, 1, 5, 1, 6>|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|  update_AV<double, 5, 6, 1, 5, 1, 6>|  return value|
+---------------+-----+-----+------------+-------------------------------------+--------------+

