
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003472                       # Number of seconds simulated
sim_ticks                                  3472297284                       # Number of ticks simulated
final_tick                               575003334960                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 361424                       # Simulator instruction rate (inst/s)
host_op_rate                                   465097                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 292070                       # Simulator tick rate (ticks/s)
host_mem_usage                               16932600                       # Number of bytes of host memory used
host_seconds                                 11888.56                       # Real time elapsed on the host
sim_insts                                  4296812211                       # Number of instructions simulated
sim_ops                                    5529339074                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        66688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        56576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       118656                       # Number of bytes read from this memory
system.physmem.bytes_read::total               460544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       203136                       # Number of bytes written to this memory
system.physmem.bytes_written::total            203136                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1545                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          521                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          442                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          927                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3598                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1587                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1587                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1511391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56953649                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1658844                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19205729                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1363939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16293536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1474528                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     34172189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132633805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1511391                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1658844                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1363939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1474528                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6008702                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58501903                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58501903                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58501903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1511391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56953649                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1658844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19205729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1363939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16293536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1474528                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     34172189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              191135708                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8326853                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2850481                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2485838                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188787                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1442715                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1385119                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199256                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5739                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3495584                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15846306                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2850481                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584375                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3355127                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         873019                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        377436                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1718066                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90049                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7911360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.307395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.288030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4556233     57.59%     57.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          599932      7.58%     65.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294235      3.72%     68.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222501      2.81%     71.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181828      2.30%     74.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158914      2.01%     76.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54723      0.69%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195441      2.47%     79.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1647553     20.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7911360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.342324                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.903037                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3619237                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       353809                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3241853                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16213                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        680247                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312706                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2855                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17704331                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4412                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        680247                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3770222                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         169570                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43294                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3105665                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       142355                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17145496                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71208                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58480                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22705534                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78068834                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78068834                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7802086                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2147                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1149                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           363249                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2620379                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595175                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7403                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       215512                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16126592                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13760486                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17825                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4640815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12622652                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7911360                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.739333                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856072                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2850227     36.03%     36.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1672736     21.14%     57.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       860074     10.87%     68.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999891     12.64%     80.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       740038      9.35%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476931      6.03%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       203935      2.58%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60712      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46816      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7911360                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58437     73.41%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12197     15.32%     88.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8971     11.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10799500     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109427      0.80%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358696     17.14%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       491867      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13760486                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.652543                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79605                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005785                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35529757                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20769662                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13278673                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13840091                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22349                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       732300                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          109                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155417                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        680247                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         108865                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7123                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16128745                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63107                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2620379                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595175                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1135                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3958                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          109                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206502                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13459480                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256752                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301001                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2735955                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016348                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            479203                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.616395                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13304148                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13278673                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7992008                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19686190                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.594681                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405970                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4758657                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187029                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7231113                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.572397                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.287667                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3394882     46.95%     46.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532056     21.19%     68.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837133     11.58%     79.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       306133      4.23%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262367      3.63%     87.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117277      1.62%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281516      3.89%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77479      1.07%     94.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       422270      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7231113                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       422270                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22937579                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32938806                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 415493                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.832685                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.832685                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.200934                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.200934                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62321675                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17429637                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18271416                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8326853                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3115443                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2538225                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       207295                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1291119                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1209485                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          332240                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9089                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3206367                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17008125                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3115443                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1541725                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3561568                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1114534                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        453407                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1573244                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89744                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8125679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.592202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.375475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4564111     56.17%     56.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          247797      3.05%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          257598      3.17%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          412191      5.07%     67.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          191401      2.36%     69.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          272673      3.36%     73.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          183937      2.26%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          136523      1.68%     77.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1859448     22.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8125679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374144                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.042563                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3377024                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       409600                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3407523                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        28190                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        903338                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       528460                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          971                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20311380                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3753                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        903338                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3547278                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          99322                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        92747                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3263481                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       219509                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19574918                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        126691                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        64977                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27423313                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91242031                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91242031                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16687334                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10735917                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3364                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1721                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           578137                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1819479                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       938857                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10294                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       299980                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18336303                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3377                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14555420                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26494                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6336555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19549507                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8125679                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.791287                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.931771                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2807688     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1767868     21.76%     56.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1147681     14.12%     70.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       775677      9.55%     79.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       715682      8.81%     88.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       394454      4.85%     93.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       361347      4.45%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        80177      0.99%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75105      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8125679                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108774     77.85%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15390     11.01%     88.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15563     11.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12147390     83.46%     83.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193383      1.33%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1641      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1443804      9.92%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       769202      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14555420                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.748010                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             139727                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009600                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37402739                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24676352                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14135819                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14695147                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20308                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       727733                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       247903                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        903338                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          58304                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12517                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18339685                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1819479                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       938857                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1710                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10288                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124851                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116576                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       241427                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14288708                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1345714                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       266711                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2086229                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2031084                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            740515                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.715979                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14146488                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14135819                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9271639                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26364950                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.697618                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351665                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9723475                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11971090                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6368587                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3347                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209187                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7222341                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657508                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2753505     38.12%     38.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2050469     28.39%     66.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       816155     11.30%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       409603      5.67%     83.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       375531      5.20%     88.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       171199      2.37%     91.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185392      2.57%     93.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94865      1.31%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       365622      5.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7222341                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9723475                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11971090                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1782697                       # Number of memory references committed
system.switch_cpus1.commit.loads              1091743                       # Number of loads committed
system.switch_cpus1.commit.membars               1667                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1728357                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10784179                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246708                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       365622                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25196227                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37583765                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 201174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9723475                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11971090                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9723475                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.856366                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.856366                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.167725                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.167725                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64148347                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19608640                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18701234                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3334                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8326853                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3067204                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2498985                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       207817                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1254772                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1194919                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          323601                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9162                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3214330                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16731405                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3067204                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1518520                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3709320                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1067726                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        517450                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1574169                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        83700                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8299108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.493469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.319912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4589788     55.30%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          384420      4.63%     59.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          383935      4.63%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          475761      5.73%     70.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          148110      1.78%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          186684      2.25%     74.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          156044      1.88%     76.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          143060      1.72%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1831306     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8299108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368351                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.009331                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3371389                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       490696                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3546242                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        33081                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        857699                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       519038                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19946097                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1932                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        857699                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3523453                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          46221                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       268323                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3425048                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       178355                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19262992                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        110254                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        48648                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27051688                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     89749508                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     89749508                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16795579                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10256087                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3566                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1897                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           490506                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1783793                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       923534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8389                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       283218                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18106570                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3580                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14582719                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30452                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6034207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18216446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          176                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8299108                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.757143                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.908949                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2984259     35.96%     35.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1714154     20.65%     56.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1144024     13.78%     70.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       797144      9.61%     80.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       791147      9.53%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       380521      4.59%     94.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       361200      4.35%     98.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        58580      0.71%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        68079      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8299108                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          92368     75.52%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15365     12.56%     88.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14571     11.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12187922     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       182499      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1666      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1442683      9.89%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       767949      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14582719                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.751288                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             122304                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008387                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37617301                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24144476                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14177332                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14705023                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17941                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       687759                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227631                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        857699                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24051                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4197                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18110150                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        39317                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1783793                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       923534                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1885                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3346                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125568                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117591                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       243159                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14332795                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1347937                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       249923                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2090116                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2047731                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            742179                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.721274                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14193534                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14177332                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9202869                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25964992                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.702604                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354434                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9769115                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12042250                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6067920                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       209312                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7441409                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.618276                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.158439                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2963102     39.82%     39.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2018145     27.12%     66.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       820868     11.03%     77.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       446125      6.00%     83.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       390346      5.25%     89.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       159178      2.14%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       178872      2.40%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       104696      1.41%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       360077      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7441409                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9769115                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12042250                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1791934                       # Number of memory references committed
system.switch_cpus2.commit.loads              1096031                       # Number of loads committed
system.switch_cpus2.commit.membars               1692                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1747340                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10840657                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       248926                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       360077                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25191333                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37078885                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  27745                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9769115                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12042250                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9769115                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.852365                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.852365                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.173206                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173206                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64334800                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19705924                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18426770                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3398                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8326853                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2968393                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2415355                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       199886                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1225406                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1150238                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          313927                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8876                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2965721                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16388456                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2968393                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1464165                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3608580                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1071033                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        646185                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1452531                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85246                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8087896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.507255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.303947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4479316     55.38%     55.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          316609      3.91%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          256504      3.17%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          620417      7.67%     70.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          164606      2.04%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          224795      2.78%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          155152      1.92%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           89739      1.11%     77.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1780758     22.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8087896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.356484                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.968145                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3095493                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       633493                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3469535                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22233                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        867136                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       506435                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19629086                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1463                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        867136                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3322667                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         103629                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       202857                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3259924                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       331678                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18930282                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          164                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        132827                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       107762                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26478479                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     88372874                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     88372874                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16251942                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10226448                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4086                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2496                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           928894                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1779540                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       922992                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18045                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       324322                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17878340                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4094                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14188259                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29041                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6149738                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18927539                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          853                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8087896                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.754258                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894487                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2851298     35.25%     35.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1722585     21.30%     56.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1125577     13.92%     70.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       832249     10.29%     80.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       723470      8.95%     89.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       375873      4.65%     94.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       322931      3.99%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        64362      0.80%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69551      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8087896                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          83983     69.68%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18315     15.20%     84.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18226     15.12%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11793140     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       197778      1.39%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1584      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1418196     10.00%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       777561      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14188259                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.703916                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             120526                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008495                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36613980                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24032369                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13823073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14308785                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        54783                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       703199                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          388                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          201                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       233000                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           49                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        867136                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          58078                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7811                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17882435                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        39035                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1779540                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       922992                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2478                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6293                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          201                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       121268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       113837                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       235105                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13961851                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1327887                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       226407                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2085441                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1967945                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            757554                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.676726                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13832573                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13823073                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8987983                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25536721                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.660060                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351963                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9523099                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11704606                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6177908                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3241                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       203168                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7220760                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.620966                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142295                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2826822     39.15%     39.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1989626     27.55%     66.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       803116     11.12%     77.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       461311      6.39%     84.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       368735      5.11%     89.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       154910      2.15%     91.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       182547      2.53%     93.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        89501      1.24%     95.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       344192      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7220760                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9523099                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11704606                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1766330                       # Number of memory references committed
system.switch_cpus3.commit.loads              1076338                       # Number of loads committed
system.switch_cpus3.commit.membars               1610                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1678934                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10549426                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       238603                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       344192                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24758913                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36632811                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3068                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 238957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9523099                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11704606                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9523099                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.874385                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.874385                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.143661                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.143661                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        62810960                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19093782                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18102462                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3236                       # number of misc regfile writes
system.l20.replacements                          1586                       # number of replacements
system.l20.tagsinuse                      8191.327034                       # Cycle average of tags in use
system.l20.total_refs                          194272                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9778                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.868276                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          196.262619                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    37.979538                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   807.164383                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7149.920494                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023958                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004636                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.098531                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.872793                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999918                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3864                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3867                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1036                       # number of Writeback hits
system.l20.Writeback_hits::total                 1036                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3888                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3891                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3888                       # number of overall hits
system.l20.overall_hits::total                   3891                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1545                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1586                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1545                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1586                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1545                       # number of overall misses
system.l20.overall_misses::total                 1586                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     20197614                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    250985449                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      271183063                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     20197614                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    250985449                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       271183063                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     20197614                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    250985449                       # number of overall miss cycles
system.l20.overall_miss_latency::total      271183063                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5409                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5453                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1036                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1036                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5433                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5477                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5433                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5477                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.285635                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.290849                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.284373                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.289575                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.284373                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.289575                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 492624.731707                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 162450.128803                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 170985.537831                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 492624.731707                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 162450.128803                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 170985.537831                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 492624.731707                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 162450.128803                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 170985.537831                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 247                       # number of writebacks
system.l20.writebacks::total                      247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1545                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1586                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1545                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1586                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1545                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1586                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     19728962                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    233351605                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    253080567                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     19728962                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    233351605                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    253080567                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     19728962                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    233351605                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    253080567                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.285635                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.290849                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.284373                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.289575                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.284373                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.289575                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 481194.195122                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 151036.637540                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 159571.605927                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 481194.195122                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 151036.637540                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 159571.605927                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 481194.195122                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 151036.637540                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 159571.605927                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           566                       # number of replacements
system.l21.tagsinuse                      8189.963047                       # Cycle average of tags in use
system.l21.total_refs                          389747                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8758                       # Sample count of references to valid blocks.
system.l21.avg_refs                         44.501827                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          265.925831                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    40.889499                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   259.788157                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7623.359560                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032462                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004991                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.031712                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.930586                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999751                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3794                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3796                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1099                       # number of Writeback hits
system.l21.Writeback_hits::total                 1099                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3846                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3848                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3846                       # number of overall hits
system.l21.overall_hits::total                   3848                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          522                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  567                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          522                       # number of demand (read+write) misses
system.l21.demand_misses::total                   567                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          522                       # number of overall misses
system.l21.overall_misses::total                  567                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     24668656                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     95394720                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      120063376                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     24668656                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     95394720                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       120063376                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     24668656                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     95394720                       # number of overall miss cycles
system.l21.overall_miss_latency::total      120063376                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4316                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4363                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1099                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1099                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4368                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4415                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4368                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4415                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.120945                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.129956                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.119505                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.128426                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.119505                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.128426                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 548192.355556                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 182748.505747                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 211751.985891                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 548192.355556                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 182748.505747                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 211751.985891                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 548192.355556                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 182748.505747                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 211751.985891                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 382                       # number of writebacks
system.l21.writebacks::total                      382                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          521                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             566                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          521                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              566                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          521                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             566                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     24154151                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     89124734                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    113278885                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     24154151                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     89124734                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    113278885                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     24154151                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     89124734                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    113278885                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.120714                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.129727                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.119277                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.128199                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.119277                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.128199                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 536758.911111                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171064.748560                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 200139.372792                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 536758.911111                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 171064.748560                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 200139.372792                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 536758.911111                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 171064.748560                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 200139.372792                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           478                       # number of replacements
system.l22.tagsinuse                      8190.552037                       # Cycle average of tags in use
system.l22.total_refs                          352841                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8669                       # Sample count of references to valid blocks.
system.l22.avg_refs                         40.701465                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          382.458510                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    33.605933                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   217.555067                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7556.932528                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046687                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004102                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.026557                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.922477                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999823                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3268                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3269                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1030                       # number of Writeback hits
system.l22.Writeback_hits::total                 1030                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           37                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   37                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3305                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3306                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3305                       # number of overall hits
system.l22.overall_hits::total                   3306                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          442                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  479                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          442                       # number of demand (read+write) misses
system.l22.demand_misses::total                   479                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          442                       # number of overall misses
system.l22.overall_misses::total                  479                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     14873867                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     73223547                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       88097414                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     14873867                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     73223547                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        88097414                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     14873867                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     73223547                       # number of overall miss cycles
system.l22.overall_miss_latency::total       88097414                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           38                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3710                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3748                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1030                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1030                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           37                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               37                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           38                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3747                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3785                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           38                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3747                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3785                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.119137                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.127801                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.117961                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.126552                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.117961                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.126552                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 401996.405405                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165664.133484                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 183919.444676                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 401996.405405                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165664.133484                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 183919.444676                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 401996.405405                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165664.133484                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 183919.444676                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 306                       # number of writebacks
system.l22.writebacks::total                      306                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          442                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             479                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          442                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              479                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          442                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             479                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     14454657                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     68180206                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     82634863                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     14454657                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     68180206                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     82634863                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     14454657                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     68180206                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     82634863                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.119137                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.127801                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.117961                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.126552                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.117961                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.126552                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 390666.405405                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 154253.859729                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 172515.371608                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 390666.405405                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 154253.859729                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 172515.371608                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 390666.405405                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 154253.859729                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 172515.371608                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           967                       # number of replacements
system.l23.tagsinuse                      8190.231803                       # Cycle average of tags in use
system.l23.total_refs                          562015                       # Total number of references to valid blocks.
system.l23.sampled_refs                          9155                       # Sample count of references to valid blocks.
system.l23.avg_refs                         61.388859                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          516.273891                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    37.762080                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   476.581803                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7159.614028                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.063022                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004610                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.058176                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.873976                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999784                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4382                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4383                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2591                       # number of Writeback hits
system.l23.Writeback_hits::total                 2591                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4434                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4435                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4434                       # number of overall hits
system.l23.overall_hits::total                   4435                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          927                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  967                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          927                       # number of demand (read+write) misses
system.l23.demand_misses::total                   967                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          927                       # number of overall misses
system.l23.overall_misses::total                  967                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     16920032                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    136627892                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      153547924                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     16920032                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    136627892                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       153547924                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     16920032                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    136627892                       # number of overall miss cycles
system.l23.overall_miss_latency::total      153547924                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5309                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5350                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2591                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2591                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5361                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5402                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5361                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5402                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.174609                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.180748                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.172916                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.179008                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.172916                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.179008                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 423000.800000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147387.154261                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 158787.925543                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 423000.800000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147387.154261                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 158787.925543                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 423000.800000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147387.154261                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 158787.925543                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 652                       # number of writebacks
system.l23.writebacks::total                      652                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          927                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             967                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          927                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              967                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          927                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             967                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     16464708                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    126042588                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    142507296                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     16464708                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    126042588                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    142507296                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     16464708                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    126042588                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    142507296                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.174609                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.180748                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.172916                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.179008                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.172916                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.179008                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 411617.700000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135968.271845                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 147370.523268                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 411617.700000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135968.271845                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 147370.523268                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 411617.700000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135968.271845                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 147370.523268                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.494781                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001750525                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1782474.243772                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.861214                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.633567                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065483                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.826336                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891819                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1718004                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1718004                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1718004                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1718004                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1718004                       # number of overall hits
system.cpu0.icache.overall_hits::total        1718004                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     24911442                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24911442                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     24911442                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24911442                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     24911442                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24911442                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1718065                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1718065                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1718065                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1718065                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1718065                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1718065                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 408384.295082                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 408384.295082                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 408384.295082                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 408384.295082                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 408384.295082                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 408384.295082                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       213513                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs        71171                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           17                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     20336853                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20336853                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     20336853                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20336853                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     20336853                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20336853                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 462201.204545                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 462201.204545                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 462201.204545                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 462201.204545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 462201.204545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 462201.204545                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5433                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250247                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5689                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39242.441027                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.654757                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.345243                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783808                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216192                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055802                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055802                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1113                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1113                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493386                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493386                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493386                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493386                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16919                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16919                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16991                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16991                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16991                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16991                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1584481246                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1584481246                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2370866                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2370866                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1586852112                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1586852112                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1586852112                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1586852112                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072721                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072721                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510377                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510377                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510377                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510377                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008163                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008163                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006768                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006768                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006768                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006768                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 93650.998641                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93650.998641                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32928.694444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32928.694444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 93393.685598                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93393.685598                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 93393.685598                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93393.685598                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1036                       # number of writebacks
system.cpu0.dcache.writebacks::total             1036                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11510                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11510                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11558                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11558                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11558                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11558                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5409                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5409                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5433                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5433                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5433                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5433                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    281923338                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    281923338                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       532910                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       532910                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    282456248                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    282456248                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    282456248                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    282456248                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002610                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002610                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 52121.156961                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52121.156961                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22204.583333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22204.583333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 51989.002025                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51989.002025                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 51989.002025                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51989.002025                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               504.861008                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086349208                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2134281.351670                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.861008                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068688                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.809072                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1573182                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1573182                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1573182                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1573182                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1573182                       # number of overall hits
system.cpu1.icache.overall_hits::total        1573182                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           62                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           62                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           62                       # number of overall misses
system.cpu1.icache.overall_misses::total           62                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     33605717                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     33605717                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     33605717                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     33605717                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     33605717                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     33605717                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1573244                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1573244                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1573244                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1573244                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1573244                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1573244                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 542027.693548                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 542027.693548                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 542027.693548                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 542027.693548                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 542027.693548                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 542027.693548                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     24850006                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     24850006                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     24850006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     24850006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     24850006                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     24850006                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 528723.531915                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 528723.531915                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 528723.531915                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 528723.531915                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 528723.531915                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 528723.531915                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4368                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166199148                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4624                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35942.722318                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.542380                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.457620                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.873212                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.126788                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1053806                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1053806                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       687430                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        687430                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1667                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1667                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1667                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1667                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1741236                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1741236                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1741236                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1741236                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10770                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10770                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10935                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10935                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10935                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10935                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    582074174                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    582074174                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5251267                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5251267                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    587325441                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    587325441                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    587325441                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    587325441                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1064576                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1064576                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       687595                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       687595                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1667                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1667                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1667                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1667                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1752171                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1752171                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1752171                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1752171                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010117                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010117                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000240                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000240                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006241                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006241                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006241                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006241                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 54045.884308                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54045.884308                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31825.860606                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31825.860606                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 53710.602743                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53710.602743                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 53710.602743                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53710.602743                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1099                       # number of writebacks
system.cpu1.dcache.writebacks::total             1099                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6454                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6454                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6567                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6567                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4316                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4316                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4368                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4368                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4368                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4368                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    125922751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    125922751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1114448                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1114448                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    127037199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    127037199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    127037199                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    127037199                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002493                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002493                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002493                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002493                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29175.799583                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29175.799583                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21431.692308                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21431.692308                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29083.607830                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29083.607830                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29083.607830                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29083.607830                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               503.238400                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089535424                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2153232.063241                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.238400                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.056472                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.806472                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1574115                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1574115                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1574115                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1574115                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1574115                       # number of overall hits
system.cpu2.icache.overall_hits::total        1574115                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     21088135                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     21088135                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     21088135                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     21088135                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     21088135                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     21088135                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1574169                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1574169                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1574169                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1574169                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1574169                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1574169                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 390521.018519                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 390521.018519                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 390521.018519                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 390521.018519                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 390521.018519                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 390521.018519                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     14973366                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     14973366                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     14973366                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     14973366                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     14973366                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     14973366                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 394035.947368                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 394035.947368                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 394035.947368                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 394035.947368                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 394035.947368                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 394035.947368                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3747                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161271045                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4003                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40287.545591                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.180653                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.819347                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.863987                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.136013                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1056955                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1056955                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       692261                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        692261                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1833                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1833                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1699                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1699                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1749216                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1749216                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1749216                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1749216                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7259                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7259                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          134                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          134                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7393                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7393                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7393                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7393                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    290396331                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    290396331                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      3894222                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3894222                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    294290553                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    294290553                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    294290553                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    294290553                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1064214                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1064214                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       692395                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       692395                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1756609                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1756609                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1756609                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1756609                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006821                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006821                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000194                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000194                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004209                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004209                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004209                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004209                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40005.004959                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40005.004959                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 29061.358209                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 29061.358209                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39806.648587                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39806.648587                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39806.648587                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39806.648587                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1030                       # number of writebacks
system.cpu2.dcache.writebacks::total             1030                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3549                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3549                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           97                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           97                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3646                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3646                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3646                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3646                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3710                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3710                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           37                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           37                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3747                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3747                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3747                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3747                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    103978654                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    103978654                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       720010                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       720010                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    104698664                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    104698664                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    104698664                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    104698664                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003486                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003486                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002133                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002133                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002133                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002133                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 28026.591375                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28026.591375                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 19459.729730                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 19459.729730                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27941.997331                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27941.997331                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27941.997331                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27941.997331                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.741764                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086538388                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2109783.277670                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.741764                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062086                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821702                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1452472                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1452472                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1452472                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1452472                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1452472                       # number of overall hits
system.cpu3.icache.overall_hits::total        1452472                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           59                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           59                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           59                       # number of overall misses
system.cpu3.icache.overall_misses::total           59                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     26053109                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     26053109                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     26053109                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     26053109                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     26053109                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     26053109                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1452531                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1452531                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1452531                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1452531                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1452531                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1452531                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 441578.118644                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 441578.118644                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 441578.118644                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 441578.118644                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 441578.118644                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 441578.118644                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     17068316                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     17068316                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     17068316                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     17068316                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     17068316                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     17068316                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 416300.390244                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 416300.390244                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 416300.390244                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 416300.390244                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 416300.390244                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 416300.390244                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5361                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170724641                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5617                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30394.274702                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.383961                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.616039                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880406                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119594                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1007510                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1007510                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       686196                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        686196                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1827                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1827                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1618                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1618                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1693706                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1693706                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1693706                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1693706                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13538                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13538                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          394                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          394                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13932                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13932                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13932                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13932                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    755012028                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    755012028                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     36500318                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     36500318                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    791512346                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    791512346                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    791512346                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    791512346                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1021048                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1021048                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       686590                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       686590                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1618                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1618                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1707638                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1707638                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1707638                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1707638                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013259                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013259                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000574                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000574                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008159                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008159                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008159                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008159                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 55769.835131                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55769.835131                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 92640.401015                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 92640.401015                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 56812.542779                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 56812.542779                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 56812.542779                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 56812.542779                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       213860                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       213860                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2591                       # number of writebacks
system.cpu3.dcache.writebacks::total             2591                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8229                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8229                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          342                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          342                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8571                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8571                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8571                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8571                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5309                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5309                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5361                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5361                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5361                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5361                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    174981264                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    174981264                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1144140                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1144140                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    176125404                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    176125404                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    176125404                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    176125404                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005200                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005200                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003139                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003139                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003139                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003139                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 32959.364099                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32959.364099                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22002.692308                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22002.692308                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 32853.087857                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 32853.087857                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 32853.087857                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 32853.087857                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
