Copyright © 2023 by the O-RAN ALLIANCE e.V.
The copying or incorporation into any other work of part or all of the material available in this specification in any form w ithout the prior
written permission of O-RAN ALLIANCE e.V.  is prohibited, save that you may print or download extracts of the material of this specification
for your personal use, or copy the material of this specification for the purpose of sending to individual third parties fo r their information
provided that you acknowledge O -RAN ALLIANCE as the source of the material and that you inform the third party that these conditions
apply to them and that they must comply with them.

O-RAN ALLIANCE e.V., Buschkauler Weg 27, 53347 Alfter, Germany

 O-RAN-WG7.OMAC.HRD.0-R003-v02.00
 Technical Specification

O-RAN Working Group 7 Whitebox Hardware
Hardware Reference Design Specification for Outdoor
Macrocell with Split Architecture Option 7.2

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 2

Contents   1
Figures ........................................................................................................................................................ 5 2
Tables ......................................................................................................................................................... 7 3
Foreword .................................................................................................................................................... 9 4
Modal verbs terminology ........................................................................................................................... 9 5
Chapter 1 Introductory Material ........................................................................................................... 10 6
1.1 Scope ....................................................................................................................................................... 10 7
1.2 References ............................................................................................................................................... 10 8
1.3 Definitions and Abbreviations ................................................................................................................. 11 9
1.3.1 Definitions .......................................................................................................................................... 11 10
1.3.2 Abbreviations ..................................................................................................................................... 12 11
Chapter 2 Hardware Reference Design 1 ............................................................................................. 17 12
2.1 O-CU Hardware Reference Design ......................................................................................................... 17 13
2.1.1 O-CU High-Level Functional Block Diagram ................................................................................... 17 14
2.1.2 O-CU Hardware Components ............................................................................................................ 18 15
2.1.2.1 Digital Processing Unit ................................................................................................................. 18 16
2.1.2.2 Hardware Accelerator (If required by design) .............................................................................. 18 17
2.1.2.2.1 Accelerator Design 1 .............................................................................................................. 18 18
2.1.2.2.2 Accelerator Design 2 .............................................................................................................. 18 19
2.1.3 Synchronization and Timing .............................................................................................................. 18 20
2.1.4 External Interface Ports ...................................................................................................................... 18 21
2.1.5 O-CU Firmware (if needed) ............................................................................................................... 18 22
2.1.6 Mechanical ......................................................................................................................................... 18 23
2.1.7 Power Unit ......................................................................................................................................... 18 24
2.1.8 Thermal .............................................................................................................................................. 18 25
2.1.9 Environmental and Regulations ......................................................................................................... 18 26
2.2 O-DU Hardware Reference Design.......................................................................................................... 18 27
2.2.1 O-DU High-Level Functional Block Diagram ................................................................................... 19 28
2.2.2 O-DU Hardware Components ............................................................................................................ 20 29
2.2.2.1 Digital Processing Unit ................................................................................................................. 20 30
2.2.2.1.1 Interfaces ................................................................................................................................. 20 31
2.2.2.1.1.1 Memory Channel Interfaces .............................................................................................. 20 32
2.2.2.1.1.2 PCIe ................................................................................................................................... 20 33
2.2.2.1.1.3 Ethernet ............................................................................................................................. 20 34
2.2.2.2 Hardware Accelerator (if required by design) .............................................................................. 21 35
2.2.2.2.1 Hardware Accelerator ............................................................................................................. 21 36
2.2.2.2.2 Accelerator Design 1 .............................................................................................................. 21 37
2.2.2.2.3   Accelerator Design 2 ............................................................................................................. 23 38
2.2.2.2.4 Accelerator Design 3 .............................................................................................................. 24 39
2.2.3 Synchronization and Timing .............................................................................................................. 26 40
2.2.4 External Interface Ports ...................................................................................................................... 27 41
2.2.5 O-DU Firmware ................................................................................................................................. 27 42
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 3

2.2.6 Mechanical ......................................................................................................................................... 28 1
2.2.6.1 Mother Board ............................................................................................................................... 28 2
2.2.6.2 Chassis .......................................................................................................................................... 30 3
2.2.6.3 Cooling ......................................................................................................................................... 30 4
2.2.7 Power Unit ......................................................................................................................................... 30 5
2.2.7.1 Power Supply ............................................................................................................................... 30 6
2.2.8 Thermal .............................................................................................................................................. 31 7
2.2.9 Environmental and Regulations ......................................................................................................... 31 8
2.3 O- RU Hardware Reference Design ........................................................................................................ 31 9
2.3.1 O- RU High-Level Functional Block Diagram .................................................................................. 32 10
2.3.2 O-RU Hardware Components ............................................................................................................ 32 11
2.3.2.1 O-RAN Processing Unit ............................................................................................................... 36 12
2.3.2.2 Digital Processing Unit ................................................................................................................. 36 13
2.3.2.2.1 FPGA/ASIC Solution ............................................................................................................. 37 14
2.3.2.2.1.1 FPGA Requirements ......................................................................................................... 37 15
2.3.2.2.1.2 FPGA Design .................................................................................................................... 37 16
2.3.2.3 RF Processing Unit ....................................................................................................................... 38 17
2.3.2.3.1 Transceiver Reference Design ................................................................................................ 38 18
2.3.2.3.1.1 Hardware Specifications ................................................................................................... 38 19
2.3.2.3.1.1.1 Interface ....................................................................................................................... 38 20
2.3.2.3.1.1.2 Algorithm .................................................................................................................... 39 21
2.3.2.3.1.1.3 Device Configuration .................................................................................................. 40 22
2.3.2.3.1.1.4 Power Dissipation ........................................................................................................ 40 23
2.3.2.3.1.1.5 RF Specifications ......................................................................................................... 40 24
2.3.2.3.1.2 Hardware Design ............................................................................................................... 42 25
2.3.2.4 Interface Requirements ................................................................................................................. 43 26
2.3.2.4.1 O-RAN Processing Unit and DPU Design ............................................................................. 44 27
2.3.2.4.2 Power Amplifier (PA) Reference Design ............................................................................... 45 28
2.3.2.4.2.1 Hardware Specifications ................................................................................................... 45 29
2.3.2.4.2.1.1 Interface ....................................................................................................................... 45 30
2.3.2.4.2.1.2 Power Specifications ................................................................................................... 45 31
2.3.2.4.2.1.3 RF Specifications ......................................................................................................... 45 32
2.3.2.4.2.2 Hardware Design ............................................................................................................... 46 33
2.3.2.4.3 Low Noise Amplifier (LNA) Reference Design ..................................................................... 46 34
2.3.2.4.3.1.1 Interface ....................................................................................................................... 46 35
2.3.2.4.3.1.2 Power Specifications ................................................................................................... 47 36
2.3.2.4.3.1.3 RF Performance Specifications ................................................................................... 47 37
2.3.2.4.3.2 Hardware Design ............................................................................................................... 47 38
2.3.2.4.4 Circulator Reference Design ................................................................................................... 47 39
2.3.2.4.4.1 Hardware Specifications ................................................................................................... 48 40
2.3.2.4.4.1.1 Interface ....................................................................................................................... 48 41
2.3.2.4.4.1.2 RF Specifications ......................................................................................................... 48 42
2.3.2.4.4.2 Hardware Design ............................................................................................................... 48 43
2.3.2.4.5 Antenna / Phased Array Reference Design ............................................................................. 48 44
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 4

2.3.2.4.5.1 Hardware Specifications for Omnidirectional Antenna .................................................... 49 1
2.3.2.4.5.2 Hardware Design of Omnidirectional Antenna ................................................................. 49 2
2.3.2.4.5.3 Hardware Specifications for Directional Antenna............................................................. 49 3
2.3.2.4.5.4 Hardware Design of Directional Antenna ......................................................................... 50 4
2.3.2.5 Internal Interfaces ......................................................................................................................... 51 5
2.3.2.5.1 Optional JESD204 Interfacing ................................................................................................ 51 6
2.3.3 Synchronization and Timing .............................................................................................................. 58 7
2.3.3.1 Hardware Specifications ............................................................................................................... 58 8
2.3.3.1.1 Interface .................................................................................................................................. 58 9
2.3.3.1.2 Performance Specifications .................................................................................................... 58 10
2.3.3.1.3 Synchronizer ........................................................................................................................... 59 11
2.3.3.1.3.1 Hardware Specifications ................................................................................................... 59 12
2.3.3.1.3.1.1 Interface ....................................................................................................................... 59 13
2.3.3.1.3.1.2 Performance Specifications ......................................................................................... 59 14
2.3.3.1.3.2 Hardware Design ............................................................................................................... 60 15
2.3.3.1.4 Reference Synthesizer ............................................................................................................. 60 16
2.3.3.1.4.1 Hardware Specifications ................................................................................................... 60 17
2.3.3.1.4.1.1 Interface ....................................................................................................................... 60 18
2.3.3.1.4.1.2 Performance Specifications ......................................................................................... 61 19
2.3.3.1.4.2 Hardware Design ............................................................................................................... 62 20
2.3.4 External Interface Ports ...................................................................................................................... 63 21
2.3.4.1 Hardware Specifications ............................................................................................................... 63 22
2.3.4.2 Hardware Design for External Interfaces ..................................................................................... 63 23
2.3.4.2.1 Fronthaul Interface .................................................................................................................. 63 24
2.3.4.2.2 Debug Interface....................................................................................................................... 63 25
2.3.4.2.3 Power Interface ....................................................................................................................... 64 26
2.3.4.2.4 RF Interface ............................................................................................................................ 64 27
2.3.5 Mechanical ......................................................................................................................................... 65 28
2.3.6 Power Unit ......................................................................................................................................... 66 29
2.3.6.1 Hardware Specifications ............................................................................................................... 66 30
2.3.6.2 Hardware Design .......................................................................................................................... 67 31
2.3.7 Thermal .............................................................................................................................................. 68 32
2.3.8 Environmental and Regulations ......................................................................................................... 69 33
2.4 Integrated O-DU & O-RU (gNB-DU) Reference Design ........................................................................ 70 34
2.4.1 O-DU Portion of Integrated Reference Design .................................................................................. 70 35
2.4.1.1 O-DU High-Level Functional Block Diagram ............................................................................. 70 36
2.4.1.2 O-DU Hardware Components ...................................................................................................... 71 37
2.4.1.2.1 Digital Processing Unit ........................................................................................................... 72 38
2.4.1.2.2 Hardware Accelerator (if required by design) ........................................................................ 72 39
2.4.1.2.2.1 Accelerator Design 1 ......................................................................................................... 72 40
2.4.1.2.2.2 Accelerator Design 2 ......................................................................................................... 72 41
2.4.1.3 Synchronization and Timing ........................................................................................................ 72 42
2.4.2 O-RU Portion of Integrated Reference Design .................................................................................. 72 43
2.4.2.1 O-RU High-Level Functional Block Diagram.............................................................................. 72 44
2.4.2.2 O-RU Hardware Components ...................................................................................................... 73 45
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 5

2.4.2.2.1 Digital Processing Unit ........................................................................................................... 73 1
2.4.2.2.2 RF Processing Unit ................................................................................................................. 73 2
2.4.2.2.2.1 Transceiver Reference Design........................................................................................... 73 3
2.4.2.2.2.2 Power Amplifier (PA) Reference Design .......................................................................... 73 4
2.4.2.2.2.3 Low Noise Amplifier (LNA) Reference Design ............................................................... 73 5
2.4.2.2.2.4 RF Switch Reference Design ............................................................................................ 73 6
2.4.2.2.2.5 Antenna / Phased Array Reference Design ....................................................................... 73 7
2.4.2.2.3 Synchronization and Timing ................................................................................................... 74 8
2.4.3 External Interface Ports ...................................................................................................................... 74 9
2.4.4 O-DU/O-RU Firmware (if required by design) .................................................................................. 74 10
2.4.5 Mechanical ......................................................................................................................................... 74 11
2.4.6 Power Unit ......................................................................................................................................... 74 12
2.4.7 Thermal .............................................................................................................................................. 74 13
2.4.8 Environmental and Regulations ......................................................................................................... 74 14
2.5 O- RU7-2x Massive MIMO Hardware Reference Design .......................................................................... 75 15
2.5.1 O-RU7-2x Massive MIMO High-Level Functional Block Diagram .................................................... 75 16
2.5.1.1 O-RU7-2x Massive MIMO High Level Architecture Option#1 ..................................................... 76 17
2.5.1.2 O-RU7-2x Massive MIMO High Level Architecture Option#2 ..................................................... 76 18
2.5.1.3 O-RU7-2x Massive MIMO High Level Architecture Option#3 ..................................................... 77 19
2.5.2 O-RU7-2x Massive MIMO Hardware Reference Design Architecture ................................................ 77 20
2.5.2.1 O-RAN Fronthaul Processing Unit ............................................................................................... 79 21
2.5.2.2 Digital Processing Unit ................................................................................................................. 79 22
2.5.2.3 RF Processing Unit ....................................................................................................................... 80 23
2.5.2.3.1 RF Transceiver Unit ................................................................................................................ 80 24
2.5.2.3.2 RF Front End Unit .................................................................................................................. 80 25
2.5.2.4 mMIMO Antenna/Phased array reference design ........................................................................ 82 26
2.5.3 Mechanical ......................................................................................................................................... 85 27
2.6 FHGW Hardware Reference Design ....................................................................................................... 88 28
Annex 1: Parts Reference List .................................................................................................................. 89 29
1.1 Recommended O-DU: ........................................................................................................................................ 89 30
1.2 ADI Based O-RU 4T4R: .................................................................................................................................... 90 31
1.3 ADI Based O-RU 8T8R: .................................................................................................................................... 90 32
History ...................................................................................................................................................... 91 33
 34
Figures 35
Figure 2.2.1-1 O-DU/O-CU Functional Block Diagram ........................................................................... 19 36
Figure 2.2.2-1 Dual-chip FPGA-based Hardware Acceleration in O-DU ............................................. 23 37
Figure 2.2.2-2 Single-chip FPGA-based Hardware Acceleration in O-DU .......................................... 24 38
Figure 2.2.2-3 Accelerator Design 3 using PCIe ..................................................................................... 26 39
Figure 2.2.2-4 Accelerator Design 3 using Ethernet ............................................................................... 26 40
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 6

Figure 2.2.6-1 Mother Board Layout Diagram .......................................................................................... 29 1
Figure 2.2.6-2 Chassis Mechanical Diagram ........................................................................................... 30 2
Figure 2.3.1-1 O-RU High-Level Functional Block Diagram .................................................................. 32 3
Figure 2.3.2-1  O-RU Architecture Example Implementation 1 ............................................................. 33 4
Figure 2.3.2-2 4T4R General Block Diagram with full RF front end ..................................................... 34 5
Figure 2.3.2-3 8T8R General Block Diagram with RF front end ........................................................... 35 6
Figure 2.3.2-4 Digital Processing Unit Block Diagram (L1 Processing + Beamforming) ................... 36 7
Figure 2.3.2-5 Digital Processing Unit Block Diagram (DFE) ................................................................ 36 8
Figure 2.3.2-6 Transceiver with Integrated CFR and DPD .................................................................... 43 9
Figure 2.3.2-7 Power Amplifier Reference Design .................................................................................. 46 10
Figure 2.3.2-8 LNA Reference Design ...................................................................................................... 47 11
Figure 2.3.2-9  Circulator Reference Design ............................................................................................ 48 12
Figure 2.3.2-10 Canister Style Omni Antenna ......................................................................................... 49 13
Figure 2.3.2-11 Mounting Arrangement Scenario 1 of 4T4R Radios back of the Directional Antenna14
 ......................................................................................................................................................................... 50 15
Figure 2.3.2-12 Mounting Arrangement Scenario 2 of 4T4R Radios back of the Directional Antenna16
 ......................................................................................................................................................................... 51 17
Figure 2.3.2-13  Example 4T4R JESD204 Configuration ....................................................................... 54 18
Figure 2.3.2-14  Example 64T64R JESD204 Configuration .................................................................. 56 19
Figure 2.3.2-15  64T64R Example Data Mapping ................................................................................... 57 20
Figure 2.3.3-1  Clock and Synchronization Functional Block Diagram ................................................ 58 21
Figure 2.3.3-2 Synchronizer Block Diagram ............................................................................................. 60 22
Figure 2.3.3-3 Synthesizer Block Diagram ............................................................................................... 62 23
Figure 2.3.4-1 SFP+ case and connector ................................................................................................. 63 24
Figure 2.3.4-2 RJ45 Interface ..................................................................................................................... 64 25
Figure 2.3.4-3 Power Interface ................................................................................................................... 64 26
Figure 2.3.4-4 (a) 4.3-10+ RF Connector [7] and (b) M-LOC Cluster/multiport connector [8] .......... 65 27
Figure 2.3.5-1 Mechanical Enclosure Front View .................................................................................... 66 28
Figure 2.3.5-2 Mechanical Enclosure Top View ...................................................................................... 66 29
Figure 2.3.6-1 Power Reference Design ................................................................................................... 68 30
Figure 2.3.8-1 Integrated O-DU & O-RU (gNB-DU) Reference Design ............................................... 70 31
Figure 2.4.1-1 Functional Block Diagram For O-DU portion .................................................................. 71 32
Figure 2.4.2-1 Functional Block Diagram for O-RU portion ................................................................... 72 33
Figure 2.4.2-2 Phased array antenna reference design ......................................................................... 73 34
Figure 2.5.1-1 [NxM]T[NxM]R mMIMO O-RU7-2x High Level System Architecture #1........................ 76 35
Figure 2.5.1-2 [NxM]T[NxM]R mMIMO O-RU7-2x High Level System Architecture #2........................ 77 36
Figure 2.5.1-3 [NxM]T[NxM]R mMIMO O-RU7-2x High Level System Architecture #3........................ 77 37
Figure 2.5.2-1 mMIMO O-RU7-2x hardware reference design architecture example of 32T32R ...... 78 38
Figure 2.5.2-2 mMIMO O-RU7-2x hardware reference design architecture example of 64T64R ....... 79 39
Figure 2.5.2-3 mMIMO O-RU7-2x Digital processing unit architecture example ................................... 80 40
Figure 2.5.2-4 mMIMO O-RU7-2x RF front end architecture example of 32T32R................................ 81 41
Figure 2.5.2-5 mMIMO O-RU7-2x RF front end architecture example of 64T64R ................................ 82 42
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 7

Figure 2.5.2-6 mMIMO O-RU7-2x antenna array architecture example of 32T32R ............................. 83 1
Figure 2.5.2-7 mMIMO O-RU7-2x antenna array architecture example of 64T64R ............................. 84 2
Figure 2.5.2-8 mMIMO antenna array view (a) simulation model of 192 reflector backed antenna 3
element array only and (b) 32T32R mMIMO O-RU7-2x Antenna array prototype [14] ........................ 85 4
Figure 2.5.3-1 Mechanical enclosure ........................................................................................................ 86 5
Figure 2.5.3-2 Exploded views of mechanical architecture/stacking examples (a) design #1 and (b) 6
design #2 ........................................................................................................................................................ 87 7
 8
Tables 9
Table 2.2.2-1  Processor Feature List ....................................................................................................... 20 10
Table 2.2.2-2  Memory Channel Feature List ........................................................................................... 20 11
Table 2.2.2-3  Accelerator Hardware Features ........................................................................................ 21 12
Table 2.2.2-4  Hardware Accelerator Firmware Features ...................................................................... 22 13
Table 2.2.2-5  Accelerator Hardware Features ........................................................................................ 23 14
Table 2.2.2-6  Hardware Accelerator Firmware Features ...................................................................... 24 15
Table 2.2.2-7  Accelerator Hardware Feature List................................................................................... 25 16
Table 2.2.2-8  Accelerator Firmware Feature List ................................................................................... 25 17
Table 2.2.4-1  External Port List ................................................................................................................. 27 18
Table 2.2.7-1  O-DU Power Requirements ............................................................................................... 31 19
Table 2.2.9-1  Environmental Features ..................................................................................................... 31 20
Table 2.3.2-1  FPGA Interface Requirements .......................................................................................... 37 21
Table 2.3.2-2  FPGA Functional Blocks .................................................................................................... 38 22
Table 2.3.2-3  RF Processing Unit Interface Specifications ................................................................... 39 23
Table 2.3.2-4  JESD204B/C Serial Data Rates ....................................................................................... 39 24
Table 2.3.2-5  Transceiver RF Specifications .......................................................................................... 40 25
Table 2.3.2-6 Interface Requirements ....................................................................................................... 44 26
Table 2.3.2-7  OPU-DPU Functional Blocks ............................................................................................ 45 27
Table 2.3.2-8  Power Amplifier Interface Specifications ......................................................................... 45 28
Table 2.3.2-9  Power Amplifier RF Specifications ................................................................................... 46 29
Table 2.3.2-10  LNA Interfaces ................................................................................................................... 46 30
Table 2.3.2-11  LNA RF Specifications ..................................................................................................... 47 31
Table 2.3.2-12  Circulator Specifications .................................................................................................. 48 32
Table 2.3.2-13  Omnidirectional Antenna Specifications ........................................................................ 49 33
Table 2.3.2-14  Directional Antenna Specifications ................................................................................ 50 34
Table 2.3.2-15  JESD204 Abridged Lexicon ............................................................................................ 52 35
Table 2.3.2-16 4T4R Example Data Mapping .......................................................................................... 55 36
Table 2.3.3-1  Synchronization and Timing Interface Specifications .................................................... 58 37
Table 2.3.3-2  Synchronizer Interface Specifications .............................................................................. 59 38
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 8

Table 2.3.3-3  Synchronizer Performance Specifications ...................................................................... 59 1
Table 2.3.3-4  Synthesizer Interface Specifications ................................................................................ 60 2
Table 2.3.3-5  TCXO Clock Performance Specifications ....................................................................... 61 3
Table 2.3.4-1  External Port List ................................................................................................................. 63 4
Table 2.3.6-1  Transceiver Module Specifications................................................................................... 67 5
Table 2.3.6-2  RF Front End Module Specifications ............................................................................... 67 6
Table 2.3.7-1 Thermal Conductivity of common Metals [9] .................................................................... 68 7
Table 2.3.7-2 Convective heat transfer coefficient [10] .......................................................................... 69 8
Table 2.3.7-3 Emissivity value of different materials [11] ....................................................................... 69 9
Table 2.3.8-1  Environmental Features ..................................................................................................... 70 10
  11
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 9

Foreword 1
This Technical Specification (TS) has been produced by O-RAN Alliance. 2
Modal verbs terminology 3
In the present document "shall", "shall not", "should", "should not", "may", "need not", "will", "will not", 4
"can" and "cannot" are to be interpreted as described in clause 3.2 of the O-RAN Drafting Rules (Verbal 5
forms for the expression of provisions). 6
"must" and "must not" are NOT allowed in O-RAN deliverables except when used in direct citation. 7
  8
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 10

Chapter 1 Introductory Material 1
1.1 Scope 2
This Technical Specification has been produced by the O-RAN.org. 3
The contents of the present document are subject to continuing work within O-RAN WG7 and may change 4
following formal O-RAN approval. Should the O-RAN.org modify the contents of the present document, it 5
will be re-released by O-RAN Alliance with an identifying change of release date and an increase in version 6
number as follows: 7
Release x.y.z 8
where: 9
x the first digit is incremented for all changes of substance, i.e., technical enhancements, 10
corrections, updates, etc. (the initial approved document will have x=01). 11
y the second digit is incremented when editorial only changes have been incorporated in the 12
document. 13
z the third digit included only in working versions of the document indicating incremental changes 14
during the editing process. This variable is for internal WG7 use only. 15
The present document specifies system requirements and high-level architecture for the FR1 Outdoor 16
Macrocell deployment scenario as specified in the Deployment Scenarios and Base Station Classes 17
document [1]. 18
In the main body of this specification (in any “chapter”) the information contained therein is informative, 19
unless explicitly described as normative. Information contained in an “Annex” to this specification is always 20
informative unless otherwise marked as normative. 21
1.2 References 22
The following documents contain provisions which, through reference in this text, constitute provisions of 23
the present document. 24
[1] ORAN-WG7.DSC.0-V03.00 Technical Specification, ‘Deployment Scenarios and Base Station Classes 25
for White Box Hardware’. https://www.o-ran.org/specifications. 26
[2]  3GPP TR 21.905: "Vocabulary for 3GPP Specifications". 27
[3] 3GPP TS 38.104: "NR; Base Station (BS) radio transmission and reception".  28
[4] ORAN-WG4.CUS.0-v01.00 Technical Specification, ‘O-RAN Fronthaul Working Group Control, User 29
and Synchronization Plane Specification’. https://www.o-ran.org/specifications  30
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 11

[5] 3GPP TS 38.113:"NR: Base Station (BS) Electromagnetic Compatibility (EMC)".  1
http://www.3gpp.org/ftp//Specs/archive/38_series/38.113/38113-f80.zip 2
[6]  O-RAN-WG7 OMAC Hardware Architecture Description - v02.00 Technical Specification ‘Outdoor 3
Macrocell Hardware Architecture and Requirements (FR1) Specification’ 4
[7]      https://www.rosenberger.com/0_documents/de/catalogs/ba_communication/catalog_coax/15_Cha5
pter          _43-10_41-95.pdf 6
[8] https://www.commscope.com/product-type/cable-assemblies/wireless-cable-assemblies/coaxial-7
cable-assemblies/itemmloc-f1xm-4/ 8
[9]  Zhong, J., Liu, D., Li, Z., &amp; Sun, X. (2012, August). High thermal conductivity materials and their 9
application on the electronic products. In 2012 IEEE Asia-Pacific Conference on Antennas and 10
Propagation (pp. 173-175). IEEE. 11
[10]  https://www.engineersedge.com/heat_transfer/convective_heat_transfer_coefficients__13378.htm 12
[11]  https://www.thermoworks.com/emissivity-table/ 13
[12] “Serial Interface for Data Converters”, JESD204C.1, December 2021, www.jedec.org 14
[13] “JESD204x Frame Mapping Table Generator”, https://www.analog.com/en/license/licensing-15
agreement/jesd204x-frame-mapping-table-generator.html 16
 17
1.3 Definitions and Abbreviations 18
1.3.1 Definitions 19
For the purposes of the present document, the terms and definitions given in 3GPP TR 21.905 [1] and the 20
following apply. A term defined in the present document takes precedence over the definition of the same 21
term, if any, in 3GPP TR 21.905 [2]. For the base station classes of Pico, Micro and Macro, the definitions 22
are given in 3GPP TR 38.104 [3]. 23
Carrier Frequency:  Center frequency of the cell.  24
F1 interface:  The open interface between O-CU and O-DU defined by 3GPP TS 38.473.  25
Frequency Band: A designated frequency range for the operation of the base station and the UE radios. 5G 26
NR frequency bands are divided into two different frequency ranges: Frequency Range 1 (FR1) that mainly 27
includes sub-6GHz frequency bands, some of which are bands traditionally used by previous standards but 28
has been extended to cover potential new spectrum offerings from 410MHz to 7125MHz; Frequency Range 29
2 (FR2) that includes frequency bands from 24.25 GHz to 52.6 GHz. Bands in this millimeter wave range 30
have shorter range but higher available bandwidth than bands in the FR1.  31
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 12

Frequency Range: It refers to bandwidth defined by the frequency range within which the Base Station can 1
be operated, defined by the band-pass filter of the BS; e.g., 3.4 – 3.8 GHz (400 MHz) 2
Fronthaul Gateway (FHGW): A fronthaul gateway is a physical entity that is located between a distributed 3
unit and one or more radio units where it distributes, aggregates, and/or converts fronthaul protocols 4
between the distributed unit and multiple radio units. 5
gNB: A RAN node providing NR user plane and control plane protocol terminations towards the UE, and 6
connected via the NG interface to the 5GC 7
Integrated architecture:  In the integrated architecture, the O-RU and O-DU are implemented on one 8
platform. Each O-RU and RF front end is associated with one O-DU. They are then aggregated to O-CU and 9
connected by F1 interface. 10
Split architecture:  The O-RU and O-DU are physically separated from one another in this architecture. A 11
switch may aggregate multiple O-RUs to one O-DU.  O-DU, switch and O-RUs are connected by the 12
fronthaul interface as defined in WG4. 13
1.3.2 Abbreviations 14
For the purposes of the present document, the abbreviations given in [2] and the following apply.  An 15
abbreviation defined in the present document takes precedence over the definition of the same 16
abbreviation, if any, as in [2]. 17
7-2x   Fronthaul interface split option as defined by O-RAN WG4, also referred to as 7-2x 18
3GPP   Third Generation Partnership Project 19
5G    Fifth-Generation Mobile Communications 20
ADC   Analog to Digital Converter 21
AFE   Analog Front End 22
AFU   Antenna Filter Unit 23
ASIC   Application Specific Integrated Circuit 24
BBDEV  Baseband Device 25
BH    Backhaul 26
BMC   Baseboard Management Controller 27
BPSK   Binary Phase Shift Keying 28
BS    Base Station 29
CISPR   International Special Committee on Radio Interference 30
CFR   Crest Factor Reduction 31
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 13

CU    Centralized Unit as defined by 3GPP 1
COM   Cluster Communication 2
CPRI   Common Public Radio Interface 3
CPU   Central Processing Unit 4
CRC   Cyclic Redundancy Check 5
DAC   Digital to Analog Converter 6
DDC   Digital Down Conversion 7
DDR   Double Data Rate 8
DFE   Digital Front End 9
DIMM   Dual-Inline-Memory-Modules 10
DL    Downlink 11
DPD   Digital Pre-Distortion 12
DPDK   Data Plane Development Kit 13
DSP   Digital Signal Processor 14
DU    Distributed Unit as defined by 3GPP 15
DUC   Digital Up Conversion 16
ECC   Error Correcting Code 17
EMI   Electromagnetic Interference 18
eCPRI   evolved Common Public Radio Interface 19
EMC   Electro Magnetic Compatibility 20
EVM   Error Vector Magnitude 21
FCC   Federal Communications Commission 22
FEC   Forward Error Correction 23
FFT   Fast Fourier Transform 24
FH    Fronthaul 25
FHGW  Fronthaul Gateway 26
FHGWx  Fronthaul gateway with no FH protocol translation, supporting an O-DU with split option x 27
and an O-RU with split option x, with currently available options 6→6, 7-2x→7-2x and 8→8 28
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 14

FHGWx→y Fronthaul Gateway that can translate fronthaul protocol from an O-DU with split option x 1
to an O-RU with split option y, with currently available option 7-2x→8. 2
FHHL   Full Height Half Length 3
FPGA   Field Programmable Gate Array 4
GbE   Gigabit Ethernet 5
GNSS   Global Navigation Satellite System 6
GPP   General Purpose Processor 7
GPS   Global Positioning System 8
HARQ   Hybrid Automatic Repeat request 9
HHHL   Half Height Half Length 10
IP67   Ingress Protection 67 11
IEEE   Institute of Electrical and Electronics Engineers 12
IFFT   Inverse Fast Fourier Transform 13
IMD   Inter Modulation Distortion 14
I/O   Input/Output 15
JTAG   Joint Test Action Group 16
L1    Layer 1 17
LDPC   Low-Density Parity Codes 18
LDO   Low dropout 19
LRDIMM  Load-Reduced Dual In-line Memory Module 20
LTE   Long Term Evolution 21
LVDS   Low-Voltage Differential Signaling 22
MAC   Media Access Control 23
MCP   Multi-Chip Package 24
MH   Midhaul 25
MIG   Memory Interface Generator 26
MII   Media-Independent interface 27
MIMO  Multiple Input Multiple Output 28
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 15

MU-MIMO Multiple User MIMO 1
NEBS   Network Equipment-Building System 2
NetConf  Network Configuration Protocol 3
NFV   Network Functions Virtualization 4
NIC   Network Interface Controller 5
NR    New Radio 6
O-CU O-RAN Centralized Unit as defined by O-RAN 7
O-DUx  A specific O-RAN Distributed Unit having fronthaul split option x where x may be 6, 7-2x (as 8
defined by WG4) or 8 9
O-RUx  A specific O-RAN Radio Unit having fronthaul split option x, where x is 6, 7-2x (as defined by 10
WG4) or 8, and which is used in a configuration where the fronthaul interface is the same 11
at the O-DUx 12
OCXO   Oven Controlled Crystal Oscillator 13
ORx   Observation Receiver 14
PAM   Power Amplifier Module 15
PCIe   Peripheral Component Interconnect express 16
PDCP   Packet Data Convergence Protocol 17
pFIR   Programable Finite Impulse Response filter 18
PHY   Physical Layer 19
PIM   Passive Intermodulation 20
PMBus  Power Management Bus 21
POE   Power over Ethernet 22
PPS   Pulse Per Second 23
PRACH  Physical Random-Access Channel 24
QAM   Quadrature Amplitude Modulation 25
QPSK   Quadrature Phase Shift Keying 26
QSFP   Quad Small Form-factor Pluggable 27
RAN   Radio Access Network 28
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 16

RDIMM  Registered Dual In-line Memory Module 1
RF    Radio Frequency 2
RFIC   Radio Frequency Integrated Circuit 3
RoE   Radio over Ethernet 4
RU    Radio Unit as defined by 3GPP 5
RX    Receiver 6
SATA   Serial ATA 7
SDU   Service Data Unit 8
SFP   Small Form-factor Pluggable 9
SFP+   Small Form-factor Pluggable plus 10
SOC   System On Chip 11
SPI    Serial Peripheral Interface 12
SSD   Solid State Drive 13
TCXO   Temperature Compensated Crystal Oscillator 14
TDP   Thermal Design Power 15
TR    Technical Report  16
TS    Technical Specification 17
TX    Transmitter 18
UL    Uplink 19
USB   Universal Serial Bus 20
WG   Working Group  21
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 17

Chapter 2 Hardware Reference Design 1 1
This chapter describes one example of white box hardware reference design including O-DU, O-RU.   2
2.1 O-CU Hardware Reference Design 3
The O -CU white box hardware is the platform that performs the O-CU function of upper L2 and L3. The 4
hardware systems specified in this document meet the computing, power and environmental requirements 5
of use cases configurations and feature sets of RAN physical node. These requirements are described in the 6
hardware requirement specification in addition to the deployment scenarios document. The O-CU hardware 7
includes the chassis platform, mother board, peripheral devices, and cooling devices. The mother board 8
contains processing unit, memory, the internal I/O interfaces, and external connection ports. The midhaul 9
(MH) and backhaul (BH) interface are used to carry the traffic between O -CU and O-DU as well as O-CU and 10
core network. The other hardware functional components include: the storage for software, hardware and 11
system debugging interfaces, board management controller, just to name a few; the O-CU designer will make 12
decision based on the specific needs of the implementation.  13
The HW reference design of O-CU is the same as O-DU except for the need of a HW accelerator, thus the 14
detail design will be described in O-DU section 2.2. 15
2.1.1 O-CU High-Level Functional Block Diagram 16
[Intentionally left blank. Refer to O-DU Functional Block Diagram] 17
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 18

2.1.2 O-CU Hardware Components 1
2.1.2.1 Digital Processing Unit 2
2.1.2.2 Hardware Accelerator (If required by design) 3
2.1.2.2.1 Accelerator Design 1 4
2.1.2.2.2 Accelerator Design 2 5
2.1.3 Synchronization and Timing 6
2.1.4 External Interface Ports 7
2.1.5 O-CU Firmware (if needed) 8
2.1.6 Mechanical 9
2.1.7 Power Unit 10
2.1.8 Thermal 11
2.1.9 Environmental and Regulations 12
2.2 O-DU Hardware Reference Design 13
The O-DU white box hardware is the platform that performs the O- DU functions such as upper L1 and lower 14
L2 functions. The hardware systems specified in this document meet the computing, power and 15
environmental requirements of use case’s configurations and feature sets of RAN physical node. These 16
requirements are described in the early hardware requirement specification as well as in the use cases 17
document. The O-DU hardware includes the chassis platform, mother board, peripheral devices, and cooling 18
devices. The mother board contains processing unit, memory, the internal I/O interfaces, and external 19
connection ports. The fronthaul and backhaul interface are used to carry the traffic between O-RU/FHGW7-20
2/FHGW7-2→8 and O-DU as well as O -CU and O-DU. The O-DU design may also provide an interface for 21
hardware accelerator if that option is preferred. The other hardware functional components include: the 22
storage for software, hardware and system debugging interfaces, board management controller,  just to 23
name a few; the O-DU designer will make decision based on the specific needs of the implementation.  24
Note that the O-DU HW reference design is also feasible for O-CU and integrated O-CU/ O-DU. 25
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 19

2.2.1 O-DU High-Level Functional Block Diagram 1
In the follow ing O-DU/O-CU mother board functional block diagram, it shows the interconnections of the 2
major components and external interfaces.  The digital processing unit or SoC (CPU) handles the baseband 3
processing workload. To make the processing more efficient, an  accelerator can be used to assist with the 4
baseband workload processing. The memory devices include random-access memory (RAM) for temporary 5
storage of data while flash memory is used for codes and logs. The storage device is for persistent storage. 6
The external network cards can be used for fronthaul or backhaul connection. The baseboard management 7
controller (BMC) is a microcontroller which monitors hardware operation on  the motherboard. The clock 8
circuits provide digital processing unit with required clock signals. 9
 10
Figure 2.2.1-1 O-DU/O-CU Functional Block Diagram 11

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 20

2.2.2 O-DU Hardware Components 1
2.2.2.1 Digital Processing Unit 2
The example of general-purpose processor performances and other related information are listed in the 3
following table.   4
 5
Table 2.2.2-1  Processor Feature List 6
Item Name Description
# of Cores 16
# of Threads 32
Base Frequency 2.20 GHZ
Max Turbo Frequency 3.00 GHz
Cache 22 MB
TDP 100W
Max Memory Size (dependent on memory type) 512 GB
Memory Types DDR4
Max # of Memory Channels 4
Sockets Supported FCBGA2518
 7
2.2.2.1.1 Interfaces 8
These are the required interface specification for the main board. 9
2.2.2.1.1.1 Memory Channel Interfaces 10
The system memory capacity, type and related information is described in the following table. 11
Table 2.2.2-2  Memory Channel Feature List 12
Item Name Description
Memory Types DDR4
# of Memory Channels 4
ECC LRDIMM Up to 512GB
ECC RDIMM Up to 256GB
Memory Speed 2666/2400/2133MHz
DIMM Sizes 128GB, 64GB, 32GB, 16GB
Memory Voltage 1.2 V
 13
2.2.2.1.1.2 PCIe 14
PCIe Gen 3 is supported by the processor. There are a total of 32 PCIe lanes with 128 Gb/s bandwidth. The 15
32 PCIe lanes can be divided into two x16 slots by using a riser card. 16
2.2.2.1.1.3 Ethernet 17
The system should be capable of offering aggregated 48 Gbps Ethernet bandwidth. The breakout the ports 18
are discussed in the later section. When higher Ethernet bandwidth is required, an Ethernet card can be 19
installed in one of the PCIe slot. 20
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 21

2.2.2.2 Hardware Accelerator (if required by design) 1
2.2.2.2.1 Hardware Accelerator 2
Hardware accelerators can be used in O-DU to offload computationally intensive functions and to optimize 3
the performance under varying traffic and loading conditions. While the hardware acceleration functional 4
requirements and implementation are system designer’s choice; the O-DU is required to meet the minimum 5
system performance requirements under various loading conditions and deployment scenarios. In most 6
cases, a Field Programmable Gate Array (FPGA) or Application Specific Integrated Circuit  (ASIC) based PCIe 7
card can be used to optimize the system performance.  FPGA(s) and ASIC(s) may be part of a Network 8
Interface Controller (NIC) that further provides connectivity services. 9
2.2.2.2.2  Accelerator Design 1 10
The O-DU system is typically implemented usi ng a multi -core processor and one or more hardware 11
accelerators. Parts of O-DU protocol stack can be implemented in software running on the multi -core 12
processors and the computationally intensive L1 and L2 functions can be offloaded to an FPGA -based 13
hardware accelerator. This accelerator comprises two FPGAs for L1 offload and fronthaul connectivity in 14
lookaside mode. The accelerator hardware and firmware features are listed in Table 2.2.2-3 and Table 2.2.2-15
4. 16
Table 2.2.2-3  Accelerator Hardware Features 17
SoC Resources
FPGA1 FPGA2
System Logic cells - 930K
CLB LUT - 425K
SDFEC -8
DSP Slices - 4,272
BRAM - 38.0Mb
URAM - 22.5Mb
System Logic cells - 1,143K
CLB LUT - 523K
CLB Flip-Flops -1,045K
DSP Slices - 1,968
BRAM - 34.6Mb
URAM - 36.0Mb
Form Factor FHHL PCIe Form Factor
PCIe Interface Gen 3 x16 with Bifurcation
On Board Memory
FPGA1 FPGA2
Total Capacity 4 GB in PL, upgradeable
to 8GB
Total Capacity 2 GB in PS, upgradeable
to 4GB
Total Capacity 4 GB in PL, upgradeable
to 8GB
Total Capacity 2 GB in PS, upgradeable
to 4GB
Network Interface(s) 2xSFP28 optical interfaces to FPGA2
(User Configurable, includes 10/25 Ethernet)
Other External Interface(s) Micro USB for JTAG support (FPGA programming and debug) and access to BMC
Graphical User interface GUI for monitoring the basic board parameters, monitoring temperature alerts,
firmware upgrades for BMC
Board Management
Controller Telemetry, Security, Remote Upgrade
Clocking O-RAN C1, C2, C3, C4
Fronthaul eCPRI, RoE IEEE1914.3, O-RAN WG4 FH
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 22

GPS SMA for 1 PPS (In/Out)
Operating Temperature NEBS Compliant
Power < 75 W
Clocking Options Low-Jitter, configurable clock ranging from10MHz to 750MHz
1 PPS input and output with assembly option for OCXO and TCXO
 1
Table 2.2.2-4  Hardware Accelerator Firmware Features 2
Item Name Description
Remote System Upgrade Securely upgradable FPGA flash image
L1 Acceleration
5G NR LDPC encoding/decoding with interleaving/de-interleaving and rate-
matching/rate-de-matching along with early termination, CRC attachment, and HARQ
management
Hardware-Software APIs Fully compliant with DPDK/BBDEV APIs
Fronthaul
Protocols/Compression Fully compliant with O-RAN WG4 MCUS-planes Specifications
Open Programmable
Acceleration Environment
Support for:
• FPGA flashing upgrade
• Firmware version reporting
• PCIe diagnostics
• Ethernet diagnostics
• Temperature and voltage telemetry information
 3
The hardware accelerator supports x86 or non-x86-based processors. Figure 2.2.2-1 illustrates the two-chip 4
acceleration architecture comprising two FPGAs with multi-lane PCIe interfaces toward the CPU and external 5
connectivity toward O-RU(s) via eCPRI and O -CU(s) through G bE connectivity. The example architecture 6
further depicts multi-lane Gen3 PCIe interfaces between each FPGA and the CPU. The FPGAs communicate 7
through high-bandwidth Ethernet (GbE) transport. 8
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 23

FPGA1
(L1 Offload)X86 or ARM -based
CPU
(L2 and Partial L1)
FPGA2
(Connectivity)
[Bifurcated] PCIe Interface
PCIe Gen3x16 100G
Fronthaul Interface
10/25G
Ethernet/eCPRI
Inter-Chip
Interface
100G Ethernet
 1
Figure 2.2.2-1 Dual-chip FPGA-based Hardware Acceleration in O-DU 2
 3
2.2.2.2.3   Accelerator Design 2 4
The O-DU system is typically implemented using a multi -core processor (CPU) and one or more hardware 5
accelerators. Parts of O-DU protocol stack can be implemented in software running on the multi -core 6
processors and the computationally intensive L1 and L2 functions can be offloaded to an FPGA -based 7
hardware accelerator. This accelerator comprises a single FPGA for L1 o ffload in lookaside mode. The 8
accelerator hardware and firmware features are listed in Table 2.2.2-5 and Table 2.2.2-6. 9
Table 2.2.2-5  Accelerator Hardware Features 10
  SoC Resources
System Logic cells - 930K
CLB LUT - 425K
SDFEC -8
DSP Slices - 4,272
BRAM - 38.0Mb
URAM - 22.5Mb
Form Factor HHHL PCIe Form Factor
PCIe Interface Gen 3 x16 (Gen4 x8)
On Board Memory Total Capacity 4 GB in PL, upgradeable to 8GB
Total Capacity 2 GB in PS, upgradeable to 4GB
Other External Interface(s) Micro USB for JTAG support (FPGA programming and debug) and access to BMC
Graphical User interface GUI for monitoring the basic board parameters, monitoring temperature alerts,
firmware upgrades for BMC
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 24

Board Management
Controller Telemetry, Security, Remote Upgrade
Operating Temperature NEBS Compliant
Power < 35 W
 1
Table 2.2.2-6  Hardware Accelerator Firmware Features 2
Remote System Upgrade Securely upgradable FPGA flash image
L1 Acceleration 5G NR LDPC encoding/decoding with interleaving/de-interleaving and rate-matching/rate-
de-matching along with early termination, CRC attachment, and HARQ management
Hardware-Software APIs Fully compliant with DPDK/BBDEV APIs
Open Programmable
Acceleration Environment
Support for:
• FPGA flashing upgrade
• Firmware version reporting
• PCIe diagnostics
• Ethernet diagnostics
• Temperature and voltage telemetry information
 3
The hardware accelerator supports x86 or non -x86-based processors. Figure 2.2.2-2 illustrates the single -4
chip acceleration architecture comprising one FPGA with Gen3 x16 or Gen4 x8 PCIe interfaces toward the 5
CPU. 6
FPGA
(L1 Offload)
X86 or ARM -based
CPU
(L2 and Partial L1)
F1 Interface
Ethernet (10/25G) PCIe Interface
PCIe Gen3x16 or Gen4 x8
100G
 7
Figure 2.2.2-2 Single-chip FPGA-based Hardware Acceleration in O-DU 8
 9
2.2.2.2.4 Accelerator Design 3 10
This design includes an Embedded NIC Inline Accelerator (ENIAC) with an ASIC that can provide NIC functions.  11
One option supports a high-capacity O-DU using multiple PCIe cards in standard racks and aligns with the 12
FAPI interface to maximize software reuse.  The second option supports a high-capacity O-DU using an 13
Ethernet-based backplane interconnect and aligns w ith the nFAPI interface to maximize software reuse.  14
ENIAC unloads L1 from the host, allowing it to focus on L2. 15
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 25

a. Accelerator Requirements 1
Hardware and firmware requirements for this accelerator design are given in Table 2.2.2-7 and Table 2
2.2.2-8, respectively. 3
Table 2.2.2-7  Accelerator Hardware Feature List 4
Item Name Description
PCIe (Interface with digital processing
unit) Gen4 x16 (and lower)
Form factor FHHL
Connectivity QSFP28/SFP
NIC Device 200Gb xHAUL for FH, BH & MH traffic shaping.
DDR Main TBD GB DDR4
Flash (FPGA images) >=1 Gbit
BMC Telemetry, Security, remote upgrade
Clocking For O-RAN C1, C2, C3 & C4
Fronthaul eCPRI, RoE IEEE1914.3, O-RAN WG4
GPS SMA for 1 PPS & 10MHz (in/out)
Operating Temperature (ambient) NEBS Compliant
Power <75W
Clock Accuracy Low-Jitter, configurable clock ranging from 10MHz to 750MHz. Option
for OCXO (TCXO as standard)
 5
Table 2.2.2-8  Accelerator Firmware Feature List 6
Item Name Description
Remote system upgrade Securely upgradable image
Queuing Command queuing at FAPI interface
LDPC Acceleration Rel15 compliant
Fronthaul Compression In-line compression/decompression for Mu-Law, block-floating point,
and quantization according to the O-RAN WG4 specification.
Open programmable acceleration
environment
Support for:
• Flashing upgrade
• Firmware version reporting
• PCIe diagnostics
• Ethernet diagnostics
• Temperature and voltage telemetry information.
 7
b. Accelerator Design 8
Figure 2.2.2-3 illustrates Accelerator Design 3 with integrated NIC and PCIe connectivity to L2. 9
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 26

Figure 2.2.2-4 illustrates Accelerator Design 3 with integrated NIC and Ethernet connectivity to L2.   1
 2
L2
Processing FAPI on
PCIe4x16
Timing
L1 Upper Phy Accelerator
16+ Layer mMIMO
Embedded NIC with eCPRI
PPS
10 MHz
O-RAN 7-2x
eCPRI FH QSFP28
200 Gbps+ Ethernet
SyncE
 3
Figure 2.2.2-3 Accelerator Design 3 using PCIe 4
 5
 6
L2
Processing nFAPI on
Ethernet
Timing
L1 Upper Phy Accelerator
16+ Layers mMIMO
Embedded NIC with eCPRI
PPS
10 MHz
O-RAN 7-2x
eCPRI FH QSFP28
200 Gbps+ Ethernet
SyncE
 7
Figure 2.2.2-4 Accelerator Design 3 using Ethernet 8
 9
 10
 11
2.2.3 Synchronization and Timing 12
In this reference design the DU has an integrated GNSS receiver integrated on the network interface card. 13
The GNSS receiver is connected via SMA cable to an external GNSS antenna.  14
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 27

The PTP and SyncE signals are transported by Ethernet L2 via the fronthaul network interfaces to th e O-RU.  1
Together these provide the local time of day and frequency reference for the O-RU.  2
Summary of timing related software features supported: 3
• PTP distribution compliant to G.8272 4
• ITU-T specifications for SyncE: 5
o Definitions: ITU-T G.8260 6
o Architecture: ITU-T G.8261 7
o SSM transport channel and format: ITU-T G.8264 8
o Clock specifications: ITU-T G.8262 (EEC) 9
o Functional model and SSM processing: ITU-T G.781 10
• IEEE 1588 Telecom Grand Master (T-TGM) using G8275.1 profile. 11
• T-GM conversion to Telecom Boundary Clock (T-TBC) if GNSS signal is lost. 12
• Telecom Boundary Clock (T-TBC) per ITU-T G.8273.2. 13
• 4-hour holdover time of frequency, time/phase.  14
• Compliant with input and output jitter and wander requirements specified in ITU-T G.8262 (for EEC). 15
• Alternate BMCA specified in G.8275.1. 16
 17
2.2.4 External Interface Ports 18
The following table shows the external ports or slots that the system provided. 19
Table 2.2.4-1  External Port List 20
Port Name Feature Description
Ethernet Octave Gigabit Ethernet LAN connectors
Dual 10GbE Base-T Ethernet connectors
Dual 10GbE SFP+ Fiber Ethernet connectors
1 x QSFP+
4 x SFP+
PCIe  2 PCIe 3.0 x16 slots
SATA 4 SATA 3.0 ports
USB 2 USB 3.0 ports
VGA 1 VGA port
Serial Port 1 COM port via RJ45
SMA GNSS Antenna
 21
2.2.5 O-DU Firmware 22
BIOS and BMC firmware are needed in the system and shall be installed. 23
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 28

2.2.6 Mechanical 1
2.2.6.1 Mother Board 2
The mechanical layout of the mother board shows the location of major components and interface ports. 3
The following diagram also provides the dimension of the board. 4
 5
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 29

 1
Figure 2.2.6-1 Mother Board Layout Diagram 2
 3
 4
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 30

2.2.6.2 Chassis 1
The 1U rack mount chassis contains the layout of the power supply, SSD, and fans. The chassis dimension is 2
showed in following figure. 3
 4
 5
Figure 2.2.6-2 Chassis Mechanical Diagram 6
 7
2.2.6.3 Cooling 8
The system installs 4x 40x28mm PWM fans for cooling. Up to 6 fans can be installed if needed. 9
2.2.7 Power Unit 10
In a fully loaded system with two PCIe slots populated with 75 W each, the system power consumption 11
should be less than 400W. The total system power shall be kept at less than 80% of the power supply 12
capacity. 13
2.2.7.1 Power Supply 14
The power is provided by 500W High-Efficiency power supply w/PMBus 1.2. The power support input and 15
output power rails are listed below. 16
 17
 18
 19
 20

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 31

Table 2.2.7-1  O-DU Power Requirements 1
Supply Domain Requirements
AC Input 100-240V, 50-60Hz, 6.6A max
DC Output +3.3V: 12A
+5V: 15A
+5V standby: 3A
+12V: 41A
-12V: 0.2A
 2
2.2.8 Thermal 3
Active cooling with up to 6 fans is integrated in the chassis. 4
The hardware acceleration cards described in Section 2.2.2.2 use passive cooling and a custom heatsink and 5
are equipped with temperature sensors. It is designed to operate in temperatures ranging from -5°C to 6
+55°C. 7
2.2.9 Environmental and Regulations 8
The O-DU hardware system is RoHS Compliant. The power supply unit is EMC FCC/CISPR Class B compliant. 9
Table 2.2.9-1 lists the environmental related features and parameters.   10
Table 2.2.9-1  Environmental Features 11
Item Name Description
Operating Temperature -5°C to +55°C
Non-operating Temperature -40°C to 70°C
Operating Relative Humidity 8% to 90% (non-condensing)
Non-operating Relative Humidity 5% to 95% (non-condensing)
 12
The hardware accelerator described in Section 2.2.2.2 is designed to operate in indoor environments and in 13
temperatures ranging from -5°C to +55°C.  14
2.3 O- RU Hardware Reference Design 15
This chapter defines the hardware reference design for the Outdoor Macrocell O-RU.  This is defined by a 7-16
2 interface to the O-DU on one side and up to 64T64R on the antenna port (more details on the mMIMO O-17
RU7-2x reference designs are given in Section 2.5).  No upper limit is defined to the output power of Wide 18
Range BS according to 3GPP TS38.104 -Section 6.2 [3], the external power is supplied by either AC or a 19
standard DC -48V telecom source.   20
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 32

2.3.1 O- RU High-Level Functional Block Diagram 1
Figure 2.3.1-1 provides a high-level functional block diagram depicting the major HW/SW components.  It 2
also highlights the internal/external interfaces that are required. This document shows how to implement 3
the system defined by the OMAC-HAR [6] document, and mMIMO O-RU7-2x, which can be realized with 4
different high level radio architecture based on various functional splits and interface/interconnects 5
between these functional blocks. 6
 7
O-RU7-2
RF
Processing
Unit
Digital
Processing
Unit
O-RAN FH
Processing
Unit
O-RAN
FH Interface
Timing Unit
To/From
O-DU7-2
Power Unit
Local timing
from CDR
Local timing
from GNSS or
equivalent
GNSS
(optional)
To/From
Antenna
 8
Figure 2.3.1-1 O-RU High-Level Functional Block Diagram 9
2.3.2 O-RU Hardware Components 10
Figure 2.3.2-1 shows the high-level block details of O-RU Hardware implementation example. The 11
description of each block from left to right is given below. 12
O-RU7-2x communicates with O-DU7-2x through O-RAN Fronthaul interface and the control/data packets are 13
processed by O-RAN Fronthaul unit with the help of CUS plane processing block. Subsequently the packets 14
are processed by Low-PHY functional blocks such as encoding, scrambling, modulation, layer mapping, 15
precoding, beamforming, and resource element mapping in downlink. The reverse operation is done during 16
the uplink process. The output of the Low-PHY block is fed to digital processing unit through packet 17
interface. Here the frequency conversion in digital domain i.e., digital up conversion (DUC) in DL and digital 18
down conversion (DDC) in UL are done. Furthermore, DPD and CFR algorithms are implemented in digital 19
processing unit to enhance the power amplifier efficiency by reducing the PAPR/ACLR in RF front end. The 20
output of digital processing unit is fed to RF processing unit through digital interface. The digital signals 21
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 33

converted to analog in DL and vice versa in UL with the help of DAC and ADC functional blocks in 1
Transceiver unit, respectively. Signals are further amplified with the help of functional blocks like PA in DL 2
and LNA in UL in analog RF front end unit. The output of the amplifier is fed to a cavity filter to suppress the 3
unwanted signals in DL and is done before amplification in the case of UL operation i.e., receive operation. 4
The TDD switch is used to switch the operation between DL and UL, i.e., transmit and receive operations. 5
The output of the cavity filter i.e., the O-RU is fed to antenna unit and then transmitted over the air. Three 6
processing units such as FH, Digital, and RF powered up using the power unit and gets synchronized with 7
the help of timing/synchronization block. In the case of beamforming scenario, antenna calibration is 8
implemented using antenna calibration processing block. This coordinates with Low-PHY processing unit 9
and calibration switch (Cal switch) and processes the signals coming from and going to the antenna 10
calibration port, to compensate for the amplitude and phase offsets existing in each RF chain. Other 11
implementations are also possible by rearranging the functional blocks of O-RAN FH, Digital processing, and 12
RF processing units.   13
O-RU7.2x
RF Processing Unit
O-RAN
FH interface
O-RAN Fronthaul Processing Unit
eCPRI
C-Plane,
S-Plane,
and
M-Plane
Processing
Timing/Sync.
 Unit
Power Unit
Low-Phy
Processing
Antenna
Calibration
Processing
Digital Processing
Unit
Transceiver
 PA+LNA &
TDD Switch
Cavity
Filter
Antenna
 PA+LNA &
TDD Switch
 PA+LNA &
TDD Switch
 Cavity
Filter
Cavity
Filter
Calibration
Port
CAL
Switch
DPD
 CFR
DDC
 DUC
Digital
Interface
Packet
Interface
 DAC
 ADC
 14
Figure 2.3.2-1  O-RU Architecture Example Implementation 1 15
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 34

RF Processing Unit
Digital Processing Unit
Synchronizer
Port A
Rx0
Tx0
Tx1
Rx1
ORx0
ORx1
SERDES
SPI
SPINetwork
Clock
Clean
Clock
TRx
Reference
Transceiver
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
Rx2
Tx2
Tx3
Rx3
ORx2
ORx3
Power Unit
Clock
Transceiver
Rx
enable
Rx
enable
Cal
Switch
Box*
Cal Port
*Calibration transceiver can be a separate unit or one of the main transceiver channels.
Not all O-RUs will require antenna calibration.
To O-DU
Cal
Control
  1
Figure 2.3.2-2 4T4R General Block Diagram with full RF front end 2
Figure 2.3.2-2 and Figure 2.3.2-3 shows an example of an O-RU design for 4T4R and 8T8R, respectively.  In 3
subsequent sub-sections, we present detailed hardware components the O-RAN Processing Unit and Digital 4
Processing Unit, RF processing unit, Power unit and Clock/Synchronization units. 5
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 35

RF Processing Unit
Digital Processing Unit
Synchronizer
Rx0
Tx0
Tx1
Rx1
ORx0
ORx1
SERDES
SPI
SPINetwork
Clock
Clean
Clock
TRx
Reference
Transceiver
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
Rx2
Tx2
Tx3
Rx3
ORx2
ORx3
Power Unit
Clock
Rx4
Tx4
Tx5
Rx5
ORx4
ORx5
TRx
Reference
Transceiver
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
Rx6
Tx6
Tx7
Rx7
ORx6
ORx7
Transceiver
Rx
enable
Rx
enable
Cal
Switch
Box*
Cal Port
*Calibration transceiver can be a separate unit or one of the main transceiver channels.
Not all O-RUs will require antenna calibration.
To O-DU
Cal
Control
Port A
Port A
  1
Figure 2.3.2-3 8T8R General Block Diagram with RF front end 2
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 36

2.3.2.1 O-RAN Processing Unit  1
The O-RAN Processing Unit (OPU) receives eCPRI frames from the O-RAN fronthaul and performs the 2
fronthaul interface, lower L1, synchronization and beamforming. 3
2.3.2.2 Digital Processing Unit 4
The Digital Processing Unit (DPU) of the O-RU performs synchronization, DDC, DUC, CFR, and DPD.  The 5
DPU can be implemented as a FPGA or ASIC. 6
The following block diagrams describe the digital processing unit as per example implementation in Figure 7
2.3.2-4 and Figure 2.3.2-5.  8
Other implementations are possible. 9
 10
Figure 2.3.2-4 Digital Processing Unit Block Diagram (L1 Processing + Beamforming) 11
 12
Figure 2.3.2-5 Digital Processing Unit Block Diagram (DFE) 13

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 37

2.3.2.2.1 FPGA/ASIC Solution 1
This solution for the digital processing unit is based on an FPGA with embedded ARM processor. 2
2.3.2.2.1.1 FPGA Requirements 3
Table 2.3.2-1 shows the general interfaces required for an FPGA based design based on Figure 2.3.2-4 and 4
Figure 2.3.2-5. 5
 6
Table 2.3.2-1  FPGA Interface Requirements 7
Item Name Description
eCPRI Port High speed bi-directional interface transporting data and control
information.  Total payload will be determined by the
antennas/layers served, bandwidth supported, bit precision,
subcarrier spacing, etc.  It is typically served by one or more
QSFP+ or SFP28 connectors depending on the payload.
SERDES Up to 16 high speed JESD204B/C serial interface lanes
between FPGA fabric and transceiver depending on
transceiver configuration selected.
Boot Clock Clock for any uC or fabric functions required immediately at
power on
Sysref JESD204B/C synchronization signal
DevCLK JESD204B/C device clock
ARM Clock Clock for the ARM processor
Memory Clock Memory clock
OAM Port Control interface used for maintenance
DDR Interface for external DDR memory
2.3.2.2.1.2 FPGA Design 8
Table 2.3.2-2 shows the general blocks required for the design. The core elements implemented in this design 9
are required to be sized to support the requirements shown in the OMAC -HAR [6] document.  Specifically, 10
the DPU should support up to 200 MHz of occupied BW with  up to two 100 MHz component carriers.  In 11
addition to signal processing, the DPU should support C, U, S and M plane handling.  Major processing blocks 12
in the DPU are shown in Table 2.3.2-2. 13
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 38

Table 2.3.2-2  FPGA Functional Blocks 1
Item Name Description Cat A Cat B
FFT & CP- FFT and Cyclic Prefix removal for uplink processing Required Required
iFFT & CP+ iFFT and Cyclic Prefix insertion for downlink processing Required Required
PRACH Front
End
PRACH front end processor  Required Required
Channel DDC Component Carrier Digital Down Converter Optional Optional
Channel DUC Component Carrier Digital Up Converter Optional Optional
CFR Crest Factor Reduction Optional Optional
DPD Digital Pre-Distortion Optional Optional
JESD204B/C JEDEC High speed serial interface type B or C framer/de-framer Required Required
C/U/M Plane Control, User, and management Plane processing Required Required
1588v2 Stack IEEE 1588v2 Synchronization Software Stack Required Required
eCPRI evolved Common Public Radio Interface framer/de-framer Required Required
I/Q
Compression
I/Q compression/decompression for fronthaul lane rate reduction Optional Optional
Beamforming Create & steer several beams Optional Optional
Pre-coding Pre-coding Optional Required
RE Mapping Resource Element Mapping to Antenna port Optional Required
 2
2.3.2.3 RF Processing Unit 3
The RF Processing Unit of O-RU includes the transceiver block, up/down converters, power amplifiers (PAs), 4
low noise amplifiers (LNAs), Tx/Rx filters.  All conversions between analog and digital domain (e.g., (RF 5
sampling, frequency conversion using mixing of RF, IF and LO in up and down conversion) are performed 6
within the transceiver block.  Note that physical and logical partitioning within the RF processing unit need 7
not occur at any specific boundary.   8
2.3.2.3.1 Transceiver Reference Design 9
For the O-RU the sampling function and frequency conversion function is performed by transceiver. The 10
purpose of the transceiver is to translate the RF signal to digital as early as possible in the signal chain and 11
to reduce the data rate as low as possible to save power. The Transceiver is to convert between high-speed 12
baseband data and a low-level RF for both transmit and receive signal chain. The transceiver may be 13
responsible for orchestration of external gain control elements in both the receive and transmit paths. 14
Other radio functions may need to be controlled by the DPU where they need to be controlled fast and 15
synchronized with the TDD frame structure.  Such elements include the transmit / receive switch, PA and 16
LNA enable.   17
2.3.2.3.1.1 Hardware Specifications 18
2.3.2.3.1.1.1 Interface 19
The following table shows the detail of the RF Processing Unit Interface Specifications: 20
 21
 22
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 39

Table 2.3.2-3  RF Processing Unit Interface Specifications 1
Item Name Description
High Speed Data (SERDES Out,
SERDES In)
High speed data represents the time-domain baseband information being
transmitted or received.  Depending on the configuration of the O-RAN device,
various bandwidths may be supported leading to a range of payload rates.
Options for data include JESD204B and JESD204C, or proprietary formats.
Several options are shown in the following table.  All data represents IQ 16-bit
(N=16) precision. Some devices support IQ 12 bit (N’=12) which may reduce the
required data rates accordingly.
Reference Clock (REF Clock In) The transceiver should receive a reference for internal clock and LO synthesis
needs.  This reference clock can function as the JESD204 Device Clock where
the interface is by SERDES.  The specific clock frequency is determined by the
operation mode of the transceiver.
Control Provides the control functionalities of the transceiver. As an example, SPI or I2C
may be supported, or other proprietary solutions.
GPIO (GPIO 1 – GPIO #) The transceiver may optionally include GPIO for controlling peripherals including
but not limited to PAs, LNAs and other devices.  These GPIOs should at a
minimum support 1.8V outputs but the specifics will be determined by the
connected devices.  The GPIO should also support input from peripheral devices.
Input should at a minimum support 1.8V logic with tolerance of 3.3V preferred. An
example could be MIPI/ GRFC interfaces.
Tx Enable The transceiver should provide an output to support enabling and disabling the
external devices in the transmit chain such as a TxVGA (optional) and PA.  This
may be part of the GPIO pins.
Rx Enable The transceiver should provide an output to support enabling and disabling the
external devices in the transmit chain such as a RF Front End Module or LNA.
This may be part of the GPIO pins.
LNA Bypass The transceiver should provide an output to support bypassing the LNA
appropriately in the condition of a large blocker if so required.  This may be part of
the GPIO pins.
RF Outputs (Tx1 – Tx4 or Tx8) RF outputs including the main Tx signal should support 50 ohm or 100 ohms
signalling.  These outputs can be either single ended or differential.
RF Inputs (Rx1 – Rx4 or Rx8
and ORx1 – ORx4 or ORx8)
RF inputs including the main Rx and the Observation Rx (ORx) (for DPD) should
support 50 ohm or 100 ohms signalling.  These inputs can be either single ended
or differential.  The device should support at least 1 ORx.
 2
Table 2.3.2-4  JESD204B/C Serial Data Rates 3
Bandwidth JESD204B JESD204C JESD204B JESD204C
 4T4R 8T8R
20 4.9152 4.05504 9.8304 8.11008
50 9.8304 8.11008 19.6608 16.22016
100 19.6608 16.22016 39.3216 32.44032
200 39.3216 32.44032 78.6432 68.88064
2.3.2.3.1.1.2 Algorithm 4
The transceiver is required to provide appropriate algorithms to sustain RF operation including but not 5
limited to Rx AGC, Tx Power control, DPD and CFR. 6
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 40

2.3.2.3.1.1.3 Device Configuration 1
The transceiver should support either 4T4R or 8T8R.  In addition, at least one ORx path should be provided 2
to support DPD functionality. 3
2.3.2.3.1.1.4 Power Dissipation 4
Total dissipation of transceiver IC for TRx should be less than 6 W for 4T4R. 5
2.3.2.3.1.1.5 RF Specifications 6
Table 2.3.2-5  Transceiver RF Specifications 7
Parameter Symbol Min Typ Max Unit Test Condition/Comment
Transmitters
Centre Frequency  650  6000 MHz
Transmitter Synthesis
Bandwidth    450 MHz
Transmitter Large
Signal Bandwidth    200 MHz
Transmitter
Attenuator Power
Control Range
 0  32 dB Signal to noise ratio (SNR) maintained
for attenuation between 0 and 20 dB
Transmitter
Attenuation Power
Control Resolution
  0.05  dB 20 MHz LTE/NR at -12 dBFS
Adjacent Channel
Leakage Ratio
(ACLR)
  -66  dB 75 MHz <f≤2800 MHz
In Band Noise Floor   -154.5  dBm/Hz
0 dB attenuation; in band noise falls 1
dB for each dB of attenuation for
attenuation between 0 dB and 20 dB
Out of Band Noise
Floor   -153  dBm/Hz 600 MHz < f ≤ 3000 MHz
Maximum Output
Power   6  dBm 0 dB attenuation; 3 × bandwidth/2
offset
Third Order Output
Intermodulation
Intercept Point
OIP3  27  dBm 600 MHz < f ≤ 3000 MHz
Error Vector
Magnitude (3GPP
Test Signals)
EVM
1900 MHz LO   0.6  % 50 kHz RF PLL loop bandwidth
3800 MHz LO   0.53  % 300 kHz RF PLL loop bandwidth
Observation
Receivers ORx
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 41

Parameter Symbol Min Typ Max Unit Test Condition/Comment
Center Frequency  450  6000 MHz
Gain Range   30  dB
IIP3 improves dB for dB for the first 18
dB of gain attenuation; QEC
performance optimized for 0 dB to 6
dB of attenuation only.
Analog Gain Step   0.5  dB For attenuation steps from 0 dB to 6
dB
Receiver Bandwidth    450 MHz
Maximum Usable
Input Level PHIGH  -11  dBm 0 dB attenuation; increases dB for dB
with attenuation.
Integrated Noise
  -58.7  dBFS 450 MHz Integration bandwidth
  -57.5  dBFS 491.52 MHz Integration bandwidth
Third Order Input
Intermodulation
Intercept Point
IIP3
Narrow Band      Maximum observation receiver gain;
test condition:  PHIGH-11 dB/tone
1900 MHz   15  dBm
2600 MHz   16.5  dBm
3800 MHz   18  dBm
Wide Band
IM3 products>130 MHz at baseband;
test condition:  PHIGH - 11 dB/tone;
491.52 MSPS
1900 MHz   13  dBm
2600 MHz   11  dBm
3800 MHz   13  dBm
Third Order
Intermodulation
Product
IM3  -70  dBc 600 MHz < f ≤ 3000 MHz
Spurious Free
Dynamic Range SFDR  64  dB
Non IMx related spurs, does not
include HDx; (PHIGH − 11) dB input
signal
Harmonic Distortion      (PHIGH − 11) dB input signal
Second Order
Harmonic Distortion
Product
HD2
-80  dBc In band HD falls within ±100 MHz
-73  dBc Out of band HD falls within ±225 MHz
Third Order Harmonic
Distortion Product HD3
-70  dBc In band HD falls within ±100 MHz
-65  dBc Out of band HD falls within ±225 MHz
Receivers
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 42

Parameter Symbol Min Typ Max Unit Test Condition/Comment
Center Frequency    6000 MHz
Analog Gain Step
  30  dB Attenuator steps from 0 dB to 6 dB
  1  dB Attenuator steps from 6 dB to 30 dB
Receiver bandwidth    200 MHz
Maximum Usable
Input Level PHIGH  -11  dBm
0 dB attenuation; increase dB for dB
with attenuation; continuous wave =
1800 MHz; corresponds to -1 dBFS at
ADC 75 MHz <f≤3000 MHz
Noise Figure NF  12  dB 0 dB attenuation at receiver port 600
MHz <f≤3000 MHz
Input Third Order
Intercept Point IIP3
Difference Product IIP3, d     Two (PHIGH − 9) dB tones near band
edge
2600 MHz
(Wideband)   17  dBm
2600 MHz (Midband)   21  dBm
Sum Product IIP3, s     Two (PHIGH − 9) dB tones, at
bandwidth/6 offset from the LO
2600 MHz
(Wideband)   20  dBm
HD3 HD3  -66  dBc
(PHIGH − 6) dB continuous wave tone
at bandwidth/6 offset from the LO 600
MHz < f ≤ 4800 MHz
 1
2.3.2.3.1.2 Hardware Design 2
For the O-RU the sampling function and frequency conversion function can be performed by the transceiver. 3
The transceiver integrates the ADC, DAC, LO, down converter, up converter, and related functions. The block 4
diagram of transceiver design is shown in Figure 2.3.2-6. 5
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 43

Observation
Receiver
ORx8
ORx7
ORx6
ORx5
Control
Interface
Clock,
Synchronization
& Synthesis
Serial interface
(JESD204B/C optional)
SPI Port
SCLK
CSB
SDO
SDIO
SYNC\ IN
SERDES
Out
SERDES
In
SYNC\
OUT
CPIO1
GPIO2
GPIO3
GPIO#
Rx4
Rx3
Rx2
Rx1
Tx4
Tx3
Tx2
Tx1
REF Clock In
SYSREF
Ext LO/Clock In
DPD Engine
Decimation
pFIR
AGC
Tuning
RSSI
Overload
Device Management
ORx4
ORx3
ORx2
ORx1
Transmit Block 8Transmit Block 7
Transmit Block 6
Transmit Block 5
Transmit Block 4Transmit Block 3
Transmit Block 2
Interpolation
pFIR
Tuning
Device Management
Transmit Block 1
DAC
Receiver Block 8
Receiver Block 7
Receiver Block 6
Receiver Block 5
Receiver Block 4
Receiver Block 3
Receiver Block 2
Decimation
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Receiver Block 1
ADC
Tx8
Tx7
Tx6
Tx5
Rx5
Rx6
Rx7
Rx8
ADC
Observation
Receiver
ADC
 1
Figure 2.3.2-6 Transceiver with Integrated CFR and DPD 2
2.3.2.4 Interface Requirements 3
Table 2.3.2-6 shows the general interfaces required for the O-RAN Processing Unit and Digital Processing 4
Unit based on Figure 2.3.2-4 and Figure 2.3.2-5. 5
 6
 7
 8
 9
 10
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 44

Table 2.3.2-6 Interface Requirements 1
Item Name Description
eCPRI Port High speed bi-directional interface transporting data and control
information.  Total payload will be determined by the
antennas/layers served, bandwidth supported, bit precision,
subcarrier spacing, etc. It is served by 4 SFP28 connectors.
Actual number of SFP28 transceivers used will depend on RU
configuration parameters (e.g., BFP compression bit -width,
SRS configuration, etc).
SERDES A number of serial interface lanes between DPU fabric and
transceiver depending on transceiver configuration selected.
For example, this could be a 16 lanes high speed
JESD204B/C, or some other proprietary interface.
Boot Clock Clock for any uC or fabric functions required immediately at
power on
DDR Interface for external DDR memory
System Clock System clock
Clk / PPS out SyncE / PTP terminated on the FPGA / ASIC
 2
2.3.2.4.1 O-RAN Processing Unit and DPU Design 3
Table 2.3.2-25 shows the general blocks required for the design. The core elements implemented in this 4
design are required  to be sized to support the requirements shown in the OMAC -HAR [6] document. 5
Specifically, the DPU should support up to 200 MHz of occupied BW with up to two 100 MHz component 6
carriers. The OPU-DPU should be capable of processing at least 16 layers in the downlink and 8 layers in the 7
uplink over the whole occupied BW for massive MIMO platforms.  Non-massive MIMO platforms may support 8
layers up to the number of antenna paths provided by the hardware.   In addition to signal processing, the 9
OPU-DPU should support C, U, S and M plane handling.  Major processing blocks in the OPU-DPU are shown 10
in Table 2.3.2-25. 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 45

 1
Table 2.3.2-7  OPU-DPU Functional Blocks 2
Item Name Description Cat A Cat B
FFT & CP- FFT and Cyclic Prefix removal for uplink processing Required Required
iFFT & CP+ iFFT and Cyclic Prefix insertion for downlink processing Required Required
PRACH Front
End
PRACH front end processor  Required Required
Channel DDC Component Carrier Digital Down Converter Optional Optional
Channel DUC Component Carrier Digital Up Converter Optional Optional
CFR Crest Factor Reduction Optional Optional
DPD Digital Pre-Distortion Optional Optional
SERDES High speed serial interface (can be JEDEC open interface or can be
proprietary)
Required Required
C/U/M Plane Control, User, and management Plane processing Required Required
1588v2 Stack IEEE 1588v2 Synchronization Software Stack Required Required
eCPRI evolved Common Public Radio Interface framer/de-framer Required Required
I/Q
Compression
I/Q compression/decompression for fronthaul lane rate reduction, including
Modulation Compression for Downlink in CatB
Required Required
Beamforming Create & steer several beams Optional Optional
Pre-coding Pre-coding Optional Required
RE Mapping Resource Element Mapping to Antenna port Optional Required
 3
2.3.2.4.2 Power Amplifier (PA) Reference Design 4
2.3.2.4.2.1 Hardware Specifications 5
2.3.2.4.2.1.1 Interface 6
Table 2.3.2-8  Power Amplifier Interface Specifications 7
Item Name Description
RF Enable The enable input should be compatible with 1.8V logic and tolerate 3.3V as
required.  A logic high enables the PA.  A logic low disables the device and places
it in a minimum dissipation mode.
RF Output RF outputs support 50-ohm single ended to properly interface to a directional
coupler, isolator, switch, or antenna.
RF Input RF inputs should support 50-ohm, single ended match to the transceiver output or
preamp.
2.3.2.4.2.1.2 Power Specifications 8
RF output power required is nominally 10 W (40 dBm). For the whole Tx chain including pre-driver amplifier 9
and driver Amplifier this Tx chain efficiency should be more than 33 % since driver and pre-driver work on 10
less Power O/P and are less efficient. 11
2.3.2.4.2.1.3 RF Specifications 12
The PA and driver should have enough gain to boost the transceiver output to the rated power level.  The 13
output power should be at least 10W (40 dBm) including the loss of the circulator and antenna filter.  The 14
ACLR with DPD and CFR should be better than 47dBc according to the related 3GPP test models. 15
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 46

Table 2.3.2-9  Power Amplifier RF Specifications 1
Item Name Band26 Band66 Band48
Gain 15 dB 14.5 dB 14 dB
P3dB 50 dBm 49.7 dBm 49.8 dBm
Input Return Loss < 12 dB < 12 dB < 12 dB
Output Return Loss < 6 dB < 6 dB < 6 dB
Efficiency > 42% > 42% > 45%
Band Flatness < 0.4 dB < 0.5 dB < 0.6 dB
ACLR <-28 dBc <-28 dBc <-29 dBc
2.3.2.4.2.2 Hardware Design 2
RFin is the input of the PA, RFout is the output of the PA. Vdd and Vbias is the power input of the PA. RFenable 3
is the control pin to disable or enable the PA. The input and output should be matched to 50 ohms to optimize 4
return loss as much as possible.  Proper decoupling shall be provided to minimize the impact of supply ripple 5
on the RF output.  Figure 2.3.2-7 below details an example of a Power Amplifier reference design. 6
Vdd
RFen
RFin RFout
Vbias
 7
Figure 2.3.2-7 Power Amplifier Reference Design 8
2.3.2.4.3 Low Noise Amplifier (LNA) Reference Design 9
2.3.2.4.3.1.1 Interface 10
Table 2.3.2-10  LNA Interfaces 11
Item Name Description
Enable The enable input should be compatible with 1.8V logic and tolerate 3.3V as
required.  A logic high enables the LNA.  A logic low disables the device and places
it in a minimum dissipation mode.
LNA Bypass The LNA Bypass skips the second stage LNA effectively reducing the overall gain.
This would be selected when the input signal compromises the linearity of the
amplifier.
RF Out RF outputs support 50 -ohm single ended to properly interface to the RF filtering
and Rx input port of transceiver.
TR Switch The TR switch is used to shunt any reflected RF  power that reaches the LNA to a
shunt load during the transmit period.
RF Input RF inputs should support 50-ohm, single ended match to circulator.
Termination This RF output port shunts any reflected transmit power to an appropriate load
during the Transmit period to protect the input of the LNA.
 12
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 47

2.3.2.4.3.1.2 Power Specifications 1
DC power per channel should not exceed 0.5W. 2
2.3.2.4.3.1.3 RF Performance Specifications 3
The following table shows the LNA RF specification for O-RU. 4
Table 2.3.2-11  LNA RF Specifications 5
Item Name Band 26 Band 66 Band 48
Gain (High/Low) 45/21 dB 37/17 dB 28/11 dB
NF (High/Low) 0.7/0.7 dB 0.5/0.5 dB 1.1/1.1 dB
OIP3 (High/Low) 35/33 dBm 35/32 dBm 36/30 dBm
OP1dB (High/Low) 21/20 dBm 20/17.5 dBm 19/14dBm
TR Switch Time na na 290 nsec
 6
Considering RF output power required is nominally 10W (40 dBm).   7
2.3.2.4.3.2 Hardware Design 8
Figure 2.3.2-8 shows the configuration for a dual-stage LNA.  The RF inputs and outputs should be properly 9
matched to optimize the noise performance and flatness of the amplifier.  The input switch is used to forward 10
any reflected transmit energy to an external load during the transmit period to protect the LNA from damage.  11
The DC supply voltage, VCC, should be properly filtered to prevent power supply noise from entering the LNA 12
and reducing performance. 13
RFou t
RFin
Terminationext
TR
LNAEN LNAbypass
VCC
 14
Figure 2.3.2-8 LNA Reference Design 15
 16
2.3.2.4.4 Circulator Reference Design 17
For TDD use, the Tx and Rx links work in time duplex.  To properly couple the Tx energy to the antenna and 18
the Rx signal to the LNA input, a circulator is used to perform this function given the potentially high RF power 19
being processed through this device.  The circulator can be configured as a clockwise or counterclockwise 20
device depending on the layout details. 21
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 48

2.3.2.4.4.1 Hardware Specifications 1
2.3.2.4.4.1.1 Interface 2
The circulator includes 3 ports that can function as input or output.  If the device is labelled clockwise, then 3
for each input, its nominal output is the next pin rotating right around the device.  If it is countercloc kwise, 4
the nominal output is the next pin rotating to the left around the device.   5
2.3.2.4.4.1.2 RF Specifications 6
The following Table 2.3.2-12 details the Circulator Specifications for O-RU. 7
Table 2.3.2-12  Circulator Specifications 8
Item Name Band 26 Band 66 Band 48
Rotation Clockwise/Anti Clockwise Clockwise/Anti Clockwise Clockwise/Anti Clockwise
Average Power 15 W 15 W 15 W
Peak Power 90 W 90 W 90 W
Impedance 50 Ω 50 Ω 50 Ω
Insertion Loss ≤0.3 dB ≤0.3 dB ≤0.4 dB
Isolation >20dB >20dB >20dB
Return Loss >20dB >20dB >20dB
 9
2.3.2.4.4.2 Hardware Design 10
The example on the left in Figure 2.3.2-9 is a clockwise oriented device.  The RF input enters pin 1 and exits 11
pin 2.  Pin 2 can also be used as an input and its output is pin 3.  Finally pin 3 can also function as an input 12
with pin 1 being the output.  The device on the right is counterclockwise oriented and the signal flow is in 13
the opposite direction. 14
1
3
2
1
3
2
 15
Figure 2.3.2-9  Circulator Reference Design 16
 17
2.3.2.4.5 Antenna / Phased Array Reference Design 18
The antenna is a transducer, and it is used to convert electrical signal to the Electromagnetic waves during 19
the transmit mode and vice versa in the reception mode. Based on the radiation pattern characteristics of 20
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 49

the antenna, it is broadly classified as omni -directional and directional antennas and examples of such 1
antennas are listed below for reference. 2
2.3.2.4.5.1 Hardware Specifications for Omnidirectional Antenna 3
The Table 2.3.2-13 below details the typical electrical omnidirectional antenna specifications for the O-RU. 4
Table 2.3.2-13  Omnidirectional Antenna Specifications 5
Frequency band n26 n66/n70 n48
Antenna Type Quasi-Omni Quasi-Omni Quasi-Omni
VSWR (max) 1.5:1 1.5:1 1.5:1
Power capacity 75W per port, max 75W per port, max 35W per port, max
Gain (avg) 5.0 dBi 7.5 dBi 6.0 dBi
Beam width (vertical) 35º 27º 32º
Polarization ±45º ±45º ±45º
3rd Order PIM, @2x43 dBm ≤-150 dBc ≤-150 dBc ≤-150 dBc
Isolation (cross polarization) ≥25 dB ≥25 dB ≥25 dB
 6
2.3.2.4.5.2 Hardware Design of Omnidirectional Antenna 7
One possible choice of the omnidirectional antenna is a cannister type with multiple ports including the 4 8
ports for the 4T4R radio.  Conceptual design is shown in the following figure. 9
 10
Figure 2.3.2-10 Canister Style Omni Antenna 11
 12
 13
2.3.2.4.5.3 Hardware Specifications for Directional Antenna 14
The following table shows the typical electrical directional antenna specifications for the O-RU. 15
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 50

Table 2.3.2-14  Directional Antenna Specifications 1
Frequency band n71 n26 n66/n70
Antenna Type Directional 4T4R Directional 4T4R Directional 4T4R
VSWR (max) 1.5:1 1.5:1 1.5:1
Power capacity 250W per port, max 250W per port, max 200W per port, max
Gain (avg) 13.8 dBi 14.5 dBi 18.0 dBi
Beam width (horizontal) 65º 65º 65º
Beam width (vertical) 14º 12º 5º
Polarization ±45º ±45º ±45º
Variable Down Tilt  2-14 º 2-14 º 2-12 º
3rd Order PIM, @2x43 dBm ≤-150 dBc ≤-150 dBc ≤-150 dBc
Isolation (cross polarization) ≥25 dB ≥25 dB ≥25 dB
 2
2.3.2.4.5.4 Hardware Design of Directional Antenna 3
One possible choice of directional antennas are the radios mounted on the back of the antenna with 4 ports 4
for the 4T4R radio on the back of the antenna just below each radio. Conceptual design is shown in the 5
following figure. 6
 7
Figure 2.3.2-11 Mounting Arrangement Scenario 1 of 4T4R Radios back of the Directional 8
Antenna 9
Another possible choice of directional antennas are the radios located away from the antenna with ports for 10
each of the 4T4R radios on the bottom cap of the antenna. Conceptual design is shown in the following figure. 11

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 51

 1
Figure 2.3.2-12 Mounting Arrangement Scenario 2 of 4T4R Radios back of the Directional 2
Antenna 3
 4
2.3.2.5  Internal Interfaces 5
The following sections describe potentially useful optional interfaces within the white box.  These optional 6
interfaces are not required and may be used at the discrepancy of the manufacturer.  This section is 7
provided strictly as information only to better clarify the functionality of these interfaces.   8
2.3.2.5.1 Optional JESD204 Interfacing 9
O-RU solutions requiring chip to chip interfacing of high-speed time domain data may benefit from 10
utilization of JEDEC defined standard JESD204 [12].  This interface is specified for chip-to-chip interfacing 11
that provides fast, low latency and time aligned data.  The benefit of such an interface is to enable an open 12
standard that allows for devices from multiple vendors to seamlessly interface.  From a logistical 13
perspective JESD204 allows multiple devices to communicate over the same link in a multiplex fashion 14
while preserving time alignment and providing deterministic latency.  This makes JESD204 a good candidate 15
interface for carrying the signals for multiple antennas, multiple component carriers including I and Q data.  16
This allows for relative simplicity requiring only a few differential pairs along with a ‘device clock’ and 17
‘sysref’ signals to carry and synchronize all time aligned signals.   18
Figure 2.3.2-13  provides an example of a typical configuration for a JESD204 configuration.  The lines 19
labelled ‘JESD for UL x2’ and ‘JESD for DL x2’ are the data bearing connections and consist of differential 20
pairs.  In this example, there are 2 differential pairs for the UL data (receiver path) and 2 differential pairs 21
for the DL data (transmit path).  These connections provide data using an embedded clock and 22

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 52

synchronization with a transport layer coding used to ensure sufficient transitions that the embedded clock 1
can be recovered on the receiving end.   2
The second signal of is labelled ‘Device Clock’.  The device clock provides the frequency reference to 3
devices in the configuration.  Within the scope of JESD204, this signal provides the reference for the 4
interface.  In practice, the Device Clock also provide the frequency reference to the individual devices and is 5
usually a multiple of 30.72 MHz.  JESD204 connected devices would use this reference for both the 6
interface as well as other frequency services within the device such as sample clocks and other PLLs.   7
The final signal is the ‘Sysref’ which enables deterministic latency in the system.  Each interconnected 8
device uses this signal in conjunction with ‘Device Clock’ to determine exactly when the sample edge 9
should occur.  There are different ways to configure and use ‘Sysref’ to achieve different goal.  For more 10
details on configuration, see [12]. 11
JESD204 is an evolving standard.  Although it has been around for a while, as process technology evolves 12
and data needs grow, JESD has evolved to keep pace with throughput needs.  The initial variation 13
supported up to 3.125 Gbps.  JESD204A brough speeds up to 6.25 Gbps.  JESD204B brought throughput to 14
12.5 Gbps.  Most recently JESD204C offers throughputs up to 32.45 Gbps.  Each variety offers at least one 15
option for transport layer coding like 8B/10B as well as a range of other features including sub-channel 16
coding which allows control channels to be passed along with the primary data.  Currently most devices 17
support JESD204B and JESD204C.  As of this writing, JEDEC is underway defining the next phase of JESD204x 18
which will further increase data rates as demanded by increasing bandwidth in wireless and other 19
application.   20
Table 2.3.2-15  JESD204 Abridged Lexicon 21
Parameter Description
M Number of converters/converter device (link)
NP (or N’) Total number of bits per sample
S Samples transmitted/single converter/frame cycle
F Octets/Frame
K Number of frames per multi-frame
SC Sample Clock Rate
L Number of lanes/converter device (link)
 22
To better comprehend the JESD204 standard, understanding the lexicon is important.  There are many 23
parameters that can be used, but those in Table 2.3.2-15 provide the core definitions.  Most of these are 24
basic parameters related to common data converter characteristics and include the number of converters, 25
number of bits and sample rate.  The remaining parameters are related to the transport layer and physic al 26
implementation of the interface. 27
Combined, the parameters in this lexicon help define the data throughput, number of lanes required as well 28
as the framing of data onto the interfaces.  Starting with the payload, it is determined by computing the serial 29
data rate and adding the transport layer ( i.e. 8B/10B, 64B/66B etc) to that as defined in the following 30
equation: 31
𝑀 × 𝑁𝑃 × 𝑆𝐶 × 𝑇𝑟𝑎𝑛𝑠𝑝𝑜𝑟𝑡 𝐿𝑎𝑦𝑒𝑟 𝐶𝑜𝑑𝑖𝑛𝑔 = 𝑃𝑎𝑦𝑙𝑜𝑎𝑑 𝑅𝑎𝑡𝑒 32
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 53

This equation provides the total payload to be delivered between devices.  This data is delivered over one or 1
more lanes.  If the  payload exceeds the capacity of one lane, additional lanes are added to ensure that the 2
throughput per lane matches the capability of the standard.  As highlighted in preceding paragraphs,  3
currently JESD204B supports up to 12.5 Gbps and JESD204C supports up to 32.45 Gbps but future evolutions 4
will include higher lane capacity.  Where the Payload Rate exceeds an individual lanes capacity, the total 5
Payload Rate is divided by the lane capacit y, currently 12.5 Gbps or 32.45 Gbps, to determine the 6
approximate number of lanes required.  The actual number is the next higher integer to ensure that the lane 7
rate is less than the maximum specified or desired.  As the standard continues to evolve, this same math will 8
be used to determine the payload and number of lanes, L. 9
𝐿 = 𝐶𝑒𝑙𝑖𝑛𝑔 ( 𝑃𝑎𝑦𝑙𝑜𝑎𝑑 𝑅𝑎𝑡𝑒
𝑀𝑎𝑥 𝐿𝑎𝑛𝑒 𝑅𝑎𝑡𝑒) 10
The final important term is F, the number of octets per frame.  In JESD204, an octet represents an encoded 11
8-bit word.  Fundamentally, F defines the frame structure given the number of lanes and the specific payload 12
to deliver.  F is defined by the following equation and represents the number of octets per frame: 13
𝐹 = 𝑀 × 𝑋 × 𝑁𝑃
8 × 𝐿  14
Figure 2.3.2-13 provides an example 4T4R configuration supporting a typical 100 MHz waveform.  The low 15
PHY device processes complex (I & Q data) for each data path and thus there are a total of 8 data streams 16
that must be moved between the digital chip and the data conversion.  The bit precision of this data is 17
sufficient to meet the noise requirements of the solution and could be 12 or more bits.  For this example, 16-18
bits will be assumed.  To support a 100 MHz bandwidth, a complex data rate of 122.88 MSPS will be used as 19
indicated by Table 2.3.2-16 of [3].   20
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 54

DFE & Low PHY
Or Low PHY
JESD
PHY
DAC
DAC
DAC
DAC
JESD
PHY
ADC
ADC
ADC
ADC
To RFFE
JESD for UL x2
JESD for DL x2
Fronthaul
Device Clock BDevice Clock A
Clock Synthesis
Sysref A            Sysref B
 1
Figure 2.3.2-13  Example 4T4R JESD204 Configuration 2
Using this information and the equations above and applying 8B10B transport layer coding, the total payload, 3
number of lanes and octets per frame can be computed.  Since this is a 4T4R application and each path is 4
represented by a complex stream, ‘M’ equals 8.  ‘NP’ is 16 bits.  ‘SC’ equals 122.88 MSPS.  Total data payload 5
can be computed using the following equation: 6
𝑃𝑎𝑦𝑙𝑜𝑎𝑑 = 8 × 16 × 122.88 × 106 × 10
8 = 19.6608𝐺𝑏𝑝𝑠 7
Assuming the interface is based on JESD204B, then the maximum data rate for a single lane would be 12.5 8
Gbps.  Therefore, we need to divide the data into two physical lanes of 9.8304 Gbps each.  Hence in this 9
example, ‘L’ equals 2.   10
𝐿 = 𝐶𝑒𝑖𝑙𝑖𝑛𝑔 (19.6608 𝐺𝑏𝑝𝑠
12.5 𝐺𝑏𝑝𝑠 ) = 2 11
Finally, ‘F’ the number of Octets/Frame is computed to be 8. 12
𝐹 = 8 × 1 × 16
8 × 2 = 8 13
Using this information, the mapping of data can be determined by using online tools such as [13].  These 14
tools describe how the converter data is mapped onto each lane by octet as shown in  Figure 2.3.2-14.  In 15
this example on lane 0, the first octet conveyed are the most significant bits of converter 0.  This is followed 16
by the LSBs in the second octet.  This is followed by converter 1, 2 and 3 on lane 0.  In parallel, lane 1 provides 17
the data for converters 5 through 7 with the most significant octet leading.  In this figure, M#SO represents 18
the logical converter where # identifies the specific converter. 19
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 55

Table 2.3.2-16 4T4R Example Data Mapping 1
 2
More complicated examples are also supported as shown in Figure 2.3.2-14 where a 64T64R massive MIMO 3
application is described.  This configuration supports a 200 MHz iBW and thus requires a complex data rate 4
of 245.76 MSPS.  In this case, there are 64 transmit and 64 receive paths.  Each of these requires a complex 5
path to the low PHY / beam former device.  Therefore ‘M’ equals 128.  Each of these are represented b y 16 6
bits.  In this example, JESD204C is assumed and thus 64B/66B coding is used.  Thus, the total throughput 7
becomes: 8
𝑃𝑎𝑦𝑙𝑜𝑎𝑑 = 128 × 16 × 245.76 × 106 × 66
64 = 519.04512𝐺𝑏𝑝𝑠 9
Lanes Octet 0 Octet 1 Octet 2 Octet 3 Octet 4 Octet 5 Octet 6 Octet 7
0 M0S0[15:8] M0S0[7:0] M1S0[15:8] M1S0[7:0] M2S0[15:8] M2S0[7:0] M3S0[15:8] M3S0[7:0]
1 M4S0[15:8] M4S0[7:0] M5S0[15:8] M5S0[7:0] M6S0[15:8] M6S0[7:0] M7S0[15:8] M7S0[7:0]
4 (L = 2, M = 8, F = 8, S = 1, NP = 16)
Frame 0
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 56

DFE & Low PHY
Or Low PHY
JESD
PHY
DAC
DAC
DAC
DAC
JESD
PHY
ADC
ADC
ADC
ADC
To RFFE
JESD for UL x16
JESD for DL x16
Fronthaul
ADC
ADC
ADC
ADC
DAC
DAC
DAC
DAC
x8
x8
Device Clock BDevice Clock A
Clock Synthesis
Sysref A          Sysref B
 1
Figure 2.3.2-14  Example 64T64R JESD204 Configuration 2
JESD204C supports up to 32.45 Gbps and therefore 16 lanes will be required as shown below.  In this example, 3
each transceiver device supports 8 channels.  Therefore, each radio requires 2 UL and 2 DL JESD lanes which  4
represents a total of 16 lanes in each direction as computed.   5
𝐿 = 𝐶𝑒𝑖𝑙𝑖𝑛𝑔 (519.04512𝐺𝑏𝑝𝑠
32.45 𝐺𝑏𝑝𝑠 ) = 16 6
Using the equation for ‘F’ determines the octets per frame to be 16 in this example.  The frame structure as 7
defined by JESD204 is shown in Figure 2.3.2-15.  As with the previous example, the frame structure is little 8
endian with lane 0 beginning with converter 0, lane 1 beginning with 8, lane 2 with 16 and so forth as shown.  9
Complete details on JESD204 can be found [12]. 10
𝐹 = 128 × 1 × 16
8 × 16 = 16 11
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 57

 1
Figure 2.3.2-15  64T64R Example Data Mapping 2

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 58

2.3.3 Synchronization and Timing 1
The clock and synchronization are determined by the PTP and SyncE signals transported by ethernet L2 via 2
the front haul in conjunction with clock recovery in the hardware.  Together these provide the local time of 3
day and frequency reference for the O-RU.  4
Clock Software Stack
Ethernet TRx
QSFP
GPS/Aux or
Cascade
Clock
Synthesizer
RF TRx
XTAL
TCXO
Synchronizer
Clock, Sync &
Control
GPS/Aux Clock
Embedded CLK
Ethernet Clock
Control
Clock, Sync &
Control
DevCLK, Sysref
 5
Figure 2.3.3-1  Clock and Synchronization Functional Block Diagram 6
2.3.3.1 Hardware Specifications 7
2.3.3.1.1 Interface 8
Table 2.3.3-1  Synchronization and Timing Interface Specifications 9
Item Name Description
Clock Inputs Depending on the configuration, the following clock inputs may exist:  QFSP,
Ethernet, GPS, Cascaded unit clocks, Synchronized Clock.
Clock Outputs Depending on functional requirements, the following clocks may be delivered:
QFSP, Ethernet, DDR, CPU, RF Transceiver clock, Synchronizer reference.
Clock Control SPI or I2C to control the clock synthesizer and synchronizer.
Clock Sync Logic signal to phase align and time align the synchronizer with master.
Crystal Reference One or more reference oscillators to provide required phase noise and short/long
term stability.
 10
2.3.3.1.2 Performance Specifications 11
See device synchronizer performance specifications in Table 2.3.3-2 12
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 59

2.3.3.1.3 Synchronizer 1
The purpose of the Synchronizer is to function as part of the local clock recovery in conjunction with an 2
IEEE1588v2 software stack to provide local time of day and to generate a local synchronous reference 3
signals to be used for synthesis of necessary clocks to other functions within the O-RU. 4
2.3.3.1.3.1 Hardware Specifications 5
2.3.3.1.3.1.1 Interface 6
Table 2.3.3-2  Synchronizer Interface Specifications 7
Item Name Description
REFA, REFAA differential or single ended reference pulse inputs.
REFB, REFBB differential or single ended reference pulse inputs.
Status and Control control core operation and report on state of the PLL.
XOA, XOB complimentary reference inputs or reference crystal connections
Output0 and Output0N &
Output1 and Output1N
reference outputs to feed further synthesis, transceiver, or logic blocks.
 8
2.3.3.1.3.1.2 Performance Specifications 9
Table 2.3.3-3  Synchronizer Performance Specifications 10
Item Name Description Notes
10 Hz Offset −77 dBc/Hz Device configuration: fOSC = 52
MHz crystal, fREF = 30.72 MHz,
fVCO = 2457.6 MHz, fOUT =
245.76 MHz, DPLL BW = 50 Hz,
internal zero delay operation
100 Hz Offset −93 dBc/Hz
1 kHz Offset −114 dBc/Hz
10 kHz Offset −125 dBc/Hz
100 kHz Offset −130 dBc/Hz
1 MHz Offset −140 dBc/Hz
10 MHz Offset −156 dBc/Hz
 11
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 60

2.3.3.1.3.2 Hardware Design 1
 2
Figure 2.3.3-2 Synchronizer Block Diagram 3
 4
2.3.3.1.4 Reference Synthesizer 5
The purpose of the clock synthesizer is to generate low jitter, high stability reference clocks as needed 6
throughout the design. 7
2.3.3.1.4.1 Hardware Specifications 8
2.3.3.1.4.1.1 Interface 9
Table 2.3.3-4  Synthesizer Interface Specifications 10
Item Name Description
Reference Clock(s) Input The clock inputs device should receive a stable reference from a crystal, network
reference or other suitable source.  More than one input is allowed that may be
selected between as required by the system.
Control Control of the transceiver is by way of 3 or 4 wire SPI or I2C functioning as a slave.
Support for 1.8V control is required and tolerance of 3.3V is preferred. Typically,
the clock devices will be part of an IEEE1588v2 protocol loop controlled by way of
this control interface or other GPIO lines as required by the hardware
implementation.
Clock Outputs One or more clock outputs are required to drive the digital device and transceiver
clock inputs.  Each output should be independently programmable in frequency to
suit the application.  The outputs should nominally be differential to pre serve
clocking edge and to maximize tolerance of high common mode signals.
 11
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 61

2.3.3.1.4.1.2 Performance Specifications 1
Table 2.3.3-5  TCXO Clock Performance Specifications 2
Item Name Description
Frequency 25 MHz
Stability +/- 0.28 ppm
10 Hz Offset -90 dBc/Hz
100 Hz Offset −120 dBc/Hz
1 kHz Offset −140 dBc/Hz
10 kHz Offset −151 dBc/Hz
100 kHz Offset −152 dBc/Hz
1 MHz Offset −154 dBc/Hz
 3
  4
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 62

2.3.3.1.4.2 Hardware Design 1
Figure 2.3.3-3 depicts the hardware design of the Synthesizer Block2
 3
Figure 2.3.3-3 Synthesizer Block Diagram  4

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 63

2.3.4 External Interface Ports 1
2.3.4.1 Hardware Specifications 2
The following table shows the external ports or slots provided by the O -RU. External connections can be 3
aggregated into a composite connector to minimize the points of environmental ingress as required for a 4
specific deployment. 5
Table 2.3.4-1  External Port List 6
Port Name Feature Description
Fronthaul interface One or more 25Gbps optical interfaces including a
primary link and optionally a second link for
redundancy or daisy chain.
Debug interface RJ45 for maintenance access.
Power interface Two pin male panel mount connectors (x1)
RF Interface 4.3-10+ IP67 connector (x4) [7]/M-LOC
cluster/multiport RF connector [8]
 7
2.3.4.2 Hardware Design for External Interfaces 8
2.3.4.2.1 Fronthaul Interface 9
The fronthaul interface to the OMAC is provided by an optical fiber or fibers connected to the chassis by 10
way of a SFP or SFP+ cage connector.  In addition, an IP67 connector seal should be selected to provide 11
appropriate environmental protection. 12
 13
Figure 2.3.4-1 SFP+ case and connector 14
2.3.4.2.2 Debug Interface 15
The local maintenance port or debug port is by way of a standard ethernet connector.  The RJ45 Ethernet 16
connector are standardized components and available from multiple vendors.  The following figure describes 17
the general form factor of one such RJ45 connector. 18
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 64

 1
Figure 2.3.4-2 RJ45 Interface 2
2.3.4.2.3 Power Interface 3
The standard power interface is defined by a 2-pin panel mount connector as shown in the following figure. 4
 5
Figure 2.3.4-3 Power Interface 6
2.3.4.2.4 RF Interface 7
The standard RF interfaces are the 4.3-10+ Low PIM RF connector and the M-LOC cluster/multiport connector 8
as shown in the following figure. 9
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 65

4.13
mm
10 mm
15.16 mm
20 mm
 1
(a)                                                (b) 2
Figure 2.3.4-4 (a) 4.3-10+ RF Connector [7] and (b) M-LOC Cluster/multiport connector [8] 3
2.3.5 Mechanical 4
One such mechanical structure is shown in the following figure. The shell should provide appropriate 5
environmental protection, RF shielding and passive thermal dissipation.  Internally, thermal pads are used to 6
contact local heat sources and transfer that heat to the frame which in turn dissipates the heat through bulk 7
metal and fins used to increase the effective surface area.  Other enclosures are possible. 8
 9

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 66

 1
Figure 2.3.5-1 Mechanical Enclosure Front View 2
 3
 4
Figure 2.3.5-2 Mechanical Enclosure Top View 5
2.3.6 Power Unit 6
For the Outdoor Macrocell, the power solution of the O-RU is provided externally from a telco -48V supply.  7
Internally, the telco supply is converted and distributed to devices using appropriate DC -DC and LDO 8
converters.  Optionally the unit can be powered by AC line power which is not shown here. 9
2.3.6.1 Hardware Specifications 10
The power unit is responsible for isolating and converting the telco supply to appropriate voltages for 11
distribution to individual supply domains in the O-RU.  The worst-case dissipation is outlined below.  The RF 12
front end is broken out separately since different deployment scenarios will require different frequencies 13
and power levels resulting in significantly different total dissipation.  Tot al Power is the sum of transceiver 14
module section and RF front end module section. 15
410 mm
330 mm
170 mm
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 67

Table 2.3.6-1  Transceiver Module Specifications 1
Module 4T4R (Watts)  Notes
FPGA 25 W
Transceiver 10 W
Synchronization & Clocking 1.8 W
DDR 1.8 W  4 modules
Others 6 W
SFP28 Module 4 W  2 modules
total device consumption 48.6 W
O-RU Low PHY Transceiver power
consumption
54 W  90% power efficiency
 2
Table 2.3.6-2  RF Front End Module Specifications 3
Module 4T4R (Watts)  Notes
PA 330-350  40W O/P at Antenna Port
PA Drive Amp 30-35  2W O/P Power
LNA 1.5 – 2.0  For 4 chains
Others 10-13  Gain Block and Switch
total device consumption 344.5 – 400  80% Duty Cycle
O-RU RF Front End power
consumption
495  Total Power Consumption
2.3.6.2 Hardware Design 4
The block diagram of the power unit is shown in Figure 2.3.6-1.  5
Isolated
Power
Module
Local Supply
Generators
(DC-DC & LDO)
Power
Connector
n
-48V
Telco Supply
 6
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 68

 1
Figure 2.3.6-1 Power Reference Design 2
2.3.7 Thermal 3
Heat dissipation in the O-RU is widely done through passive cooling via three modes: conduction, 4
convection, and radiation. These mechanisms are accomplished with the help of heat sink, heat pipes and 5
vapor chamber etc. 6
The transfer of heat though conduction can usually be described by Fourier’s law, which is stated 7
q=(k/s)A.dT 8
k is the thermal conductivity of the material, and has units of W/m·K, s = material thickness, A = heat 9
transfer area, dT = temperature difference between inside and outside wall. 10
Table 2.3.7-1 Thermal Conductivity of common Metals [9] 11
Type of Material Thermal Conductivity (W/m,K)
Diamond 2300
Pure Al 237
Hard Aluminum 4.5% Cu 315-317
Au 411-429
Iron 80
Tin 67
 12
The heat sinks transfer heat to space by thermal convection and radiation. For thermal convection, it can be 13
calculated by the Newton’s Equation: 14
𝑄𝑑 = 𝛼𝑐𝐴∆𝑡 = 𝛼𝑐𝐴(𝑡𝜔 − 𝑡𝑓) 15
where, 16
𝑄𝑑 is the convention heat (W), 𝑡𝜔 is the surface temperature of object (K), 𝑡𝑓 is the temperature of airflow (K), 17

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 69

A is the surface area of the object involved in heat transfer (m2), ∆𝑡 is the temperature difference between  1
the surface temperature of object and airflow (K), 𝛼𝑐 is convective heat transfer coefficient (W/m2.K).  2
Table 2.3.7-2 Convective heat transfer coefficient [10] 3
Flow Type Heat transfer coefficients (W/m2.
K)
Forced convection; low speed flow of air over a surface 10
Forced convection; moderate speed flow of air over a surface 100
Forced convection; moderate speed crossflow of air over a cylinder 200
Forced convection; moderate flow of water in pipe 3000
 4
For thermal radiation, it can be calculated by the following Equation: 5
𝑄𝑟 = 𝜀𝛿𝐴(𝑡𝜔4 − 𝑡𝑓
4) 6
where, 𝑄𝑟 is the radiation heat (W), 𝜀 is the thermal emissivity, 𝛿 is the Stefan– Boltzmann constant, 7
 its value is 5.67032 x10 − 8 W/ (m − 2. K −8
4). From these Equations, we can see that the increase of surface area A and thermal emissivity 𝜀  will 9
improve the heat dissipation. 10
Different materials can have widely different emissivity values within the range of 0 to 1.00. 11
Table 2.3.7-3 Emissivity value of different materials [11] 12
Material Emissivity Value (ε)
Aluminum: anodized 0.77
Aluminum: polished 0.05
Brass: highly polished 0.03
Brass: oxidized 0.61
Carbon: candle soot 0.95
Carbon: graphite, filed surface 0.98
Copper: polished 0.05
Copper: oxidized 0.65
 13
2.3.8 Environmental and Regulations 14
The O-RU hardware system is RoHS Compliant.  The unit is passively cooled. 15
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 70

Table 2.3.8-1  Environmental Features 1
Item Name Description Notes
Operating Temperature -40°C to +55°C Cold and hot start
Operating Relative Humidity 5% to 95%
Atmospheric Pressure 70 to 106Kpa
 2
 3
2.4 Integrated O-DU & O-RU (gNB-DU) Reference Design 4
The integrated hardware consists of O-DU & O-RU in a single box. The integrated O-DU & O-RU is the white 5
box hardware platform that performs the O- DU functions such as upper L1 and lower L2 functions along with 6
O-RU.  The integrated small cell (gNB -DU) shall support split option – 2 (F1 Interface) towards gNB -CU and 7
supports FAPI standard logical interface between Layer2 and Layer1 running on different HW options. 8
 9
 10
Figure 2.3.8-1 Integrated O-DU & O-RU (gNB-DU) Reference Design 11
2.4.1 O-DU Portion of Integrated Reference Design 12
In this Integrated architecture, several functions are included such as DDR4, QSPI, 1G Ethernet, SFP, PCIe, 13
JTAG, UART, and EMMC. 14
2.4.1.1 O-DU High-Level Functional Block Diagram 15
In the following O -DU portion in the integrated architecture it shows the interconnection of the         16
Components and external interfaces. O-DU portion is connected to O-RU portion via PCIe interface. 17
 18

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 71

 1
Figure 2.4.1-1 Functional Block Diagram For O-DU portion 2
 3
2.4.1.2 O-DU Hardware Components 4
[Intentionally left blank awaiting future contributions] 5

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 72

2.4.1.2.1 Digital Processing Unit 1
2.4.1.2.2 Hardware Accelerator (if required by design) 2
2.4.1.2.2.1 Accelerator Design 1 3
2.4.1.2.2.2 Accelerator Design 2 4
2.4.1.3 Synchronization and Timing 5
2.4.2 O-RU Portion of Integrated Reference Design 6
In this Integrated architecture the O-RU portion contains the Digital Processing Unit Processing Unit, 7
including the Transceiver, RFFE and other RF components, Clock and Synchronization & Power Unit. Digital 8
processing unit is connected to O-DU portion NPU through PCIe interface.  9
2.4.2.1 O-RU High-Level Functional Block Diagram 10
This is high level functional block diagram for O-RU portion in the Integrated architecture. 11
 It also highlights the internal/external interfaces that are required. 12
                       13
 14
Figure 2.4.2-1 Functional Block Diagram for O-RU portion 15
                                                         16

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 73

2.4.2.2 O-RU Hardware Components 1
[Intentionally left blank awaiting future contributions] 2
2.4.2.2.1 Digital Processing Unit 3
2.4.2.2.2 RF Processing Unit 4
2.4.2.2.2.1 Transceiver Reference Design 5
2.4.2.2.2.2 Power Amplifier (PA) Reference Design 6
2.4.2.2.2.3 Low Noise Amplifier (LNA) Reference Design 7
2.4.2.2.2.4 RF Switch Reference Design 8
2.4.2.2.2.5 Antenna / Phased Array Reference Design 9
Phased array antenna reference design is shown in the Figure 2.4.2-2 10
 11
Figure 2.4.2-2 Phased array antenna reference design 12
It has the following functional blocks: 13
1. Digital Front-end Block:  14
It is responsible for processing the baseband data and controlling the beams of the antenna. It has two 15
basic functional blocks that are described below. 16
a. FPGA/Baseband processor - To generate/apply the weights (Amplitude and phase) to the phased 17
array antenna elements based on the beam characteristics. Also, it is responsible for scheduling the 18
data/control symbols in each transceiver chain. 19
b. DSP/Algorithm block: It works together with the FPGA to generate the weight matrix and map the 20
same to the corresponding antenna element. 21

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 74

2. RF Front-end Block:  1
It has attenuator, amplifiers (PA in the Tx and LNA in the Rx chain), switches and duplexer (to switch 2
between Tx/Rx chain or Downlink/Uplink) 3
3. Plurality of antenna elements:  4
Two or more antenna elements are there in the phased array antenna to attain the below desired beam 5
characteristics upon application of the corresponding beam weights, which are estimated based on the 6
CSI/SRS measurements.  7
a. Beam splitting (Hard and Soft) - Twin beam, Quad beam etc... 8
b. Beam steering 9
c. Plurality of beams (Service beam (Sectoral) and multiple narrow beams) 10
d. Beam refinement 11
e. Generating null in the desired direction 12
f. Tilting of the beams 13
 14
2.4.2.2.3 Synchronization and Timing 15
2.4.3 External Interface Ports 16
2.4.4 O-DU/O-RU Firmware (if required by design) 17
2.4.5 Mechanical 18
2.4.6 Power Unit 19
2.4.7 Thermal 20
2.4.8 Environmental and Regulations 21
 22
 23
 24
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 75

2.5 O- RU7-2x Massive MIMO Hardware Reference Design 1
Massive Multiple Input and Multiple Output (mMIMO), as one of the key enablers of 5G NR that enhances 2
the user experience by employing the spatial multiplexing, beamforming, and spatial diversity methods. 3
This O-RU7-2x consists of several digital baseband and RF processing units and several antenna elements, 4
which occupy the larger footprint along with power hungry components that lead to high cost and volume. 5
mMIMO O-RU7-2x can be realized with different high level radio architecture based on various functional 6
splits and interface/interconnects between these functional blocks. 7
2.5.1 O-RU7-2x Massive MIMO High-Level Functional Block Diagram 8
The level of integration achieved on a SoC for different functional blocks can vary and that in turn can result 9
in different O-RU7-2x architecture and the associated interconnects between the functional blocks. 10
These functional splits can be realized through three possible configurations of O-RU7-2x mMIMO 11
Architecture options and they are discussed in detail in the sections below. All configurations have the 12
same three major functional blocks like O-RAN Fronthaul Processing Unit, Digital Processing Unit, and RF 13
Processing unit. 14
For any O-RU7-2x mMIMO Architecture option, the eCPRI frame that comes from O-DU7-2x is 15
compressed/decompressed and processed by the O-RAN Fronthaul Processing Unit & Beamformer block. 16
The Digital Processing Unit, which has a FPGA/ASIC based DFE and AFE modules, receives the 17
packets/digital signals (depending on the architecture used) from O-RAN Fronthaul Processing Unit & 18
Beamformer block and performs the functionalities such as compression/decompression (if applicable), 19
Low-PHY (if applicable), DDC, DUC, CFR, DPD, ADC and DAC. All these three functional blocks can be part of 20
a single SoC or can be split into multiple physical integrated circuits (IC) and connected with a digital or 21
packet-based interface. The functional block labelled RF processing block consists of an optional frequency 22
converter (mixer), Power Amplifier (PA)/ Low Noise Amplifier (LNA). The filter is the next functional block in 23
the path and is needed for each of the N Tx/Rx paths to meet the emissions in the DL and provide the 24
necessary selectivity for UL. The last functional block in the mMIMO RU system is the Antenna. Depending 25
on the power level for each of the Tx chain in a mMIMO system, the filter could be integrated into the RF 26
Section or could be integrated along with the antenna thus making it the AFU. A detailed description of the 27
O-RAN Fronthaul Processing, Digital, and RF Processing blocks is discussed in Section 2.3.2. 28
In a mMIMO O-RU, Tx/Rx reciprocity calibration is one of the important steps for optimal performance. 29
Calibration is required to align the Tx and Rx chains in phase and amplitude. In some implementations, 30
reciprocity calibration requires implementing a dedicated feedback path. Multiple options are possible for 31
the design of such a feedback path – the main three options are shown in Figure 2.5.1-1, Figure 2.5.1-2, and 32
Figure 2.5.1-3. The main difference between each of the calibration options is the implementation of the 33
feedback network and where the RF feedback and associated distribution circuitry reside. The calibration 34
signal ultimately needs to be relayed back to the AFE, so that the phase and amplitude difference between 35
each of the corresponding Tx-Rx chain and the phase and amplitude differences between the multiple Tx-36
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 76

Rx chains can be estimated and calibrated accurately to ensure uplink and downlink channel reciprocity to 1
enable beamforming. 2
 In Calibration option #1, the RF feedback and the distribution circuitry resides in the antenna module and 3
all the RF components including the antenna are part of the Tx/Rx reciprocity calibration loop. In 4
Calibration option #2, the RF feedback and the distribution circuitry resides in the filter module and all the 5
RF components till the filter module are part of the Tx/Rx reciprocity calibration. In Calibration option #3, 6
the RF feedback and the distribution circuitry resides in the RF Section and all the RF components till the RF 7
Section’s output in the Tx path and input in the Rx path are part of the Tx/Rx reciprocity calibration. These 8
calibration options (CAL option #1, #2 and #3) can apply to all three mMIMO O-RU architectures in Figure 9
2.5.1-1, Figure 2.5.1-2, and Figure 2.5.1-3. It is also worth mentioning that other calibration options are 10
possible where calibration feedback is not needed. 11
2.5.1.1 O-RU7-2x Massive MIMO High Level Architecture Option #1 12
 13
Figure 2.5.1-1 [NxM]T[NxM]R mMIMO O-RU7-2x High Level System Architecture #1 14
In this section, the diagram of NxM mMIMO O-RU7-2x High Level System Architecture option #1 is provided. 15
This is a difference factor from the other architectures. In this example the Low-PHY functionalities are 16
implemented in DFE block and ADC and DAC converters are in the AFE block, both of them inside Digital 17
Processing Unit. 18
2.5.1.2 O-RU7-2x Massive MIMO High Level Architecture Option #2 19
In the mMIMO O-RU7-2x High Level System Architecture #2, the operations that are performed in DFE of 20
mMIMO O-RU High Level System Architecture #1 are distributed between the O-RAN Fronthaul Processing 21
Unit & Beamformer and AFE as shown in Figure 2.5.1-2. In particular, the Low-PHY functions of DFE are 22
performed in the ASIC/FPGA for O-RAN Fronthaul Processing Unit & Beamformer and DDC, DUC, CFR, and 23
DPD blocks of DFE are part of AFE in the RFIC as shown in Figure 2.5.1-2. The interconnection between the 24
ORAN Fronthaul Processing Unit & Beamformer and Digital Processing Unit will be done through a digital 25
interface since the Low-PHY is in the first block in this option. 26

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 77

 1
Figure 2.5.1-2 [NxM]T[NxM]R mMIMO O-RU7-2x High Level System Architecture #2 2
2.5.1.3 O-RU7-2x Massive MIMO High Level Architecture Option #3 3
In the mMIMO O-RU7-2x High Level System Architecture #3, DFE and AFE functions are combined on a single 4
DFE & AFE functional module as shown in Figure 2.5.1-3. In this architecture, (De-)Compression, Low-PHY, 5
DDC, DUC, CFR, and DPD are part of the same FPGA/ASIC. There is a packet-based interface/interconnect 6
between the O-RAN Fronthaul Processing Unit & Beamformer and the DFE & AFE functional module. These 7
modules can be on a single SoC or can be on different FPGA/ASIC. 8
 9
Figure 2.5.1-3 [NxM]T[NxM]R mMIMO O-RU7-2x High Level System Architecture #3 10
2.5.2 O-RU7-2x Massive MIMO Hardware Reference Design Architecture 11
The mMIMO O-RU7-2x hardware reference design architecture examples of 32T32R and 64T64R are shown 12
in Figure 2.5.2-1 and Figure 2.5.2-2, respectively.  13
The 32T32R and 64T64R hardware architectures shown in Figure 2.5.2-1 and Figure 2.5.2-2, respectively, 14
have four major functional blocks such as ORAN fronthaul processing, digital processing, RF processing (RF 15
transceiver and RF front end units), and antenna units and Section 2.5.1 describes each of these blocks. The 16
ORAN fronthaul processing unit is connected with the digital processing unit through a packet interface. the 17
Digital processing unit is connected to the RF processing unit through a digital interface with an interface 18
such as JESD204. In the RF processing block, the RF Transceiver communicates with the RF front end using 19
an RF interface. The RF transceiver unit has four RFICs that cater for 32T32R i.e., thirty-two transceiver 20

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 78

chains, where each RFIC contains eight transceiver chains as shown in Figure 2.5.2-1. Similarly, the RF 1
transceiver unit of 64T64R shown in Figure 2.5.2-2 has eight RFICs. RF front end units are accordingly 2
connected to the transceiver chains.  3
RF front end units connected with the antenna array with the 96 antenna elements, where each element is 4
dual polarized (Vertical and Horizontal) thereby total number of antenna elements are 192. The antenna 5
elements can be grouped in different ways. As an example, these elements can be arranged in two rows 6
vertically and eight columns horizontally, where each row has 6 element sub arrays for 32T32R as shown in 7
Figure 2.5.2-1. Similarly, for 64T64R, 96 antenna elements can be arranged in four rows vertically and eight 8
columns horizontally, where each row has 3 element sub arrays as shown in Figure 2.5.2-2. The transceiver 9
output can be either equally or not (following a specific criterion) fed to the all the subarray elements at 10
the same time with the help of a power divider. Moreover, the antenna calibration process is described in 11
detail in Section 2.5.1.   12
    13
 14
Figure 2.5.2-1 mMIMO O-RU7-2x hardware reference design architecture example of 32T32R 15

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 79

 1
Figure 2.5.2-2 mMIMO O-RU7-2x hardware reference design architecture example of 64T64R 2
 3
2.5.2.1 O-RAN Fronthaul Processing Unit 4
<<< This is left blank for the future contributions>>> 5
2.5.2.2 Digital Processing Unit 6
A Digital processing unit (DPU) architecture example of massive MIMO O-RU7-2x is shown in Figure 2.5.2-3 7
and a detailed description of the same is discussed in Sections 2.5.1 and 2.5.2. The DPU processes the 8
packets from O-RAN fronthaul processing unit through the packet interface and feeds the data/control 9
mapped RF output signals to the RF frontend unit through the RF interface to amplify the RF signals 10
according to the output power requirement of the signal chain. These are subsequently fed to the antenna 11
thereby the signals can be received by the user equipment, e.g., mobile subscriber terminal, home CPE, Wi-12
Fi device etc... 13
The massive MIMO baseband processing requirements are largely based on the antenna data rate, 14
Instantaneous/occupied bandwidth, number of transceiver chains, number of layers and component 15
carriers and so on. Hence, the massive MIMO digital processing unit need to have one or more i.e., N 16
number of digital front-end units to cater to the necessary baseband signal processing as shown in Figure 17
2.5.2-6 where an example implementation of the Digital Processing Unit is exposed; other implementations 18
are not precluded. 19
The digital processing unit consists of the processing system and FPGA/ASIC blocks, where the later one 20
handles the functions like compression/decompression, layer mapping, beamforming matrix 21
generation/decoding, FFT/IFFT, CP removal/insertion, channel filtering, and many more. Apart from these, 22
the digital processing unit performs PRACH, and SRS associated functions. Some of the digital processing 23

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 80

units may also handle the RF transceiver functions like channel DUC/DDC, CFR, DPD, and DAC/ADC along 1
with associated digital serial interfaces. 2
 3
Figure 2.5.2-3 mMIMO O-RU7-2x Digital processing unit architecture example 4
 5
2.5.2.3 RF Processing Unit 6
<<< This is left blank for the future contributions>>> 7
2.5.2.3.1 RF Transceiver Unit 8
<<< This is left blank for the future contributions>>> 9
2.5.2.3.2 RF Front End Unit 10
In general, the transmitter chain of mMIMO RF front end unit consists of balun, variable gain amplifier or 11
step attenuator, amplifier stage (power amplifier, driver amplifier (optional), and pre-driver amplifier 12
(optional)), circulator, and the filter (can be cavity or ceramic filters) as shown in Figure 2.5.2-4 and Figure 13
2.5.2-5 for 32T32R and 64T64R configurations, respectively. Similarly, the receiver chain consists of the low 14
noise amplifier stage and band pass filter. The low noise amplifier stage consists of one or more low noise 15
amplifiers either in normal or bypass mode depending on the received power level and the corresponding 16
amplification requirement.  17
The Digital to analog converter (DAC) output (Downlink RF signal) of the RF transceiver unit is fed to the 18
respective transmitter chain for the amplification and subsequently fed to the antenna.  Similarly, the 19
receiver chain (Uplink signal) output from the antenna is fed to the respective analog to digital convertor 20
input of the RF transceiver unit after amplification by the low noise amplifier stage and filtering.  21
The number of RF transceiver units is decided based on the number of DAC outputs/ADC inputs that can be 22
handled by the single unit. As an example, in Figure 2.5.2-4, for 32T32R configuration, four RF transceiver 23
units are present, where each has eight ADC/DAC ports. Subsequently, thirty-two RF front end line-ups are 24

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 81

connected to the respective DAC output of RF transceiver unit in the case of the transmitter chain and ADC 1
input of RF transceiver in the case of receiver chain as shown in Figure 2.5.2-4. 2
 3
 4
Figure 2.5.2-4 mMIMO O-RU7-2x RF front end architecture example of 32T32R 5
Like the 32T32R, as an example, in Figure 2.5.2-5, for 64T64R configuration, eight RF transceiver units are 6
present, where each has eight ADC/DAC ports. Subsequently, sixty-four RF front end line-ups are connected 7
to the respective DAC output of RF transceiver unit in the case of the transmitter chain and ADC input of RF 8
transceiver in the case of receiver chain as shown in Figure 2.5.2-5. 9

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 82

 1
Figure 2.5.2-5 mMIMO O-RU7-2x RF front end architecture example of 64T64R 2
 3
2.5.2.4 mMIMO Antenna/Phased array reference design 4
A  mMIMO antenna array reference architecture examples for 32T32R and 64T64R are shown in Figure 5
2.5.2-6 and Figure 2.5.2-7 respectively. In Figure 2.5.2-6, two transceiver chains are connected to the one 6
sub array with six dual polarized elements. i.e., one transceiver chain is connected to one polarization 7
(vertical) sub array and another one with another polarization (horizontal) sub array. Similarly, each of the 8
transceiver chains are connected to one of the two polarizations of sub arrays. The overall antenna element 9
arrangement of an array for 32T32R is shown in Figure 2.5.2-6 10
In Figure 2.5.2-6 mMIMO O-RU7-2x antenna array architecture example of 32T32R the parameters like 11
transmitted power per chain, antenna element gain, total antenna array gain, and finally the EIRP are 12
shown/mentioned at the respective part of the architecture for 32T32R configuration.  13
The details of parameters are listed below along with the respective equations. 14
Total output power of the mMIMO Radio Unit in dBm, PT = 10 log10  (𝑃𝑇, 𝑊) + 30, dBm, 15
Transmit power per chain, Pc =
𝑻𝒐𝒕𝒂𝒍 𝒐𝒖𝒕𝒑𝒖𝒕 𝒑𝒐𝒘𝒆𝒓 𝒐𝒇 𝒕𝒉𝒆 𝒎𝑴𝑰𝑴𝑶 𝑹𝒂𝒅𝒊𝒐 𝑼𝒏𝒊𝒕 (𝑷𝑻),   (𝑾)
𝑵𝒐 𝒐𝒇 𝒕𝒓𝒂𝒏𝒔𝒄𝒆𝒊𝒗𝒆𝒓 𝒄𝒉𝒂𝒊𝒏𝒔  16
Transmit power per chain in dBm, Pc = 10 log10  (𝑃𝑐, 𝑊) + 30, dBm, 17
Antenna element gain = GE, dBi, 18

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 83

Total antenna array gain = GT, dBi, 1
Total antenna array absolute gain, GT, abs = 𝑮𝑬, 𝑎𝑏𝑠 × 𝑡𝑜𝑡𝑎𝑙 𝑛𝑜 𝑜𝑓 𝑒𝑙𝑒𝑚𝑒𝑛𝑡𝑠, 2
Total antenna gain in dBi, GT =  10 log10  ( 𝑮𝑻, 𝑎𝑏𝑠), dBi, 3
EIRP = PT, dBm+ GT, dBi. 4
 5
Figure 2.5.2-6 mMIMO O-RU7-2x antenna array architecture example of 32T32R 6
An example calculation for the 32T32R mMIMO in the entire RF chain till the antenna, i.e., EIRP is detailed 7
out below.   8
Example calculation for 32T32R mMIMO configuration: 9
Specifications: 10
No of transceiver chains = 32 i.e., 32T32R, 11
Total output power, PT = 320 W, 12
EIRP = 79 dBm, 13
Total number of antenna elements = 96 (dual linear polarized, hence total number of elements would be 14
192), 15
Number of elements in a subarray = 6. 16
Calculation: 17
Total output power PT = 320 W, 18
Transmit power per chain, Pc =
320
32  = 10 W, 19
Total output power of the mMIMO Radio Unit in dBm, PT = 10 log10  (320, 𝑊) + 30 = 55.05 dBm, 20
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 84

Transmit power per chain in dBm, Pc = 10 log10  (10 𝑊) + 30 dBm = 40 dBm, 1
Antenna element gain, GE = 4 dBi, 2
Final antenna array absolute gain, GT, abs = 2.51 x 96 = 240.96, 3
Antenna subarray gain in dBi, GT = 23.82 dBi, 4
EIRP = 55.05 + 23.82 = 78.87 dBm, 5
Similarly, the parameters like transmitted power per chain, antenna element gain, sub array antenna gain, 6
total antenna array gain, and finally the EIRP are shown/mentioned at the respective part of the 7
architecture in Figure 2.5.2-7 mMIMO O-RU7-2x antenna array architecture example of 64T64R.  8
 9
Figure 2.5.2-7 mMIMO O-RU7-2x antenna array architecture example of 64T64R 10
Also, the example calculation for the entire RF chain till antenna for 64T64R is presented below 11
Example calculation 64T64R mMIMO configuration: 12
 13
Specifications: 14
No of transceiver chains = 64 i.e., 64T64R, 15
Total output power, PT = 320 W, 16
EIRP = 79 dBm, 17
Total number of antenna elements = 96 (dual linear polarized, hence total number of elements would be 18
192), 19
Number of elements in a subarray = 3. 20
 21
Calculation: 22
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 85

Total output power, PT = 320 W, 1
Transmit power per chain, Pc =
320
64  = 5 W, 2
Total output power of the mMIMO Radio Unit in dBm, PT = 10 log10  (320, 𝑊) + 30 = 55.05 dBm, 3
Transmit power per chain in dBm, Pc = 10 log10  (5 𝑊) + 30 dBm = 37 dBm, 4
Antenna element gain, GE = 4 dBi, 5
Final antenna array absolute gain, GT, abs = 2.51 x 96 = 240.96, 6
Antenna subarray gain in dBi, GT = 23.82 dBi, 7
EIRP = 55.05 + 23.82 = 78.87 dBm. 8
The simulation model of mMIMO antenna array with 192 reflector backed elements and the 32T32R mMIMO 9
O-RU7-2x antenna array prototype is shown in Figure 2.5.2-8 mMIMO antenna array view (a) simulation model 10
of 192 reflector backed antenna element array only and (b) 32T32R mMIMO O -RU7-2x Antenna array 11
prototype [14], respectively.  12
 13

  14
(a)                                                                   (b) 15
Figure 2.5.2-8 mMIMO antenna array view (a) simulation model of 192 reflector backed 16
antenna element array only and (b) 32T32R mMIMO O-RU7-2x Antenna array prototype [14] 17
2.5.3 Mechanical 18
Various mechanical designs are possible for the mMIMO O-RU7-2x. As an example, the isometric view of 19
mMIMO O-RU7-2x is shown in Figure 2.5.3-1 Mechanical enclosure, where the heat sink fins and Radome are 20
attached/placed at the backside and frontside of the radio unit, respectively. The heatsink fins are used to 21
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 86

dissipate the heat that is generated inside the radio unit to the backward direction. The Radome is a RF 1
transparent cover, and it acts as a shield and protect the antenna and radio unit from the environment 2
while allowing the radiated waves from an antenna to the free space environment.    3
 4
Figure 2.5.3-1 Mechanical enclosure 5
 6
Figure 2.5.3-2 Exploded views of mechanical architecture/stacking examples (a) design #1 and (b) design #2 7
(a) and (b) show the exploded view of two mechanical design examples along with optional stacking. These 8
figures illustrate the stacking of heat sink including vapor chamber or heat pipe for the heat dissipation, RF 9
board, digital board, cavity filter, RF shield, antenna elements, and finally the top cover (Radome). These 10
designs basically show the single stack up approach where all the RF chains, digital, and power section are 11
placed in same heatsink surface area to make the design thermally stable one with few respective 12
challenges. Different sections can be divided into multiple boards to reduce the complexity of routing as 13
well as testing. Vapor chamber or heat pipe solution will help to mitigate this problem. If required, cut-outs 14
can be given in the shield to provide heat sink area to major heat dissipating components. 15
 16
Figure 2.5.3-2 Exploded views of mechanical architecture/stacking examples (a) design #1 and (b) design #2  17
shows the mechanical stacking/design where the components/peripherals placed vertically on the RF and 18
digital boards, which results in large height along with moderate width. Accordingly, the cavity filter is 19
designed in accordance with the respective connector position and RF shield also placed vertically to act as 20
an isolator between the radiations coming from the RF board and antenna, in other words, it blocks the 21
signals from RF board to antenna and vice versa. Antenna elements are placed as shown in Figure 2.5.3-2 22
Exploded views of mechanical architecture/stacking examples (a) design #1 and (b) design #2(a) and (b). 23

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 87

Figure 2.5.3-2 Exploded views of mechanical architecture/stacking examples (a) design #1 and (b) design #2 1
the stacking option where components/peripherals of RF and digital boards are placed horizontally, and 2
this results in the overall radio unit to have a broader width and moderate height. Here the RF shield and 3
cavity filters are placed in accordance with the layout of RF and digital boards. 4
 5
(a) 6
 7
(b) 8
Figure 2.5.3-2 Exploded views of mechanical architecture/stacking examples (a) design #1 9
and (b) design #2 10
 11
 12
 13

                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 88

2.6 FHGW Hardware Reference Design 1
The O-RAN Hardware Reference Design Specification for Fronthaul Gateway v2.0 (if required by design) can 2
be found here: https://orandownloadsweb.azurewebsites.net/specifications 3
The fronthaul gateway can be used to terminate O-RAN fronthaul user, control, synchronization, and 4
management planes for option 7-2x and to translate the signals to and from several CPRI interfaces (option 5
8). It can further multiplex or demultiplex option 7-2x fronthaul signals to or from several O-RUs. This 6
version of the specification only supports option 7-2x to option 8 conversion and vice versa in addition to 7
the transport of other traffic streams.  8
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 89

Annex 1: Parts Reference List 1
According to WG7 scope and charter, component selection for example implementation of white box 2
hardware is allowed for WG7 but would not be mandatory in any Specification.   3
1.1 Recommended O-DU: 4
No. Part Number Descriptions
1 Intel® Xeon® Processor D-2183IT Intel® Xeon® Skylake D D-2100 SoC processor
2 Intel® I350 Intel® 1GbE x4 Ethernet controller
3 Intel® X557-AT2 Intel® 10GbE x2 Ethernet controller
4 Intel® I210 Intel® 1GbE Ethernet controller
5 ASPEED® AST-2500 ASPEED® BMC controller
6 UniIC® SCQ08GU03H1F1C-26V UniIC® DDR4 8GB
7 Powerleader® MTFDDAK480TDC-
1AT1ZABYY
Powerleader® SSD 480GB
8 Accelink® RTXM228-551 Accelink® 10Gbps Optical module
9 P410G8TS81 TimeSync Server
Adapter
Silicom 8 Port Fiber QSFP 10/1 Gigabit Ethernet TimeSync
PCI Express Server Adapter
10 P3iMB-M-P2 Silicom ACC100  eASIC FEC Accelerator (optional)
 5
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 90

1.2 ADI Based O-RU 4T4R: 1
No. Item Name Description
1 ADP196ACBZ-R7 5V, 3A Logic Controlled High-Side Power Switch
2 LTC7150SEY#PBF 20V, 20A Synchronous Ste-Down Regulator
3 ADRV9029 Integrated, Quad RF Transceiver with Observation Path and
DPD/CFR
4 ADP223ACPZ-R7 Dual, 300 mA Adjustable Output, Low Noise, High PSRR Voltage
Regulator
5 LTC4217IDHC#PBF 2A Integrated Hot Swap Controller
6 ADCLK846BCPZ-REEL7 1.8V, 6 LVDS/12 CMOS Output Low Power Clock Fanout Buffer
7 AD9545BCPZ IEEE 1588 V2 and 1 pps Synchronizer and Adaptive Clock
Translator
8 ADRF5545A Dual-Channel 2.4 to 4.2 GHz Receiver Front End
9 LTC3315AIV#TRMPBF Dual 5V, 2A Synchronous Step-Down DC/DCs
10 LTC3634EUFD#PBF 15V Dual 3A Monolithic Step-Down Regulator for DDR Power
11 LTC2928IUHF#BPF Multichannel Power Supply Sequencer and Supervisor
12 ADP5054ACPZ-R7 Quad Buck Regulator Integrated Power Solution
13 AD9576BPZ Dual PLL, Asynchronous Clock Generator
14 LT1389ACS8-1.25#PBF Nanopower Precision Shunt Voltage Reference
15 Intel® Arria® 10 SoC Intel® Arria® 10 SoC 1AS048F35
16 MAX1619MEE Temp Sensor with Dual-Alarm Outputs and PMBus
 2
1.3 ADI Based O-RU 8T8R: 3
No. Item Name Description
1 AD9576BPZ Dual PLL, Asynchronous Clock Generator
2 AD9545BCPZ IEEE 1588 V2 and 1 pps Synchronizer and Adaptive Clock
Translator
5 MAX6581TG9A+ ±1°C Accurate 8-Channel Temperature Sensor
6 DS1339C-33# I²C Serial Real-Time Clock
7 ADIN1300CCPZ Robust, Industrial, Low Latency and Low Power 10 Mbps, 100
Mbps, and 1 Gbps Ethernet PHY
8 ADRV904x 8T8R 400MHz RF Transceiver, Integrated Observation Paths
with DFE
9 Intel® AGFB014R24B212V Intel® Agilex® AGF014
10  LTC2980 PMBus Power System Manager
12 LTC4251BIS6-1#TRMPBF Negative Voltage Hot Swap Controllers in SOT-23
13 LTC3888-1 Dual Loop 8-Phase Step-Down DC/DC Controller with Digital
Power System Management
14  LTC8625SP-1 18V/8A Step-Down Silent Switcher 3 with Ultralow Noise
15 LT8627SPJV#PBF 18V/16A Step-Down Silent Switcher 3 with Ultralow Noise
16 LTC3315AJV#WTRPBF Dual 5V, 2A Synchronous Step-Down DC/DCs in Tiny LQFN and
WLCSP
17 LTC3636EUFD#TRPBF Dual Channel 6A, 20V Monolithic Synchronous Step-Down
Regulator
18 LTC3618EUF#PBF Dual 4MHz, ±3A Synchronous Buck Converter for DDR
Termination
19 ADCLK846BCPZ-REEL7 1.8V, 6 LVDS/12 CMOS Output Low Power Clock Fanout Buffer
 4
 5
 6
                                                                                   O-RAN.WG7.OMAC-HRD.0-R003-v02.00

________________________________________________________________________________________________
© 2023 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification. 91

History   1
Date Revision Description
2022/02/02 v01.00 Published as final version 01.00
2022/11/09 v02.00 Published as revision 02.00 (adds a new section for O-RU internal interfaces with
updated diagrams and massive MIMO reference design)
 2