<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Oscilloskop_projekt.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftregTB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ShiftregTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ShiftregTB_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftregTB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="shiftreg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="shiftreg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="shiftreg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="shiftreg.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shiftreg.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="shiftreg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="shiftreg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="shiftreg.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="shiftreg_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="shiftreg_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shiftreg_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shiftreg_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1465309633" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1465309633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465321783" xil_pn:in_ck="6228235102581944514" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1465321783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../../Desktop/shiftreg.vhd"/>
      <outfile xil_pn:name="../../../../../Desktop/shiftregTB.vhd"/>
      <outfile xil_pn:name="DivClk.vhd"/>
      <outfile xil_pn:name="SevenSeg5.vhd"/>
      <outfile xil_pn:name="SigGenControl.vhd"/>
      <outfile xil_pn:name="SigGenDatapath.vhd"/>
      <outfile xil_pn:name="SigGenTop.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1465309676" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8769741901422370168" xil_pn:start_ts="1465309676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465309676" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5939558838148849984" xil_pn:start_ts="1465309676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465309634" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8370691968326949935" xil_pn:start_ts="1465309634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465321788" xil_pn:in_ck="6228235102581944514" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1465321788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../../Desktop/shiftreg.vhd"/>
      <outfile xil_pn:name="../../../../../Desktop/shiftregTB.vhd"/>
      <outfile xil_pn:name="DivClk.vhd"/>
      <outfile xil_pn:name="SevenSeg5.vhd"/>
      <outfile xil_pn:name="SigGenControl.vhd"/>
      <outfile xil_pn:name="SigGenDatapath.vhd"/>
      <outfile xil_pn:name="SigGenTop.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1465321791" xil_pn:in_ck="6228235102581944514" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7813240255821317293" xil_pn:start_ts="1465321788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ShiftregTB_beh.prj"/>
      <outfile xil_pn:name="ShiftregTB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1465321791" xil_pn:in_ck="-7418175765720798591" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2013366172737512858" xil_pn:start_ts="1465321791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ShiftregTB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1465312649" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1465312649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465312649" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-101881516534790345" xil_pn:start_ts="1465312649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465312649" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8370691968326949935" xil_pn:start_ts="1465312649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465312649" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1465312649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465312649" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8591468289420574081" xil_pn:start_ts="1465312649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465312649" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1465312649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465312649" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7124996442000971833" xil_pn:start_ts="1465312649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465312725" xil_pn:in_ck="6228235102581944514" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="8843325453718998905" xil_pn:start_ts="1465312718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ShiftregTB_beh.prj"/>
      <outfile xil_pn:name="ShiftregTB_stx_beh.prj"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="shiftreg.lso"/>
      <outfile xil_pn:name="shiftreg.ngc"/>
      <outfile xil_pn:name="shiftreg.ngr"/>
      <outfile xil_pn:name="shiftreg.prj"/>
      <outfile xil_pn:name="shiftreg.stx"/>
      <outfile xil_pn:name="shiftreg.syr"/>
      <outfile xil_pn:name="shiftreg.xst"/>
      <outfile xil_pn:name="shiftreg_vhdl.prj"/>
      <outfile xil_pn:name="shiftreg_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
