Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jul 14 13:27:21 2021
| Host         : daphne.linktest.lme running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command      : report_methodology -file tri_mode_ethernet_mac_0_example_design_methodology_drc_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_methodology_drc_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_methodology_drc_routed.rpx
| Design       : tri_mode_ethernet_mac_0_example_design
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 25
+----------+----------+--------------------------------------------------------+------------+
| Rule     | Severity | Description                                            | Violations |
+----------+----------+--------------------------------------------------------+------------+
| LUTAR-1  | Warning  | LUT drives async reset alert                           | 4          |
| PDRC-190 | Warning  | Suboptimally placed synchronized register chain        | 18         |
| TIMING-9 | Warning  | Unknown CDC Logic                                      | 1          |
| XDCC-1   | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7   | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell example_resets/axi_lite_reset_gen_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[0]/PRE,
pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[1]/PRE,
pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[2]/PRE,
pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/PRE,
example_resets/axi_lite_reset_gen/reset_sync0/PRE,
example_resets/axi_lite_reset_gen/reset_sync1/PRE,
example_resets/axi_lite_reset_gen/reset_sync2/PRE,
example_resets/axi_lite_reset_gen/reset_sync3/PRE,
example_resets/axi_lite_reset_gen/reset_sync4/PRE,
example_resets/chk_reset_gen/reset_sync0/PRE,
example_resets/chk_reset_gen/reset_sync1/PRE,
example_resets/chk_reset_gen/reset_sync2/PRE,
example_resets/chk_reset_gen/reset_sync3/PRE,
example_resets/chk_reset_gen/reset_sync4/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell example_resets/reset_in0, with 2 or more inputs, drives asynchronous preset/clear pin(s) example_resets/gtx_reset_gen/reset_sync0/PRE,
example_resets/gtx_reset_gen/reset_sync1/PRE,
example_resets/gtx_reset_gen/reset_sync2/PRE,
example_resets/gtx_reset_gen/reset_sync3/PRE,
example_resets/gtx_reset_gen/reset_sync4/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE,
pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst0_reg/CLR,
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst1_reg/CLR,
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst2_reg/CLR,
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg/CLR,
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg/CLR,
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/async_rst0_reg/CLR,
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/async_rst1_reg/CLR,
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/async_rst2_reg/CLR,
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/async_rst3_reg/CLR,
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg/CLR,
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/async_rst0_reg/CLR,
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/async_rst1_reg/CLR,
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/async_rst2_reg/CLR,
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/async_rst3_reg/CLR,
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg/CLR (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync5 in site SLICE_X42Y1 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell pcs_pma/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pcs_pma/inst/pcs_pma_block_i/sgmii_logic/gen_sync_reset/reset_sync5 in site SLICE_X46Y15 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell pcs_pma/inst/pcs_pma_block_i/sgmii_logic/gen_sync_reset/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5 in site SLICE_X33Y3 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync5 in site SLICE_X45Y1 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5 in site SLICE_X37Y5 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5 in site SLICE_X40Y7 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset_indclk/reset_sync5 in site SLICE_X30Y5 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset_indclk/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDPE cell pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5 in site SLICE_X46Y5 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2 in site SLICE_X24Y4 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg in site SLICE_X36Y35 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg in site SLICE_X36Y40 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg in site SLICE_X34Y39 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg in site SLICE_X35Y40 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg in site SLICE_X39Y40 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg in site SLICE_X38Y30 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg in site SLICE_X39Y35 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst0_reg in site SLICE_X38Y39 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg in site SLICE_X37Y37 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 6.400 [get_ports USER_CLK_P] (Source: /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc (Line: 32))
Previous: create_clock -period 6.400 [get_ports USER_CLK_P] (Source: /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 6.400 [get_ports USER_CLK_P] (Source: /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc (Line: 32))
Previous: create_clock -period 6.400 [get_ports USER_CLK_P] (Source: /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>


