// Seed: 558568061
module module_0;
  uwire id_1;
  assign id_1 = 1;
endmodule
module module_1;
  reg id_1;
  always id_1 <= 1;
  assign id_1 = 1;
  assign id_1 = 1;
  reg id_2;
  assign id_1 = id_2;
  wire id_3;
  always @(posedge 1, posedge ~id_1) @(posedge 0 * id_1) @(posedge id_2) id_1 <= 1;
  module_0();
  wire id_4, id_5;
  assign id_2 = 1'h0;
  wire id_6 = (id_4);
  assign id_3 = id_5;
  tri id_7 = 1, id_8;
endmodule
