ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB135:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "string.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** ETH_TxPacketConfig TxConfig;
  45:Core/Src/main.c **** ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx DMA Descriptors */
  46:Core/Src/main.c **** ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx DMA Descriptors */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c ****  ETH_HandleTypeDef heth;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** UART_HandleTypeDef huart3;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE BEGIN PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  59:Core/Src/main.c **** void SystemClock_Config(void);
  60:Core/Src/main.c **** static void MX_GPIO_Init(void);
  61:Core/Src/main.c **** static void MX_ETH_Init(void);
  62:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  63:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  64:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* USER CODE END PFP */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  69:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE END 0 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /**
  74:Core/Src/main.c ****   * @brief  The application entry point.
  75:Core/Src/main.c ****   * @retval int
  76:Core/Src/main.c ****   */
  77:Core/Src/main.c **** int main(void)
  78:Core/Src/main.c **** {
  79:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE END 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  86:Core/Src/main.c ****   HAL_Init();
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN Init */
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Configure the system clock */
  93:Core/Src/main.c ****   SystemClock_Config();
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Initialize all configured peripherals */
 100:Core/Src/main.c ****   MX_GPIO_Init();
 101:Core/Src/main.c ****   MX_ETH_Init();
 102:Core/Src/main.c ****   MX_USART3_UART_Init();
 103:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 104:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE END 2 */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Infinite loop */
 109:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 110:Core/Src/main.c ****   while (1)
 111:Core/Src/main.c ****   {
 112:Core/Src/main.c ****     /* USER CODE END WHILE */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 115:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 116:Core/Src/main.c ****     HAL_Delay(500);
 117:Core/Src/main.c ****   }
 118:Core/Src/main.c ****   /* USER CODE END 3 */
 119:Core/Src/main.c **** }
 120:Core/Src/main.c **** 
 121:Core/Src/main.c **** /**
 122:Core/Src/main.c ****   * @brief System Clock Configuration
 123:Core/Src/main.c ****   * @retval None
 124:Core/Src/main.c ****   */
 125:Core/Src/main.c **** void SystemClock_Config(void)
 126:Core/Src/main.c **** {
 127:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 128:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 131:Core/Src/main.c ****   */
 132:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 133:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 136:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 4


 146:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 147:Core/Src/main.c ****   {
 148:Core/Src/main.c ****     Error_Handler();
 149:Core/Src/main.c ****   }
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 152:Core/Src/main.c ****   */
 153:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 154:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 155:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 161:Core/Src/main.c ****   {
 162:Core/Src/main.c ****     Error_Handler();
 163:Core/Src/main.c ****   }
 164:Core/Src/main.c **** }
 165:Core/Src/main.c **** 
 166:Core/Src/main.c **** /**
 167:Core/Src/main.c ****   * @brief ETH Initialization Function
 168:Core/Src/main.c ****   * @param None
 169:Core/Src/main.c ****   * @retval None
 170:Core/Src/main.c ****   */
 171:Core/Src/main.c **** static void MX_ETH_Init(void)
 172:Core/Src/main.c **** {
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 0 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /* USER CODE END ETH_Init 0 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****    static uint8_t MACAddr[6];
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 1 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* USER CODE END ETH_Init 1 */
 183:Core/Src/main.c ****   heth.Instance = ETH;
 184:Core/Src/main.c ****   MACAddr[0] = 0x00;
 185:Core/Src/main.c ****   MACAddr[1] = 0x80;
 186:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 187:Core/Src/main.c ****   MACAddr[3] = 0x00;
 188:Core/Src/main.c ****   MACAddr[4] = 0x00;
 189:Core/Src/main.c ****   MACAddr[5] = 0x00;
 190:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 191:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 192:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 193:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 194:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE BEGIN MACADDRESS */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* USER CODE END MACADDRESS */
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   if (HAL_ETH_Init(&heth) != HAL_OK)
 201:Core/Src/main.c ****   {
 202:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 5


 203:Core/Src/main.c ****   }
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 206:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 207:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 208:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 209:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE END ETH_Init 2 */
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** }
 214:Core/Src/main.c **** 
 215:Core/Src/main.c **** /**
 216:Core/Src/main.c ****   * @brief USART3 Initialization Function
 217:Core/Src/main.c ****   * @param None
 218:Core/Src/main.c ****   * @retval None
 219:Core/Src/main.c ****   */
 220:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 221:Core/Src/main.c **** {
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 230:Core/Src/main.c ****   huart3.Instance = USART3;
 231:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 232:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 233:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 234:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 235:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 236:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 237:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 238:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 239:Core/Src/main.c ****   {
 240:Core/Src/main.c ****     Error_Handler();
 241:Core/Src/main.c ****   }
 242:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c **** }
 247:Core/Src/main.c **** 
 248:Core/Src/main.c **** /**
 249:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 250:Core/Src/main.c ****   * @param None
 251:Core/Src/main.c ****   * @retval None
 252:Core/Src/main.c ****   */
 253:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 254:Core/Src/main.c **** {
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 259:Core/Src/main.c **** 
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 6


 260:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 263:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 264:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 265:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 266:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 267:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 268:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 269:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 270:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 271:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 272:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 273:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 274:Core/Src/main.c ****   {
 275:Core/Src/main.c ****     Error_Handler();
 276:Core/Src/main.c ****   }
 277:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 280:Core/Src/main.c **** 
 281:Core/Src/main.c **** }
 282:Core/Src/main.c **** 
 283:Core/Src/main.c **** /**
 284:Core/Src/main.c ****   * @brief GPIO Initialization Function
 285:Core/Src/main.c ****   * @param None
 286:Core/Src/main.c ****   * @retval None
 287:Core/Src/main.c ****   */
 288:Core/Src/main.c **** static void MX_GPIO_Init(void)
 289:Core/Src/main.c **** {
  28              		.loc 1 289 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 8DB0     		sub	sp, sp, #52
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 72
 290:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 290 3 view .LVU1
  44              		.loc 1 290 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0794     		str	r4, [sp, #28]
  47 0008 0894     		str	r4, [sp, #32]
  48 000a 0994     		str	r4, [sp, #36]
  49 000c 0A94     		str	r4, [sp, #40]
  50 000e 0B94     		str	r4, [sp, #44]
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 293:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 7


  51              		.loc 1 293 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 293 3 view .LVU4
  54 0010 0194     		str	r4, [sp, #4]
  55              		.loc 1 293 3 view .LVU5
  56 0012 394B     		ldr	r3, .L3
  57 0014 1A6B     		ldr	r2, [r3, #48]
  58 0016 42F00402 		orr	r2, r2, #4
  59 001a 1A63     		str	r2, [r3, #48]
  60              		.loc 1 293 3 view .LVU6
  61 001c 1A6B     		ldr	r2, [r3, #48]
  62 001e 02F00402 		and	r2, r2, #4
  63 0022 0192     		str	r2, [sp, #4]
  64              		.loc 1 293 3 view .LVU7
  65 0024 019A     		ldr	r2, [sp, #4]
  66              	.LBE4:
  67              		.loc 1 293 3 view .LVU8
 294:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  68              		.loc 1 294 3 view .LVU9
  69              	.LBB5:
  70              		.loc 1 294 3 view .LVU10
  71 0026 0294     		str	r4, [sp, #8]
  72              		.loc 1 294 3 view .LVU11
  73 0028 1A6B     		ldr	r2, [r3, #48]
  74 002a 42F08002 		orr	r2, r2, #128
  75 002e 1A63     		str	r2, [r3, #48]
  76              		.loc 1 294 3 view .LVU12
  77 0030 1A6B     		ldr	r2, [r3, #48]
  78 0032 02F08002 		and	r2, r2, #128
  79 0036 0292     		str	r2, [sp, #8]
  80              		.loc 1 294 3 view .LVU13
  81 0038 029A     		ldr	r2, [sp, #8]
  82              	.LBE5:
  83              		.loc 1 294 3 view .LVU14
 295:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  84              		.loc 1 295 3 view .LVU15
  85              	.LBB6:
  86              		.loc 1 295 3 view .LVU16
  87 003a 0394     		str	r4, [sp, #12]
  88              		.loc 1 295 3 view .LVU17
  89 003c 1A6B     		ldr	r2, [r3, #48]
  90 003e 42F00102 		orr	r2, r2, #1
  91 0042 1A63     		str	r2, [r3, #48]
  92              		.loc 1 295 3 view .LVU18
  93 0044 1A6B     		ldr	r2, [r3, #48]
  94 0046 02F00102 		and	r2, r2, #1
  95 004a 0392     		str	r2, [sp, #12]
  96              		.loc 1 295 3 view .LVU19
  97 004c 039A     		ldr	r2, [sp, #12]
  98              	.LBE6:
  99              		.loc 1 295 3 view .LVU20
 296:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 100              		.loc 1 296 3 view .LVU21
 101              	.LBB7:
 102              		.loc 1 296 3 view .LVU22
 103 004e 0494     		str	r4, [sp, #16]
 104              		.loc 1 296 3 view .LVU23
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 8


 105 0050 1A6B     		ldr	r2, [r3, #48]
 106 0052 42F00202 		orr	r2, r2, #2
 107 0056 1A63     		str	r2, [r3, #48]
 108              		.loc 1 296 3 view .LVU24
 109 0058 1A6B     		ldr	r2, [r3, #48]
 110 005a 02F00202 		and	r2, r2, #2
 111 005e 0492     		str	r2, [sp, #16]
 112              		.loc 1 296 3 view .LVU25
 113 0060 049A     		ldr	r2, [sp, #16]
 114              	.LBE7:
 115              		.loc 1 296 3 view .LVU26
 297:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 116              		.loc 1 297 3 view .LVU27
 117              	.LBB8:
 118              		.loc 1 297 3 view .LVU28
 119 0062 0594     		str	r4, [sp, #20]
 120              		.loc 1 297 3 view .LVU29
 121 0064 1A6B     		ldr	r2, [r3, #48]
 122 0066 42F00802 		orr	r2, r2, #8
 123 006a 1A63     		str	r2, [r3, #48]
 124              		.loc 1 297 3 view .LVU30
 125 006c 1A6B     		ldr	r2, [r3, #48]
 126 006e 02F00802 		and	r2, r2, #8
 127 0072 0592     		str	r2, [sp, #20]
 128              		.loc 1 297 3 view .LVU31
 129 0074 059A     		ldr	r2, [sp, #20]
 130              	.LBE8:
 131              		.loc 1 297 3 view .LVU32
 298:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 132              		.loc 1 298 3 view .LVU33
 133              	.LBB9:
 134              		.loc 1 298 3 view .LVU34
 135 0076 0694     		str	r4, [sp, #24]
 136              		.loc 1 298 3 view .LVU35
 137 0078 1A6B     		ldr	r2, [r3, #48]
 138 007a 42F04002 		orr	r2, r2, #64
 139 007e 1A63     		str	r2, [r3, #48]
 140              		.loc 1 298 3 view .LVU36
 141 0080 1B6B     		ldr	r3, [r3, #48]
 142 0082 03F04003 		and	r3, r3, #64
 143 0086 0693     		str	r3, [sp, #24]
 144              		.loc 1 298 3 view .LVU37
 145 0088 069B     		ldr	r3, [sp, #24]
 146              	.LBE9:
 147              		.loc 1 298 3 view .LVU38
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 301:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 148              		.loc 1 301 3 view .LVU39
 149 008a 1C4F     		ldr	r7, .L3+4
 150 008c 2246     		mov	r2, r4
 151 008e 44F28101 		movw	r1, #16513
 152 0092 3846     		mov	r0, r7
 153 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 154              	.LVL0:
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 9


 304:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 155              		.loc 1 304 3 view .LVU40
 156 0098 194D     		ldr	r5, .L3+8
 157 009a 2246     		mov	r2, r4
 158 009c 4021     		movs	r1, #64
 159 009e 2846     		mov	r0, r5
 160 00a0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 161              	.LVL1:
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /*Configure GPIO pin : USER_Btn_Pin */
 307:Core/Src/main.c ****   GPIO_InitStruct.Pin = USER_Btn_Pin;
 162              		.loc 1 307 3 view .LVU41
 163              		.loc 1 307 23 is_stmt 0 view .LVU42
 164 00a4 4FF40053 		mov	r3, #8192
 165 00a8 0793     		str	r3, [sp, #28]
 308:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 166              		.loc 1 308 3 is_stmt 1 view .LVU43
 167              		.loc 1 308 24 is_stmt 0 view .LVU44
 168 00aa 4FF48813 		mov	r3, #1114112
 169 00ae 0893     		str	r3, [sp, #32]
 309:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 309 3 is_stmt 1 view .LVU45
 171              		.loc 1 309 24 is_stmt 0 view .LVU46
 172 00b0 0994     		str	r4, [sp, #36]
 310:Core/Src/main.c ****   HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 173              		.loc 1 310 3 is_stmt 1 view .LVU47
 174 00b2 07A9     		add	r1, sp, #28
 175 00b4 1348     		ldr	r0, .L3+12
 176 00b6 FFF7FEFF 		bl	HAL_GPIO_Init
 177              	.LVL2:
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
 313:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 178              		.loc 1 313 3 view .LVU48
 179              		.loc 1 313 23 is_stmt 0 view .LVU49
 180 00ba 44F28103 		movw	r3, #16513
 181 00be 0793     		str	r3, [sp, #28]
 314:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 182              		.loc 1 314 3 is_stmt 1 view .LVU50
 183              		.loc 1 314 24 is_stmt 0 view .LVU51
 184 00c0 0126     		movs	r6, #1
 185 00c2 0896     		str	r6, [sp, #32]
 315:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 315 3 is_stmt 1 view .LVU52
 187              		.loc 1 315 24 is_stmt 0 view .LVU53
 188 00c4 0994     		str	r4, [sp, #36]
 316:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 189              		.loc 1 316 3 is_stmt 1 view .LVU54
 190              		.loc 1 316 25 is_stmt 0 view .LVU55
 191 00c6 0A94     		str	r4, [sp, #40]
 317:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 192              		.loc 1 317 3 is_stmt 1 view .LVU56
 193 00c8 07A9     		add	r1, sp, #28
 194 00ca 3846     		mov	r0, r7
 195 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL3:
 318:Core/Src/main.c **** 
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 10


 319:Core/Src/main.c ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 320:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 197              		.loc 1 320 3 view .LVU57
 198              		.loc 1 320 23 is_stmt 0 view .LVU58
 199 00d0 4023     		movs	r3, #64
 200 00d2 0793     		str	r3, [sp, #28]
 321:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 201              		.loc 1 321 3 is_stmt 1 view .LVU59
 202              		.loc 1 321 24 is_stmt 0 view .LVU60
 203 00d4 0896     		str	r6, [sp, #32]
 322:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 204              		.loc 1 322 3 is_stmt 1 view .LVU61
 205              		.loc 1 322 24 is_stmt 0 view .LVU62
 206 00d6 0994     		str	r4, [sp, #36]
 323:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 207              		.loc 1 323 3 is_stmt 1 view .LVU63
 208              		.loc 1 323 25 is_stmt 0 view .LVU64
 209 00d8 0A94     		str	r4, [sp, #40]
 324:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 210              		.loc 1 324 3 is_stmt 1 view .LVU65
 211 00da 07A9     		add	r1, sp, #28
 212 00dc 2846     		mov	r0, r5
 213 00de FFF7FEFF 		bl	HAL_GPIO_Init
 214              	.LVL4:
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 327:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 215              		.loc 1 327 3 view .LVU66
 216              		.loc 1 327 23 is_stmt 0 view .LVU67
 217 00e2 8023     		movs	r3, #128
 218 00e4 0793     		str	r3, [sp, #28]
 328:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 219              		.loc 1 328 3 is_stmt 1 view .LVU68
 220              		.loc 1 328 24 is_stmt 0 view .LVU69
 221 00e6 0894     		str	r4, [sp, #32]
 329:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 222              		.loc 1 329 3 is_stmt 1 view .LVU70
 223              		.loc 1 329 24 is_stmt 0 view .LVU71
 224 00e8 0994     		str	r4, [sp, #36]
 330:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 225              		.loc 1 330 3 is_stmt 1 view .LVU72
 226 00ea 07A9     		add	r1, sp, #28
 227 00ec 2846     		mov	r0, r5
 228 00ee FFF7FEFF 		bl	HAL_GPIO_Init
 229              	.LVL5:
 331:Core/Src/main.c **** 
 332:Core/Src/main.c **** }
 230              		.loc 1 332 1 is_stmt 0 view .LVU73
 231 00f2 0DB0     		add	sp, sp, #52
 232              	.LCFI2:
 233              		.cfi_def_cfa_offset 20
 234              		@ sp needed
 235 00f4 F0BD     		pop	{r4, r5, r6, r7, pc}
 236              	.L4:
 237 00f6 00BF     		.align	2
 238              	.L3:
 239 00f8 00380240 		.word	1073887232
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 11


 240 00fc 00040240 		.word	1073873920
 241 0100 00180240 		.word	1073879040
 242 0104 00080240 		.word	1073874944
 243              		.cfi_endproc
 244              	.LFE135:
 246              		.section	.text.Error_Handler,"ax",%progbits
 247              		.align	1
 248              		.global	Error_Handler
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
 253              	Error_Handler:
 254              	.LFB136:
 333:Core/Src/main.c **** 
 334:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 335:Core/Src/main.c **** 
 336:Core/Src/main.c **** /* USER CODE END 4 */
 337:Core/Src/main.c **** 
 338:Core/Src/main.c **** /**
 339:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 340:Core/Src/main.c ****   * @retval None
 341:Core/Src/main.c ****   */
 342:Core/Src/main.c **** void Error_Handler(void)
 343:Core/Src/main.c **** {
 255              		.loc 1 343 1 is_stmt 1 view -0
 256              		.cfi_startproc
 257              		@ Volatile: function does not return.
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		@ link register save eliminated.
 344:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 345:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 346:Core/Src/main.c ****   __disable_irq();
 261              		.loc 1 346 3 view .LVU75
 262              	.LBB10:
 263              	.LBI10:
 264              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 12


  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 13


  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 14


 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 265              		.loc 2 140 27 view .LVU76
 266              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 267              		.loc 2 142 3 view .LVU77
 268              		.syntax unified
 269              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 270 0000 72B6     		cpsid i
 271              	@ 0 "" 2
 272              		.thumb
 273              		.syntax unified
 274              	.L6:
 275              	.LBE11:
 276              	.LBE10:
 347:Core/Src/main.c ****   while (1)
 277              		.loc 1 347 3 discriminator 1 view .LVU78
 348:Core/Src/main.c ****   {
 349:Core/Src/main.c ****   }
 278              		.loc 1 349 3 discriminator 1 view .LVU79
 347:Core/Src/main.c ****   while (1)
 279              		.loc 1 347 9 discriminator 1 view .LVU80
 280 0002 FEE7     		b	.L6
 281              		.cfi_endproc
 282              	.LFE136:
 284              		.section	.text.MX_ETH_Init,"ax",%progbits
 285              		.align	1
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 290              	MX_ETH_Init:
 291              	.LFB132:
 172:Core/Src/main.c **** 
 292              		.loc 1 172 1 view -0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 0
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296 0000 10B5     		push	{r4, lr}
 297              	.LCFI3:
 298              		.cfi_def_cfa_offset 8
 299              		.cfi_offset 4, -8
 300              		.cfi_offset 14, -4
 178:Core/Src/main.c **** 
 301              		.loc 1 178 4 view .LVU82
 183:Core/Src/main.c ****   MACAddr[0] = 0x00;
 302              		.loc 1 183 3 view .LVU83
 183:Core/Src/main.c ****   MACAddr[0] = 0x00;
 303              		.loc 1 183 17 is_stmt 0 view .LVU84
 304 0002 1448     		ldr	r0, .L11
 305 0004 144B     		ldr	r3, .L11+4
 306 0006 0360     		str	r3, [r0]
 184:Core/Src/main.c ****   MACAddr[1] = 0x80;
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 15


 307              		.loc 1 184 3 is_stmt 1 view .LVU85
 184:Core/Src/main.c ****   MACAddr[1] = 0x80;
 308              		.loc 1 184 14 is_stmt 0 view .LVU86
 309 0008 144B     		ldr	r3, .L11+8
 310 000a 0022     		movs	r2, #0
 311 000c 1A70     		strb	r2, [r3]
 185:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 312              		.loc 1 185 3 is_stmt 1 view .LVU87
 185:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 313              		.loc 1 185 14 is_stmt 0 view .LVU88
 314 000e 8021     		movs	r1, #128
 315 0010 5970     		strb	r1, [r3, #1]
 186:Core/Src/main.c ****   MACAddr[3] = 0x00;
 316              		.loc 1 186 3 is_stmt 1 view .LVU89
 186:Core/Src/main.c ****   MACAddr[3] = 0x00;
 317              		.loc 1 186 14 is_stmt 0 view .LVU90
 318 0012 E121     		movs	r1, #225
 319 0014 9970     		strb	r1, [r3, #2]
 187:Core/Src/main.c ****   MACAddr[4] = 0x00;
 320              		.loc 1 187 3 is_stmt 1 view .LVU91
 187:Core/Src/main.c ****   MACAddr[4] = 0x00;
 321              		.loc 1 187 14 is_stmt 0 view .LVU92
 322 0016 DA70     		strb	r2, [r3, #3]
 188:Core/Src/main.c ****   MACAddr[5] = 0x00;
 323              		.loc 1 188 3 is_stmt 1 view .LVU93
 188:Core/Src/main.c ****   MACAddr[5] = 0x00;
 324              		.loc 1 188 14 is_stmt 0 view .LVU94
 325 0018 1A71     		strb	r2, [r3, #4]
 189:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 326              		.loc 1 189 3 is_stmt 1 view .LVU95
 189:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 327              		.loc 1 189 14 is_stmt 0 view .LVU96
 328 001a 5A71     		strb	r2, [r3, #5]
 190:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 329              		.loc 1 190 3 is_stmt 1 view .LVU97
 190:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 330              		.loc 1 190 21 is_stmt 0 view .LVU98
 331 001c 4360     		str	r3, [r0, #4]
 191:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 332              		.loc 1 191 3 is_stmt 1 view .LVU99
 191:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 333              		.loc 1 191 28 is_stmt 0 view .LVU100
 334 001e 4FF40003 		mov	r3, #8388608
 335 0022 8360     		str	r3, [r0, #8]
 192:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 336              		.loc 1 192 3 is_stmt 1 view .LVU101
 192:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 337              		.loc 1 192 20 is_stmt 0 view .LVU102
 338 0024 0E4B     		ldr	r3, .L11+12
 339 0026 C360     		str	r3, [r0, #12]
 193:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 340              		.loc 1 193 3 is_stmt 1 view .LVU103
 193:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 341              		.loc 1 193 20 is_stmt 0 view .LVU104
 342 0028 0E4B     		ldr	r3, .L11+16
 343 002a 0361     		str	r3, [r0, #16]
 194:Core/Src/main.c **** 
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 16


 344              		.loc 1 194 3 is_stmt 1 view .LVU105
 194:Core/Src/main.c **** 
 345              		.loc 1 194 23 is_stmt 0 view .LVU106
 346 002c 40F2F453 		movw	r3, #1524
 347 0030 4361     		str	r3, [r0, #20]
 200:Core/Src/main.c ****   {
 348              		.loc 1 200 3 is_stmt 1 view .LVU107
 200:Core/Src/main.c ****   {
 349              		.loc 1 200 7 is_stmt 0 view .LVU108
 350 0032 FFF7FEFF 		bl	HAL_ETH_Init
 351              	.LVL6:
 200:Core/Src/main.c ****   {
 352              		.loc 1 200 6 view .LVU109
 353 0036 58B9     		cbnz	r0, .L10
 205:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 354              		.loc 1 205 3 is_stmt 1 view .LVU110
 355 0038 0B4C     		ldr	r4, .L11+20
 356 003a 3822     		movs	r2, #56
 357 003c 0021     		movs	r1, #0
 358 003e 2046     		mov	r0, r4
 359 0040 FFF7FEFF 		bl	memset
 360              	.LVL7:
 206:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 361              		.loc 1 206 3 view .LVU111
 206:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 362              		.loc 1 206 23 is_stmt 0 view .LVU112
 363 0044 2123     		movs	r3, #33
 364 0046 2360     		str	r3, [r4]
 207:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 365              		.loc 1 207 3 is_stmt 1 view .LVU113
 207:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 366              		.loc 1 207 25 is_stmt 0 view .LVU114
 367 0048 4FF44003 		mov	r3, #12582912
 368 004c 6361     		str	r3, [r4, #20]
 208:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 369              		.loc 1 208 3 is_stmt 1 view .LVU115
 213:Core/Src/main.c **** 
 370              		.loc 1 213 1 is_stmt 0 view .LVU116
 371 004e 10BD     		pop	{r4, pc}
 372              	.L10:
 202:Core/Src/main.c ****   }
 373              		.loc 1 202 5 is_stmt 1 view .LVU117
 374 0050 FFF7FEFF 		bl	Error_Handler
 375              	.LVL8:
 376              	.L12:
 377              		.align	2
 378              	.L11:
 379 0054 00000000 		.word	.LANCHOR0
 380 0058 00800240 		.word	1073905664
 381 005c 00000000 		.word	.LANCHOR1
 382 0060 00000000 		.word	.LANCHOR2
 383 0064 00000000 		.word	.LANCHOR3
 384 0068 00000000 		.word	.LANCHOR4
 385              		.cfi_endproc
 386              	.LFE132:
 388              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 389              		.align	1
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 17


 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 394              	MX_USART3_UART_Init:
 395              	.LFB133:
 221:Core/Src/main.c **** 
 396              		.loc 1 221 1 view -0
 397              		.cfi_startproc
 398              		@ args = 0, pretend = 0, frame = 0
 399              		@ frame_needed = 0, uses_anonymous_args = 0
 400 0000 08B5     		push	{r3, lr}
 401              	.LCFI4:
 402              		.cfi_def_cfa_offset 8
 403              		.cfi_offset 3, -8
 404              		.cfi_offset 14, -4
 230:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 405              		.loc 1 230 3 view .LVU119
 230:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 406              		.loc 1 230 19 is_stmt 0 view .LVU120
 407 0002 0A48     		ldr	r0, .L17
 408 0004 0A4B     		ldr	r3, .L17+4
 409 0006 0360     		str	r3, [r0]
 231:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 410              		.loc 1 231 3 is_stmt 1 view .LVU121
 231:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 411              		.loc 1 231 24 is_stmt 0 view .LVU122
 412 0008 4FF4E133 		mov	r3, #115200
 413 000c 4360     		str	r3, [r0, #4]
 232:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 414              		.loc 1 232 3 is_stmt 1 view .LVU123
 232:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 415              		.loc 1 232 26 is_stmt 0 view .LVU124
 416 000e 0023     		movs	r3, #0
 417 0010 8360     		str	r3, [r0, #8]
 233:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 418              		.loc 1 233 3 is_stmt 1 view .LVU125
 233:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 419              		.loc 1 233 24 is_stmt 0 view .LVU126
 420 0012 C360     		str	r3, [r0, #12]
 234:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 421              		.loc 1 234 3 is_stmt 1 view .LVU127
 234:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 422              		.loc 1 234 22 is_stmt 0 view .LVU128
 423 0014 0361     		str	r3, [r0, #16]
 235:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 424              		.loc 1 235 3 is_stmt 1 view .LVU129
 235:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 425              		.loc 1 235 20 is_stmt 0 view .LVU130
 426 0016 0C22     		movs	r2, #12
 427 0018 4261     		str	r2, [r0, #20]
 236:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 428              		.loc 1 236 3 is_stmt 1 view .LVU131
 236:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 429              		.loc 1 236 25 is_stmt 0 view .LVU132
 430 001a 8361     		str	r3, [r0, #24]
 237:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 431              		.loc 1 237 3 is_stmt 1 view .LVU133
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 18


 237:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 432              		.loc 1 237 28 is_stmt 0 view .LVU134
 433 001c C361     		str	r3, [r0, #28]
 238:Core/Src/main.c ****   {
 434              		.loc 1 238 3 is_stmt 1 view .LVU135
 238:Core/Src/main.c ****   {
 435              		.loc 1 238 7 is_stmt 0 view .LVU136
 436 001e FFF7FEFF 		bl	HAL_UART_Init
 437              	.LVL9:
 238:Core/Src/main.c ****   {
 438              		.loc 1 238 6 view .LVU137
 439 0022 00B9     		cbnz	r0, .L16
 246:Core/Src/main.c **** 
 440              		.loc 1 246 1 view .LVU138
 441 0024 08BD     		pop	{r3, pc}
 442              	.L16:
 240:Core/Src/main.c ****   }
 443              		.loc 1 240 5 is_stmt 1 view .LVU139
 444 0026 FFF7FEFF 		bl	Error_Handler
 445              	.LVL10:
 446              	.L18:
 447 002a 00BF     		.align	2
 448              	.L17:
 449 002c 00000000 		.word	.LANCHOR5
 450 0030 00480040 		.word	1073760256
 451              		.cfi_endproc
 452              	.LFE133:
 454              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 455              		.align	1
 456              		.syntax unified
 457              		.thumb
 458              		.thumb_func
 460              	MX_USB_OTG_FS_PCD_Init:
 461              	.LFB134:
 254:Core/Src/main.c **** 
 462              		.loc 1 254 1 view -0
 463              		.cfi_startproc
 464              		@ args = 0, pretend = 0, frame = 0
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466 0000 08B5     		push	{r3, lr}
 467              	.LCFI5:
 468              		.cfi_def_cfa_offset 8
 469              		.cfi_offset 3, -8
 470              		.cfi_offset 14, -4
 263:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 471              		.loc 1 263 3 view .LVU141
 263:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 472              		.loc 1 263 28 is_stmt 0 view .LVU142
 473 0002 0B48     		ldr	r0, .L23
 474 0004 4FF0A043 		mov	r3, #1342177280
 475 0008 0360     		str	r3, [r0]
 264:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 476              		.loc 1 264 3 is_stmt 1 view .LVU143
 264:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 477              		.loc 1 264 38 is_stmt 0 view .LVU144
 478 000a 0423     		movs	r3, #4
 479 000c 4360     		str	r3, [r0, #4]
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 19


 265:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 480              		.loc 1 265 3 is_stmt 1 view .LVU145
 265:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 481              		.loc 1 265 30 is_stmt 0 view .LVU146
 482 000e 0222     		movs	r2, #2
 483 0010 C260     		str	r2, [r0, #12]
 266:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 484              		.loc 1 266 3 is_stmt 1 view .LVU147
 266:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 485              		.loc 1 266 35 is_stmt 0 view .LVU148
 486 0012 0023     		movs	r3, #0
 487 0014 0361     		str	r3, [r0, #16]
 267:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 488              		.loc 1 267 3 is_stmt 1 view .LVU149
 267:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 489              		.loc 1 267 35 is_stmt 0 view .LVU150
 490 0016 8261     		str	r2, [r0, #24]
 268:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 491              		.loc 1 268 3 is_stmt 1 view .LVU151
 268:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 492              		.loc 1 268 35 is_stmt 0 view .LVU152
 493 0018 0122     		movs	r2, #1
 494 001a C261     		str	r2, [r0, #28]
 269:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 495              		.loc 1 269 3 is_stmt 1 view .LVU153
 269:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 496              		.loc 1 269 41 is_stmt 0 view .LVU154
 497 001c 0362     		str	r3, [r0, #32]
 270:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 498              		.loc 1 270 3 is_stmt 1 view .LVU155
 270:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 499              		.loc 1 270 35 is_stmt 0 view .LVU156
 500 001e 4362     		str	r3, [r0, #36]
 271:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 501              		.loc 1 271 3 is_stmt 1 view .LVU157
 271:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 502              		.loc 1 271 44 is_stmt 0 view .LVU158
 503 0020 C262     		str	r2, [r0, #44]
 272:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 504              		.loc 1 272 3 is_stmt 1 view .LVU159
 272:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 505              		.loc 1 272 42 is_stmt 0 view .LVU160
 506 0022 0363     		str	r3, [r0, #48]
 273:Core/Src/main.c ****   {
 507              		.loc 1 273 3 is_stmt 1 view .LVU161
 273:Core/Src/main.c ****   {
 508              		.loc 1 273 7 is_stmt 0 view .LVU162
 509 0024 FFF7FEFF 		bl	HAL_PCD_Init
 510              	.LVL11:
 273:Core/Src/main.c ****   {
 511              		.loc 1 273 6 view .LVU163
 512 0028 00B9     		cbnz	r0, .L22
 281:Core/Src/main.c **** 
 513              		.loc 1 281 1 view .LVU164
 514 002a 08BD     		pop	{r3, pc}
 515              	.L22:
 275:Core/Src/main.c ****   }
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 20


 516              		.loc 1 275 5 is_stmt 1 view .LVU165
 517 002c FFF7FEFF 		bl	Error_Handler
 518              	.LVL12:
 519              	.L24:
 520              		.align	2
 521              	.L23:
 522 0030 00000000 		.word	.LANCHOR6
 523              		.cfi_endproc
 524              	.LFE134:
 526              		.section	.text.SystemClock_Config,"ax",%progbits
 527              		.align	1
 528              		.global	SystemClock_Config
 529              		.syntax unified
 530              		.thumb
 531              		.thumb_func
 533              	SystemClock_Config:
 534              	.LFB131:
 126:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 535              		.loc 1 126 1 view -0
 536              		.cfi_startproc
 537              		@ args = 0, pretend = 0, frame = 80
 538              		@ frame_needed = 0, uses_anonymous_args = 0
 539 0000 00B5     		push	{lr}
 540              	.LCFI6:
 541              		.cfi_def_cfa_offset 4
 542              		.cfi_offset 14, -4
 543 0002 95B0     		sub	sp, sp, #84
 544              	.LCFI7:
 545              		.cfi_def_cfa_offset 88
 127:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 546              		.loc 1 127 3 view .LVU167
 127:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 547              		.loc 1 127 22 is_stmt 0 view .LVU168
 548 0004 3022     		movs	r2, #48
 549 0006 0021     		movs	r1, #0
 550 0008 08A8     		add	r0, sp, #32
 551 000a FFF7FEFF 		bl	memset
 552              	.LVL13:
 128:Core/Src/main.c **** 
 553              		.loc 1 128 3 is_stmt 1 view .LVU169
 128:Core/Src/main.c **** 
 554              		.loc 1 128 22 is_stmt 0 view .LVU170
 555 000e 0023     		movs	r3, #0
 556 0010 0393     		str	r3, [sp, #12]
 557 0012 0493     		str	r3, [sp, #16]
 558 0014 0593     		str	r3, [sp, #20]
 559 0016 0693     		str	r3, [sp, #24]
 560 0018 0793     		str	r3, [sp, #28]
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 561              		.loc 1 132 3 is_stmt 1 view .LVU171
 562              	.LBB12:
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 563              		.loc 1 132 3 view .LVU172
 564 001a 0193     		str	r3, [sp, #4]
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 565              		.loc 1 132 3 view .LVU173
 566 001c 204A     		ldr	r2, .L31
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 21


 567 001e 116C     		ldr	r1, [r2, #64]
 568 0020 41F08051 		orr	r1, r1, #268435456
 569 0024 1164     		str	r1, [r2, #64]
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 570              		.loc 1 132 3 view .LVU174
 571 0026 126C     		ldr	r2, [r2, #64]
 572 0028 02F08052 		and	r2, r2, #268435456
 573 002c 0192     		str	r2, [sp, #4]
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 574              		.loc 1 132 3 view .LVU175
 575 002e 019A     		ldr	r2, [sp, #4]
 576              	.LBE12:
 132:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 577              		.loc 1 132 3 view .LVU176
 133:Core/Src/main.c **** 
 578              		.loc 1 133 3 view .LVU177
 579              	.LBB13:
 133:Core/Src/main.c **** 
 580              		.loc 1 133 3 view .LVU178
 581 0030 0293     		str	r3, [sp, #8]
 133:Core/Src/main.c **** 
 582              		.loc 1 133 3 view .LVU179
 583 0032 1C4B     		ldr	r3, .L31+4
 584 0034 1A68     		ldr	r2, [r3]
 585 0036 42F44042 		orr	r2, r2, #49152
 586 003a 1A60     		str	r2, [r3]
 133:Core/Src/main.c **** 
 587              		.loc 1 133 3 view .LVU180
 588 003c 1B68     		ldr	r3, [r3]
 589 003e 03F44043 		and	r3, r3, #49152
 590 0042 0293     		str	r3, [sp, #8]
 133:Core/Src/main.c **** 
 591              		.loc 1 133 3 view .LVU181
 592 0044 029B     		ldr	r3, [sp, #8]
 593              	.LBE13:
 133:Core/Src/main.c **** 
 594              		.loc 1 133 3 view .LVU182
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 595              		.loc 1 138 3 view .LVU183
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 596              		.loc 1 138 36 is_stmt 0 view .LVU184
 597 0046 0123     		movs	r3, #1
 598 0048 0893     		str	r3, [sp, #32]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 599              		.loc 1 139 3 is_stmt 1 view .LVU185
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 600              		.loc 1 139 30 is_stmt 0 view .LVU186
 601 004a 4FF4A023 		mov	r3, #327680
 602 004e 0993     		str	r3, [sp, #36]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 603              		.loc 1 140 3 is_stmt 1 view .LVU187
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 604              		.loc 1 140 34 is_stmt 0 view .LVU188
 605 0050 0223     		movs	r3, #2
 606 0052 0E93     		str	r3, [sp, #56]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 607              		.loc 1 141 3 is_stmt 1 view .LVU189
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 22


 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 608              		.loc 1 141 35 is_stmt 0 view .LVU190
 609 0054 4FF48002 		mov	r2, #4194304
 610 0058 0F92     		str	r2, [sp, #60]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 611              		.loc 1 142 3 is_stmt 1 view .LVU191
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 612              		.loc 1 142 30 is_stmt 0 view .LVU192
 613 005a 0422     		movs	r2, #4
 614 005c 1092     		str	r2, [sp, #64]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 615              		.loc 1 143 3 is_stmt 1 view .LVU193
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 616              		.loc 1 143 30 is_stmt 0 view .LVU194
 617 005e A822     		movs	r2, #168
 618 0060 1192     		str	r2, [sp, #68]
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 619              		.loc 1 144 3 is_stmt 1 view .LVU195
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 620              		.loc 1 144 30 is_stmt 0 view .LVU196
 621 0062 1293     		str	r3, [sp, #72]
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 622              		.loc 1 145 3 is_stmt 1 view .LVU197
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 623              		.loc 1 145 30 is_stmt 0 view .LVU198
 624 0064 0723     		movs	r3, #7
 625 0066 1393     		str	r3, [sp, #76]
 146:Core/Src/main.c ****   {
 626              		.loc 1 146 3 is_stmt 1 view .LVU199
 146:Core/Src/main.c ****   {
 627              		.loc 1 146 7 is_stmt 0 view .LVU200
 628 0068 08A8     		add	r0, sp, #32
 629 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 630              	.LVL14:
 146:Core/Src/main.c ****   {
 631              		.loc 1 146 6 view .LVU201
 632 006e 98B9     		cbnz	r0, .L29
 153:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 633              		.loc 1 153 3 is_stmt 1 view .LVU202
 153:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 634              		.loc 1 153 31 is_stmt 0 view .LVU203
 635 0070 0F23     		movs	r3, #15
 636 0072 0393     		str	r3, [sp, #12]
 155:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 637              		.loc 1 155 3 is_stmt 1 view .LVU204
 155:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 638              		.loc 1 155 34 is_stmt 0 view .LVU205
 639 0074 0223     		movs	r3, #2
 640 0076 0493     		str	r3, [sp, #16]
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 641              		.loc 1 156 3 is_stmt 1 view .LVU206
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 642              		.loc 1 156 35 is_stmt 0 view .LVU207
 643 0078 0023     		movs	r3, #0
 644 007a 0593     		str	r3, [sp, #20]
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 645              		.loc 1 157 3 is_stmt 1 view .LVU208
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 23


 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 646              		.loc 1 157 36 is_stmt 0 view .LVU209
 647 007c 4FF4A053 		mov	r3, #5120
 648 0080 0693     		str	r3, [sp, #24]
 158:Core/Src/main.c **** 
 649              		.loc 1 158 3 is_stmt 1 view .LVU210
 158:Core/Src/main.c **** 
 650              		.loc 1 158 36 is_stmt 0 view .LVU211
 651 0082 4FF48053 		mov	r3, #4096
 652 0086 0793     		str	r3, [sp, #28]
 160:Core/Src/main.c ****   {
 653              		.loc 1 160 3 is_stmt 1 view .LVU212
 160:Core/Src/main.c ****   {
 654              		.loc 1 160 7 is_stmt 0 view .LVU213
 655 0088 0521     		movs	r1, #5
 656 008a 03A8     		add	r0, sp, #12
 657 008c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 658              	.LVL15:
 160:Core/Src/main.c ****   {
 659              		.loc 1 160 6 view .LVU214
 660 0090 20B9     		cbnz	r0, .L30
 164:Core/Src/main.c **** 
 661              		.loc 1 164 1 view .LVU215
 662 0092 15B0     		add	sp, sp, #84
 663              	.LCFI8:
 664              		.cfi_remember_state
 665              		.cfi_def_cfa_offset 4
 666              		@ sp needed
 667 0094 5DF804FB 		ldr	pc, [sp], #4
 668              	.L29:
 669              	.LCFI9:
 670              		.cfi_restore_state
 148:Core/Src/main.c ****   }
 671              		.loc 1 148 5 is_stmt 1 view .LVU216
 672 0098 FFF7FEFF 		bl	Error_Handler
 673              	.LVL16:
 674              	.L30:
 162:Core/Src/main.c ****   }
 675              		.loc 1 162 5 view .LVU217
 676 009c FFF7FEFF 		bl	Error_Handler
 677              	.LVL17:
 678              	.L32:
 679              		.align	2
 680              	.L31:
 681 00a0 00380240 		.word	1073887232
 682 00a4 00700040 		.word	1073770496
 683              		.cfi_endproc
 684              	.LFE131:
 686              		.section	.text.main,"ax",%progbits
 687              		.align	1
 688              		.global	main
 689              		.syntax unified
 690              		.thumb
 691              		.thumb_func
 693              	main:
 694              	.LFB130:
  78:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 24


 695              		.loc 1 78 1 view -0
 696              		.cfi_startproc
 697              		@ Volatile: function does not return.
 698              		@ args = 0, pretend = 0, frame = 0
 699              		@ frame_needed = 0, uses_anonymous_args = 0
 700 0000 08B5     		push	{r3, lr}
 701              	.LCFI10:
 702              		.cfi_def_cfa_offset 8
 703              		.cfi_offset 3, -8
 704              		.cfi_offset 14, -4
  86:Core/Src/main.c **** 
 705              		.loc 1 86 3 view .LVU219
 706 0002 FFF7FEFF 		bl	HAL_Init
 707              	.LVL18:
  93:Core/Src/main.c **** 
 708              		.loc 1 93 3 view .LVU220
 709 0006 FFF7FEFF 		bl	SystemClock_Config
 710              	.LVL19:
 100:Core/Src/main.c ****   MX_ETH_Init();
 711              		.loc 1 100 3 view .LVU221
 712 000a FFF7FEFF 		bl	MX_GPIO_Init
 713              	.LVL20:
 101:Core/Src/main.c ****   MX_USART3_UART_Init();
 714              		.loc 1 101 3 view .LVU222
 715 000e FFF7FEFF 		bl	MX_ETH_Init
 716              	.LVL21:
 102:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 717              		.loc 1 102 3 view .LVU223
 718 0012 FFF7FEFF 		bl	MX_USART3_UART_Init
 719              	.LVL22:
 103:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 720              		.loc 1 103 3 view .LVU224
 721 0016 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 722              	.LVL23:
 723              	.L34:
 110:Core/Src/main.c ****   {
 724              		.loc 1 110 3 discriminator 1 view .LVU225
 115:Core/Src/main.c ****     HAL_Delay(500);
 725              		.loc 1 115 5 discriminator 1 view .LVU226
 726 001a 4FF48041 		mov	r1, #16384
 727 001e 0448     		ldr	r0, .L36
 728 0020 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 729              	.LVL24:
 116:Core/Src/main.c ****   }
 730              		.loc 1 116 5 discriminator 1 view .LVU227
 731 0024 4FF4FA70 		mov	r0, #500
 732 0028 FFF7FEFF 		bl	HAL_Delay
 733              	.LVL25:
 110:Core/Src/main.c ****   {
 734              		.loc 1 110 9 discriminator 1 view .LVU228
 735 002c F5E7     		b	.L34
 736              	.L37:
 737 002e 00BF     		.align	2
 738              	.L36:
 739 0030 00040240 		.word	1073873920
 740              		.cfi_endproc
 741              	.LFE130:
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 25


 743              		.global	hpcd_USB_OTG_FS
 744              		.global	huart3
 745              		.global	heth
 746              		.global	DMATxDscrTab
 747              		.global	DMARxDscrTab
 748              		.global	TxConfig
 749              		.section	.bss.DMARxDscrTab,"aw",%nobits
 750              		.align	2
 751              		.set	.LANCHOR3,. + 0
 754              	DMARxDscrTab:
 755 0000 00000000 		.space	160
 755      00000000 
 755      00000000 
 755      00000000 
 755      00000000 
 756              		.section	.bss.DMATxDscrTab,"aw",%nobits
 757              		.align	2
 758              		.set	.LANCHOR2,. + 0
 761              	DMATxDscrTab:
 762 0000 00000000 		.space	160
 762      00000000 
 762      00000000 
 762      00000000 
 762      00000000 
 763              		.section	.bss.MACAddr.0,"aw",%nobits
 764              		.align	2
 765              		.set	.LANCHOR1,. + 0
 768              	MACAddr.0:
 769 0000 00000000 		.space	6
 769      0000
 770              		.section	.bss.TxConfig,"aw",%nobits
 771              		.align	2
 772              		.set	.LANCHOR4,. + 0
 775              	TxConfig:
 776 0000 00000000 		.space	56
 776      00000000 
 776      00000000 
 776      00000000 
 776      00000000 
 777              		.section	.bss.heth,"aw",%nobits
 778              		.align	2
 779              		.set	.LANCHOR0,. + 0
 782              	heth:
 783 0000 00000000 		.space	176
 783      00000000 
 783      00000000 
 783      00000000 
 783      00000000 
 784              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 785              		.align	2
 786              		.set	.LANCHOR6,. + 0
 789              	hpcd_USB_OTG_FS:
 790 0000 00000000 		.space	1292
 790      00000000 
 790      00000000 
 790      00000000 
 790      00000000 
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 26


 791              		.section	.bss.huart3,"aw",%nobits
 792              		.align	2
 793              		.set	.LANCHOR5,. + 0
 796              	huart3:
 797 0000 00000000 		.space	68
 797      00000000 
 797      00000000 
 797      00000000 
 797      00000000 
 798              		.text
 799              	.Letext0:
 800              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 801              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 802              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 803              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 804              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 805              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 806              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 807              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 808              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 809              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_eth.h"
 810              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 811              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 812              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 813              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 814              		.file 17 "<built-in>"
ARM GAS  C:\Users\jypar\AppData\Local\Temp\cccjBXib.s 			page 27


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:20     .text.MX_GPIO_Init:00000000 $t
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:239    .text.MX_GPIO_Init:000000f8 $d
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:247    .text.Error_Handler:00000000 $t
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:253    .text.Error_Handler:00000000 Error_Handler
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:285    .text.MX_ETH_Init:00000000 $t
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:290    .text.MX_ETH_Init:00000000 MX_ETH_Init
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:379    .text.MX_ETH_Init:00000054 $d
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:389    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:394    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:449    .text.MX_USART3_UART_Init:0000002c $d
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:455    .text.MX_USB_OTG_FS_PCD_Init:00000000 $t
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:460    .text.MX_USB_OTG_FS_PCD_Init:00000000 MX_USB_OTG_FS_PCD_Init
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:522    .text.MX_USB_OTG_FS_PCD_Init:00000030 $d
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:527    .text.SystemClock_Config:00000000 $t
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:533    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:681    .text.SystemClock_Config:000000a0 $d
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:687    .text.main:00000000 $t
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:693    .text.main:00000000 main
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:739    .text.main:00000030 $d
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:789    .bss.hpcd_USB_OTG_FS:00000000 hpcd_USB_OTG_FS
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:796    .bss.huart3:00000000 huart3
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:782    .bss.heth:00000000 heth
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:761    .bss.DMATxDscrTab:00000000 DMATxDscrTab
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:754    .bss.DMARxDscrTab:00000000 DMARxDscrTab
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:775    .bss.TxConfig:00000000 TxConfig
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:750    .bss.DMARxDscrTab:00000000 $d
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:757    .bss.DMATxDscrTab:00000000 $d
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:764    .bss.MACAddr.0:00000000 $d
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:768    .bss.MACAddr.0:00000000 MACAddr.0
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:771    .bss.TxConfig:00000000 $d
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:778    .bss.heth:00000000 $d
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:785    .bss.hpcd_USB_OTG_FS:00000000 $d
C:\Users\jypar\AppData\Local\Temp\cccjBXib.s:792    .bss.huart3:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_ETH_Init
memset
HAL_UART_Init
HAL_PCD_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
