// Seed: 1276070901
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output logic id_4
);
  always @(posedge 1) begin
    if (id_1 - 1 && id_2) begin
      #1;
    end
  end
  logic id_5;
  logic id_6 (
      1,
      1'b0,
      id_1
  );
  logic id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
endmodule
