<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- saved from url=(0014)about:internet -->
<html xmlns:MSHelp="http://www.microsoft.com/MSHelp/" lang="en-us" xml:lang="en-us"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="DC.Type" content="topic">
<meta name="DC.Title" content="Intrinsics for Miscellaneous Operations">
<meta name="DC.subject" content="intrinsics, Intel&reg; AVX, miscellaneous operations, Advanced Vector Extensions, AVX">
<meta name="keywords" content="intrinsics, Intel&reg; AVX, miscellaneous operations, Advanced Vector Extensions, AVX">
<meta name="DC.Relation" scheme="URI" content="GUID-64E5BFBB-FE9E-47CB-82A7-76C2AD57ED9C.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-40D0ACEF-E69A-49D5-B3FD-B907F70FAAD6.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-5E28E932-5482-42AB-B4F5-C6ED21706422.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-75234DCD-3D6B-468B-B712-E62028158ED5.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-D9766077-D33E-46F2-90ED-2D3BE8464E90.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-E81B356D-986D-41DC-87D2-CBC12E35C048.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-288A2147-D7D1-41EC-A816-EF55C3A2C214.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-35749DC3-6DF4-4179-B31B-FF76E4C39DB2.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-3A0BC5C9-0737-4D6B-AE4A-DA14F76075C1.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-325CB54A-EE3E-4957-9D9A-00942F870FB5.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-122D0337-7516-490B-8412-79B2ACC8C268.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-23F7BAA1-C89F-4652-B83D-7955A3E7FA61.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-133291D8-7D72-4340-B003-0DABCF415B3E.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-25704EBC-B714-40C0-BFE8-53FD8ABE0013.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-03A82BD0-4F2F-4D24-976F-36D158924DE9.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-2100A734-F038-4AAC-A7F5-7AD24B21928D.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-F8C620A0-97B8-4F84-8507-2DA51CD7FC74.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-5978F028-178E-44AB-B00E-452881C5B9E4.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-8E1B4D5D-432B-4FB4-B69B-9AA6657AB3A9.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-F156A96C-C85E-463E-AFE4-798251902352.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-885171AD-E7D1-4916-8605-9B5AAB5EDEC8.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-AE72E5BF-D23C-4BC0-A4E1-331CFF51D4E6.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-0477DA5E-69E6-4A45-B4B7-56D7D3C9444E.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-B4DFA2E9-31D5-4DCD-9E1E-8232ADB354A8.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-E09B6D12-01C9-48FD-8A1A-796C14ED008C.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-124D3EDE-4344-406E-8CE8-DC9B96B627FE.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-FCE074BF-B31B-493C-A2A4-62EB8A33D4B2.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-404A0036-478A-4E1A-834D-389478C5D8CD.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-663D3DBD-D33F-46C5-B833-868AD9CE8E2A.htm">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="GUID-290F279F-1BC4-4A46-858A-10D41F58B81F">
<meta name="DC.Language" content="en-US">
<link rel="stylesheet" type="text/css" href="intel_css_styles.css">
<title>Intrinsics for Miscellaneous Operations</title>
<xml>
<MSHelp:Attr Name="DocSet" Value="Intel"></MSHelp:Attr>
<MSHelp:Attr Name="Locale" Value="kbEnglish"></MSHelp:Attr>
<MSHelp:Keyword Index="F" Term="intel.cpp.intref_bk_misc_ops"></MSHelp:Keyword>
<MSHelp:Attr Name="TopicType" Value="kbReference"></MSHelp:Attr>
</xml>
</head>
<body id="GUID-290F279F-1BC4-4A46-858A-10D41F58B81F">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; C++ Compiler XE 13.1 User and Reference Guides</em></p>


 
  <h1 class="topictitle1">Intrinsics for Miscellaneous Operations</h1>
 
   
  <div> 
    <p></p>
 
  </div>
 

<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong>&nbsp;<a href="GUID-64E5BFBB-FE9E-47CB-82A7-76C2AD57ED9C.htm">Intrinsics for Intel&reg; Advanced Vector Extensions</a></div>
</div>
<div>
<ul class="ullinks">
<li class="ulchildlink"><a href="GUID-40D0ACEF-E69A-49D5-B3FD-B907F70FAAD6.htm">_mm256_extractf128_pd</a><br>
Extracts 128-bit packed float64 values. The corresponding Intel&reg; AVX instruction is <span class="keyword">VEXTRACTF128</span>.</li>
<li class="ulchildlink"><a href="GUID-5E28E932-5482-42AB-B4F5-C6ED21706422.htm">_mm256_extractf128_ps</a><br>
Extracts  128-bit float32 values. The corresponding Intel&reg; AVX instruction is <span class="keyword">VEXTRACTF128</span>.</li>
<li class="ulchildlink"><a href="GUID-75234DCD-3D6B-468B-B712-E62028158ED5.htm">_mm256_extractf128_si256</a><br>
Extracts 128-bit scalar integer values. The corresponding Intel&reg; AVX instruction is <span class="keyword">VEXTRACTF128</span>.</li>
<li class="ulchildlink"><a href="GUID-D9766077-D33E-46F2-90ED-2D3BE8464E90.htm">_mm256_insertf128_pd</a><br>
Inserts 128 bits of packed float64 values. The corresponding Intel&reg; AVX instruction is <span class="keyword">VINSERTF128</span>.</li>
<li class="ulchildlink"><a href="GUID-E81B356D-986D-41DC-87D2-CBC12E35C048.htm">_mm256_insertf128_ps</a><br>
Inserts 128 bits of packed float32 values. The corresponding Intel&reg; AVX instruction is <span class="keyword">VINSERTF128</span>.</li>
<li class="ulchildlink"><a href="GUID-288A2147-D7D1-41EC-A816-EF55C3A2C214.htm">_mm256_insertf128_si256</a><br>
Inserts 128 bits of packed scalar integer values . The corresponding Intel&reg; AVX instruction is <span class="keyword">VINSERTF128</span>.</li>
<li class="ulchildlink"><a href="GUID-35749DC3-6DF4-4179-B31B-FF76E4C39DB2.htm">_mm256_lddqu_si256</a><br>
Moves unaligned integer from memory. The corresponding Intel&reg; AVX instruction is <span class="keyword">VLDDQU</span>.</li>
<li class="ulchildlink"><a href="GUID-3A0BC5C9-0737-4D6B-AE4A-DA14F76075C1.htm">_mm256_movedup_pd</a><br>
Duplicates  even-indexed double-precision floating point values. The corresponding Intel&reg; AVX instruction is <span class="keyword">VMOVDDUP</span>.  </li>
<li class="ulchildlink"><a href="GUID-325CB54A-EE3E-4957-9D9A-00942F870FB5.htm">_mm256_movehdup_ps</a><br>
Duplicates odd-indexed single-precision floating point values. The corresponding Intel&reg; AVX instruction is <span class="keyword">VMOVSHDUP</span>.</li>
<li class="ulchildlink"><a href="GUID-122D0337-7516-490B-8412-79B2ACC8C268.htm">_mm256_moveldup_ps</a><br>
Duplicates even-indexed single-precision floating point values. The corresponding Intel&reg; AVX instruction is <span class="keyword">VMOVSLDUP</span>. </li>
<li class="ulchildlink"><a href="GUID-23F7BAA1-C89F-4652-B83D-7955A3E7FA61.htm">_mm256_movemask_pd</a><br>
Extracts float64 sign mask. The corresponding Intel&reg; AVX instruction is <span class="keyword">VMOVMSKPD</span>.</li>
<li class="ulchildlink"><a href="GUID-133291D8-7D72-4340-B003-0DABCF415B3E.htm">_mm256_movemask_ps</a><br>
Extracts float32 sign mask. The corresponding Intel&reg; AVX instruction is <span class="keyword">VMOVMSKPS</span>. </li>
<li class="ulchildlink"><a href="GUID-25704EBC-B714-40C0-BFE8-53FD8ABE0013.htm">_mm256_round_pd</a><br>
Rounds off double-precision floating point values to nearest upper/lower integer depending on rounding mode. The corresponding Intel&reg; AVX instruction is<span class="keyword">VROUNDPD</span>.</li>
<li class="ulchildlink"><a href="GUID-03A82BD0-4F2F-4D24-976F-36D158924DE9.htm">_mm256_round_ps</a><br>
Rounds off single-precision floating point values to nearest upper/lower integer depending on rounding mode. The corresponding Intel&reg; AVX instruction is<span class="keyword">VROUNDPS</span>.</li>
<li class="ulchildlink"><a href="GUID-2100A734-F038-4AAC-A7F5-7AD24B21928D.htm">_mm256_set_pd</a><br>
Initializes 256-bit vector with float64 values. No corresponding Intel&reg; AVX instruction.</li>
<li class="ulchildlink"><a href="GUID-F8C620A0-97B8-4F84-8507-2DA51CD7FC74.htm">_mm256_set_ps</a><br>
Initializes 256-bit vector with float32 values. No corresponding Intel&reg; AVX instruction. </li>
<li class="ulchildlink"><a href="GUID-5978F028-178E-44AB-B00E-452881C5B9E4.htm">_mm256_set_epi32</a><br>
Initializes 256-bit vector with integer values. No corresponding Intel&reg; AVX instruction.</li>
<li class="ulchildlink"><a href="GUID-8E1B4D5D-432B-4FB4-B69B-9AA6657AB3A9.htm">_mm256_setr_pd</a><br>
Initializes 256-bit vector with float64 values in reverse of specified order. No corresponding Intel&reg; AVX instruction.</li>
<li class="ulchildlink"><a href="GUID-F156A96C-C85E-463E-AFE4-798251902352.htm">_mm256_setr_ps</a><br>
Initializes 256-bit vector with float32 values in reverse of specified order. No corresponding Intel&reg; AVX instruction. </li>
<li class="ulchildlink"><a href="GUID-885171AD-E7D1-4916-8605-9B5AAB5EDEC8.htm">_mm256_setr_epi32</a><br>
Initializes 256-bit vector with integer values in reverse of specified order. No corresponding Intel&reg; AVX instruction.</li>
<li class="ulchildlink"><a href="GUID-AE72E5BF-D23C-4BC0-A4E1-331CFF51D4E6.htm">_mm256_set1_pd</a><br>
Initializes 256-bit vector with scalar double-precision floating point values. No corresponding Intel&reg; AVX instruction.</li>
<li class="ulchildlink"><a href="GUID-0477DA5E-69E6-4A45-B4B7-56D7D3C9444E.htm">_mm256_set1_ps</a><br>
Initializes 256-bit vector with scalar single-precision floating point values. No corresponding Intel&reg; AVX instruction. </li>
<li class="ulchildlink"><a href="GUID-B4DFA2E9-31D5-4DCD-9E1E-8232ADB354A8.htm">_mm256_set1_epi32</a><br>
Initializes 256-bit vector with scalar integer values. No corresponding Intel&reg; AVX instruction.</li>
<li class="ulchildlink"><a href="GUID-E09B6D12-01C9-48FD-8A1A-796C14ED008C.htm">_mm256_setzero_pd</a><br>
Sets float64 YMM registers to zero. No corresponding Intel&reg; AVX instruction.</li>
<li class="ulchildlink"><a href="GUID-124D3EDE-4344-406E-8CE8-DC9B96B627FE.htm">_mm256_setzero_ps</a><br>
Sets float32 YMM registers to zero. No corresponding Intel&reg; AVX instruction.</li>
<li class="ulchildlink"><a href="GUID-FCE074BF-B31B-493C-A2A4-62EB8A33D4B2.htm">_mm256_setzero_si256</a><br>
Sets integer YMM registers to zero. No corresponding Intel&reg; AVX instruction.</li>
<li class="ulchildlink"><a href="GUID-404A0036-478A-4E1A-834D-389478C5D8CD.htm">_mm256_zeroall</a><br>
Zeroes all YMM registers. The corresponding Intel&reg; AVX instruction is <span class="keyword">VZEROALL</span>.</li>
<li class="ulchildlink"><a href="GUID-663D3DBD-D33F-46C5-B833-868AD9CE8E2A.htm">_mm256_zeroupper</a><br>
Zeroes the upper bits of the YMM registers. The corresponding Intel&reg; AVX instruction is <span class="keyword">VZEROUPPER</span>.</li>
</ul>
</div>

</body>
</html>
