```
module top_module (
    input [7:0] a, b, c, d,
    output [7:0] min
);

    wire [7:0] min_ab;
    wire [7:0] min_cd;
    wire [7:0] min_final;

    // Compare a and b
    assign min_ab = (a < b) ? a : b;
    // Compare c and d
    assign min_cd = (c < d) ? c : d;
    // Compare the results of the first two comparisons
    assign min = (min_ab < min_cd) ? min_ab : min_cd;

endmodule
```