
*** Running vivado
    with args -log system_fir_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_fir_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_fir_0_1.tcl -notrace
Command: synth_design -top system_fir_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 458.000 ; gain = 98.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_fir_0_1' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_1/synth/system_fir_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'fir' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir.v:12]
	Parameter ap_ST_fsm_state1 bound to: 22'b0000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 22'b0000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 22'b0000000000000000000100 
	Parameter ap_ST_fsm_state5 bound to: 22'b0000000000000000001000 
	Parameter ap_ST_fsm_state6 bound to: 22'b0000000000000000010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 22'b0000000000000000100000 
	Parameter ap_ST_fsm_state9 bound to: 22'b0000000000000001000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 22'b0000000000000010000000 
	Parameter ap_ST_fsm_state12 bound to: 22'b0000000000000100000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 22'b0000000000001000000000 
	Parameter ap_ST_fsm_state15 bound to: 22'b0000000000010000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 22'b0000000000100000000000 
	Parameter ap_ST_fsm_state18 bound to: 22'b0000000001000000000000 
	Parameter ap_ST_fsm_state19 bound to: 22'b0000000010000000000000 
	Parameter ap_ST_fsm_state20 bound to: 22'b0000000100000000000000 
	Parameter ap_ST_fsm_state21 bound to: 22'b0000001000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 22'b0000010000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 22'b0000100000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 22'b0001000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 22'b0010000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 22'b0100000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 22'b1000000000000000000000 
	Parameter C_S_AXI_FIR_IO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_FIR_IO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_FIR_IO_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir.v:107]
INFO: [Synth 8-6157] synthesizing module 'fir_c_L' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_L.v:43]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 501 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_c_L_rom' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_L.v:9]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 501 - type: integer 
INFO: [Synth 8-3876] $readmem data file './fir_c_L_rom.dat' is read successfully [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_L.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fir_c_L_rom' (1#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_L.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_c_L' (2#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_L.v:43]
INFO: [Synth 8-6157] synthesizing module 'fir_c' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c.v:49]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 501 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_c_ram' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 501 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c.v:22]
INFO: [Synth 8-3876] $readmem data file './fir_c_ram.dat' is read successfully [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c.v:25]
INFO: [Synth 8-6155] done synthesizing module 'fir_c_ram' (3#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_c' (4#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c.v:49]
INFO: [Synth 8-6157] synthesizing module 'fir_c_H' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_H.v:43]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 501 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_c_H_rom' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_H.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 501 - type: integer 
INFO: [Synth 8-3876] $readmem data file './fir_c_H_rom.dat' is read successfully [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_H.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fir_c_H_rom' (5#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_H.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_c_H' (6#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_H.v:43]
INFO: [Synth 8-6157] synthesizing module 'fir_c_H_A_L' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_H_A_L.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 501 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_c_H_A_L_rom' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_H_A_L.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 501 - type: integer 
INFO: [Synth 8-3876] $readmem data file './fir_c_H_A_L_rom.dat' is read successfully [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_H_A_L.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fir_c_H_A_L_rom' (7#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_H_A_L.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_c_H_A_L' (8#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_H_A_L.v:43]
INFO: [Synth 8-6157] synthesizing module 'fir_c_M' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_M.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 501 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_c_M_rom' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_M.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 501 - type: integer 
INFO: [Synth 8-3876] $readmem data file './fir_c_M_rom.dat' is read successfully [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_M.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fir_c_M_rom' (9#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_M.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_c_M' (10#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_M.v:43]
INFO: [Synth 8-6157] synthesizing module 'fir_c_D_M' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_D_M.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 501 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_c_D_M_rom' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_D_M.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 501 - type: integer 
INFO: [Synth 8-3876] $readmem data file './fir_c_D_M_rom.dat' is read successfully [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_D_M.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fir_c_D_M_rom' (11#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_D_M.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_c_D_M' (12#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_D_M.v:43]
INFO: [Synth 8-6157] synthesizing module 'fir_shift_reg' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_shift_reg.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 500 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_shift_reg_ram' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_shift_reg.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 500 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_shift_reg.v:24]
INFO: [Synth 8-3876] $readmem data file './fir_shift_reg_ram.dat' is read successfully [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_shift_reg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'fir_shift_reg_ram' (13#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_shift_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_shift_reg' (14#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_shift_reg.v:57]
INFO: [Synth 8-6157] synthesizing module 'fir_fir_io_s_axi' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_fir_io_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_Y_DATA_0 bound to: 5'b10000 
	Parameter ADDR_Y_CTRL bound to: 5'b10100 
	Parameter ADDR_X_DATA_0 bound to: 5'b11000 
	Parameter ADDR_X_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_fir_io_s_axi.v:209]
INFO: [Synth 8-6155] done synthesizing module 'fir_fir_io_s_axi' (15#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_fir_io_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_mul_mul_16s_1bkb' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_mul_mul_16s_1bkb.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_mul_mul_16s_1bkb_DSP48_0' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_mul_mul_16s_1bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_mul_16s_1bkb_DSP48_0' (16#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_mul_mul_16s_1bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_mul_16s_1bkb' (17#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_mul_mul_16s_1bkb.v:14]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_16cud' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_mac_muladd_16cud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 38 - type: integer 
	Parameter dout_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_16cud_DSP48_1' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_mac_muladd_16cud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_16cud_DSP48_1' (18#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_mac_muladd_16cud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_16cud' (19#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_mac_muladd_16cud.v:34]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_16dEe' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_mac_muladd_16dEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_16dEe_DSP48_2' [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_mac_muladd_16dEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_16dEe_DSP48_2' (20#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_mac_muladd_16dEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_16dEe' (21#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_mac_muladd_16dEe.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir.v:1718]
INFO: [Synth 8-6155] done synthesizing module 'fir' (22#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_fir_0_1' (23#1) [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_1/synth/system_fir_0_1.v:58]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design fir_shift_reg has unconnected port reset
WARNING: [Synth 8-3331] design fir_c_D_M has unconnected port reset
WARNING: [Synth 8-3331] design fir_c_M has unconnected port reset
WARNING: [Synth 8-3331] design fir_c_H_A_L has unconnected port reset
WARNING: [Synth 8-3331] design fir_c_H has unconnected port reset
WARNING: [Synth 8-3331] design fir_c has unconnected port reset
WARNING: [Synth 8-3331] design fir_c_L has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 512.750 ; gain = 153.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 512.750 ; gain = 153.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 512.750 ; gain = 153.262
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_1/constraints/fir_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_1/constraints/fir_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.runs/system_fir_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.runs/system_fir_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 885.762 ; gain = 1.348
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 885.762 ; gain = 526.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 885.762 ; gain = 526.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.runs/system_fir_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 885.762 ; gain = 526.273
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_L.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_H.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_H_A_L.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_M.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir_c_D_M.v:33]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_fir_io_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_fir_io_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_498_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_531_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_457_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_543_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_565_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_604_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_637_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_498_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_531_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_457_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_543_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_565_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_604_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_637_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_fir_io_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_fir_io_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 885.762 ; gain = 526.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               38 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 14    
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 13    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 41    
+---RAMs : 
	               8K Bit         RAMs := 1     
	               7K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 5     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	  23 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input     14 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir_c_L_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module fir_c_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fir_c_H_rom 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module fir_c_H_A_L_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module fir_c_M_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module fir_c_D_M_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module fir_shift_reg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module fir_fir_io_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fir 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               38 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                9 Bit    Registers := 13    
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	  23 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_498_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_531_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_457_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_543_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_565_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_604_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_637_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_4_reg_336_reg_rep was removed.  [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir.v:772]
WARNING: [Synth 8-6014] Unused sequential element i_3_reg_383_reg_rep was removed.  [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir.v:764]
WARNING: [Synth 8-6014] Unused sequential element i_2_reg_394_reg_rep was removed.  [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir.v:756]
WARNING: [Synth 8-6014] Unused sequential element i_1_reg_405_reg_rep was removed.  [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir.v:748]
WARNING: [Synth 8-6014] Unused sequential element i_reg_416_reg_rep was removed.  [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir.v:788]
WARNING: [Synth 8-6014] Unused sequential element reg_468_reg was removed.  [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir.v:480]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_889_reg was removed.  [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir.v:508]
WARNING: [Synth 8-6014] Unused sequential element reg_464_reg was removed.  [c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ipshared/bc56/hdl/verilog/fir.v:479]
DSP Report: Generating DSP acc_reg_850_reg, operation Mode is: (A2*B2)'.
DSP Report: register reg_464_reg is absorbed into DSP acc_reg_850_reg.
DSP Report: register reg_468_reg is absorbed into DSP acc_reg_850_reg.
DSP Report: register acc_reg_850_reg is absorbed into DSP acc_reg_850_reg.
DSP Report: operator fir_mul_mul_16s_1bkb_U1/fir_mul_mul_16s_1bkb_DSP48_0_U/p is absorbed into DSP acc_reg_850_reg.
DSP Report: Generating DSP fir_mac_muladd_16cud_U2/fir_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: (P or C)+(A2*B2 or 0).
DSP Report: register reg_464_reg is absorbed into DSP fir_mac_muladd_16cud_U2/fir_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: register reg_468_reg is absorbed into DSP fir_mac_muladd_16cud_U2/fir_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: register acc1_reg_438_reg is absorbed into DSP fir_mac_muladd_16cud_U2/fir_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator fir_mac_muladd_16cud_U2/fir_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP fir_mac_muladd_16cud_U2/fir_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator fir_mul_mul_16s_1bkb_U1/fir_mul_mul_16s_1bkb_DSP48_0_U/p is absorbed into DSP fir_mac_muladd_16cud_U2/fir_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP fir_mac_muladd_16dEe_U3/fir_mac_muladd_16dEe_DSP48_2_U/p, operation Mode is: C'+A2*B2.
DSP Report: register x_read_reg_723_reg is absorbed into DSP fir_mac_muladd_16dEe_U3/fir_mac_muladd_16dEe_DSP48_2_U/p.
DSP Report: register reg_468_reg is absorbed into DSP fir_mac_muladd_16dEe_U3/fir_mac_muladd_16dEe_DSP48_2_U/p.
DSP Report: register tmp_21_reg_889_reg is absorbed into DSP fir_mac_muladd_16dEe_U3/fir_mac_muladd_16dEe_DSP48_2_U/p.
DSP Report: operator fir_mac_muladd_16dEe_U3/fir_mac_muladd_16dEe_DSP48_2_U/p is absorbed into DSP fir_mac_muladd_16dEe_U3/fir_mac_muladd_16dEe_DSP48_2_U/p.
DSP Report: operator fir_mac_muladd_16dEe_U3/fir_mac_muladd_16dEe_DSP48_2_U/m is absorbed into DSP fir_mac_muladd_16dEe_U3/fir_mac_muladd_16dEe_DSP48_2_U/p.
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[31]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[30]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[29]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[28]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[27]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[26]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[25]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[24]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[23]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[22]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[21]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[20]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[19]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[18]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[17]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[16]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WSTRB[3]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WSTRB[2]
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[16]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[17]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[18]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[19]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[20]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[21]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[22]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[23]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[24]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[25]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[26]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[27]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[28]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[29]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[30]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_fir_io_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (fir_fir_io_s_axi_U/rdata_reg[31]) is unused and will be removed from module fir.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 885.762 ; gain = 526.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+---------------------+---------------+----------------+
|Module Name     | RTL Object          | Depth x Width | Implemented As | 
+----------------+---------------------+---------------+----------------+
|fir_c_L_rom     | q0_reg              | 512x14        | Block RAM      | 
|fir_c_H_rom     | q0_reg              | 512x18        | Block RAM      | 
|fir_c_H_A_L_rom | q0_reg              | 512x16        | Block RAM      | 
|fir_c_M_rom     | q0_reg              | 512x16        | Block RAM      | 
|fir_c_D_M_rom   | q0_reg              | 512x16        | Block RAM      | 
|fir             | i_reg_416_reg_rep   | 512x14        | Block RAM      | 
|fir             | i_1_reg_405_reg_rep | 512x18        | Block RAM      | 
|fir             | i_2_reg_394_reg_rep | 512x16        | Block RAM      | 
|fir             | i_3_reg_383_reg_rep | 512x16        | Block RAM      | 
|fir             | i_4_reg_336_reg_rep | 512x16        | Block RAM      | 
+----------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fir_c_ram:         | ram_reg    | 512 x 18(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|fir_shift_reg_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | (A2*B2)'              | 18     | 16     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fir         | (P or C)+(A2*B2 or 0) | 18     | 16     | 38     | -      | 38     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|fir         | C'+A2*B2              | 18     | 16     | 31     | -      | 31     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_12_0/c_U/fir_c_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_12_1/shift_reg_U/fir_shift_reg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_12_70/i_reg_416_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_12_72/i_1_reg_405_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_12_74/i_2_reg_394_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_12_76/i_3_reg_383_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_12_78/i_4_reg_336_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 930.090 ; gain = 570.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 991.574 ; gain = 632.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fir_c_ram:         | ram_reg    | 512 x 18(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|fir_shift_reg_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/c_U/fir_c_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/shift_reg_U/fir_shift_reg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 996.930 ; gain = 637.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 996.930 ; gain = 637.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 996.930 ; gain = 637.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 996.930 ; gain = 637.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 996.930 ; gain = 637.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 996.930 ; gain = 637.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 996.930 ; gain = 637.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |     4|
|2     |DSP48E1_1   |     2|
|3     |DSP48E1_2   |     1|
|4     |LUT1        |     7|
|5     |LUT2        |    75|
|6     |LUT3        |   117|
|7     |LUT4        |    74|
|8     |LUT5        |    94|
|9     |LUT6        |   180|
|10    |RAMB18E1    |     1|
|11    |RAMB18E1_1  |     1|
|12    |RAMB18E1_10 |     1|
|13    |RAMB18E1_11 |     1|
|14    |RAMB18E1_7  |     1|
|15    |RAMB18E1_8  |     1|
|16    |RAMB18E1_9  |     1|
|17    |FDRE        |   344|
|18    |FDSE        |    10|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------+------+
|      |Instance                             |Module                       |Cells |
+------+-------------------------------------+-----------------------------+------+
|1     |top                                  |                             |   915|
|2     |  inst                               |fir                          |   915|
|3     |    c_U                              |fir_c                        |    96|
|4     |      fir_c_ram_U                    |fir_c_ram                    |    96|
|5     |    fir_fir_io_s_axi_U               |fir_fir_io_s_axi             |   244|
|6     |    fir_mac_muladd_16cud_U2          |fir_mac_muladd_16cud         |     5|
|7     |      fir_mac_muladd_16cud_DSP48_1_U |fir_mac_muladd_16cud_DSP48_1 |     5|
|8     |    fir_mac_muladd_16dEe_U3          |fir_mac_muladd_16dEe         |    18|
|9     |      fir_mac_muladd_16dEe_DSP48_2_U |fir_mac_muladd_16dEe_DSP48_2 |    18|
|10    |    shift_reg_U                      |fir_shift_reg                |    46|
|11    |      fir_shift_reg_ram_U            |fir_shift_reg_ram            |    46|
+------+-------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 996.930 ; gain = 637.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 996.930 ; gain = 264.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 996.930 ; gain = 637.441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 996.930 ; gain = 648.914
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.runs/system_fir_0_1_synth_1/system_fir_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ZYY/Documents/Vivado/Audio/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_1/system_fir_0_1.xci
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ZYY/Documents/Vivado/Audio/audio/audio.runs/system_fir_0_1_synth_1/system_fir_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_fir_0_1_utilization_synth.rpt -pb system_fir_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 996.930 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 16:30:22 2019...
