// Seed: 238779653
module module_0 ();
  always @(1, 1)
    if (id_1 & id_1 & 1) begin : LABEL_0
      id_1 <= #1 id_1;
    end else id_1 <= id_1;
  assign id_1 = 1;
  wire id_2;
  assign id_2 = 1'b0;
  always
  fork
  join_none : SymbolIdentifier
  initial begin : LABEL_0
    assert (id_2);
  end
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input supply0 id_2,
    output uwire id_3,
    input wire id_4,
    input wor id_5
);
  id_7(
      .id_0(1'b0), .id_1(id_2 & id_0)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
