# Computer-Architecture-Course-Projects (Fall 2020)
MIPS Processor (Single-Cycle, Multi-Cycle, Pipeline) Implementation in Verilog HDL. 
Read the reports of each project for more info. 
