[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Softmax_compute|lut",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Softmax_compute|lut_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Softmax_compute|lut_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Softmax_compute|lut_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Softmax_compute|lut_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Softmax_compute|lut_5",
    "index":-1.0
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]