Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov 19 21:07:45 2022
| Host         : LAPTOP-22H19F6H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tb_clk_div_timing_summary_routed.rpt -pb tb_clk_div_timing_summary_routed.pb -rpx tb_clk_div_timing_summary_routed.rpx -warn_on_violation
| Design       : tb_clk_div
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (50)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk100/clk_100_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk1k/clk_1k_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: meta_harden_btn_i0/signal_dst_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.274        0.000                      0                   73        0.201        0.000                      0                   73        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             6.274        0.000                      0                   73        0.201        0.000                      0                   73        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.828ns (25.582%)  route 2.409ns (74.418%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 15.197 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.888     5.506    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.456     5.962 f  clk1k/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.833     6.795    clk1k/clk_cnt_reg_n_0_[12]
    SLICE_X2Y166         LUT4 (Prop_lut4_I1_O)        0.124     6.919 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.307     7.227    clk1k/clk_cnt[15]_i_5_n_0
    SLICE_X2Y165         LUT5 (Prop_lut5_I4_O)        0.124     7.351 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.445     7.796    clk1k/clk_cnt[15]_i_4_n_0
    SLICE_X2Y163         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          0.823     8.742    clk1k/clk_1k_0
    SLICE_X3Y166         FDRE                                         r  clk1k/clk_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.760    15.197    clk1k/clk_i_BUFG
    SLICE_X3Y166         FDRE                                         r  clk1k/clk_cnt_reg[13]/C
                         clock pessimism              0.284    15.481    
                         clock uncertainty           -0.035    15.445    
    SLICE_X3Y166         FDRE (Setup_fdre_C_R)       -0.429    15.016    clk1k/clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.828ns (25.582%)  route 2.409ns (74.418%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 15.197 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.888     5.506    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.456     5.962 f  clk1k/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.833     6.795    clk1k/clk_cnt_reg_n_0_[12]
    SLICE_X2Y166         LUT4 (Prop_lut4_I1_O)        0.124     6.919 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.307     7.227    clk1k/clk_cnt[15]_i_5_n_0
    SLICE_X2Y165         LUT5 (Prop_lut5_I4_O)        0.124     7.351 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.445     7.796    clk1k/clk_cnt[15]_i_4_n_0
    SLICE_X2Y163         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          0.823     8.742    clk1k/clk_1k_0
    SLICE_X3Y166         FDRE                                         r  clk1k/clk_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.760    15.197    clk1k/clk_i_BUFG
    SLICE_X3Y166         FDRE                                         r  clk1k/clk_cnt_reg[14]/C
                         clock pessimism              0.284    15.481    
                         clock uncertainty           -0.035    15.445    
    SLICE_X3Y166         FDRE (Setup_fdre_C_R)       -0.429    15.016    clk1k/clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.828ns (25.582%)  route 2.409ns (74.418%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 15.197 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.888     5.506    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.456     5.962 f  clk1k/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.833     6.795    clk1k/clk_cnt_reg_n_0_[12]
    SLICE_X2Y166         LUT4 (Prop_lut4_I1_O)        0.124     6.919 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.307     7.227    clk1k/clk_cnt[15]_i_5_n_0
    SLICE_X2Y165         LUT5 (Prop_lut5_I4_O)        0.124     7.351 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.445     7.796    clk1k/clk_cnt[15]_i_4_n_0
    SLICE_X2Y163         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          0.823     8.742    clk1k/clk_1k_0
    SLICE_X3Y166         FDRE                                         r  clk1k/clk_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.760    15.197    clk1k/clk_i_BUFG
    SLICE_X3Y166         FDRE                                         r  clk1k/clk_cnt_reg[15]/C
                         clock pessimism              0.284    15.481    
                         clock uncertainty           -0.035    15.445    
    SLICE_X3Y166         FDRE (Setup_fdre_C_R)       -0.429    15.016    clk1k/clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.828ns (26.271%)  route 2.324ns (73.729%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 15.199 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.888     5.506    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.456     5.962 f  clk1k/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.833     6.795    clk1k/clk_cnt_reg_n_0_[12]
    SLICE_X2Y166         LUT4 (Prop_lut4_I1_O)        0.124     6.919 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.307     7.227    clk1k/clk_cnt[15]_i_5_n_0
    SLICE_X2Y165         LUT5 (Prop_lut5_I4_O)        0.124     7.351 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.445     7.796    clk1k/clk_cnt[15]_i_4_n_0
    SLICE_X2Y163         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          0.738     8.658    clk1k/clk_1k_0
    SLICE_X3Y163         FDRE                                         r  clk1k/clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.762    15.199    clk1k/clk_i_BUFG
    SLICE_X3Y163         FDRE                                         r  clk1k/clk_cnt_reg[1]/C
                         clock pessimism              0.284    15.483    
                         clock uncertainty           -0.035    15.447    
    SLICE_X3Y163         FDRE (Setup_fdre_C_R)       -0.429    15.018    clk1k/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.828ns (26.271%)  route 2.324ns (73.729%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 15.199 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.888     5.506    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.456     5.962 f  clk1k/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.833     6.795    clk1k/clk_cnt_reg_n_0_[12]
    SLICE_X2Y166         LUT4 (Prop_lut4_I1_O)        0.124     6.919 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.307     7.227    clk1k/clk_cnt[15]_i_5_n_0
    SLICE_X2Y165         LUT5 (Prop_lut5_I4_O)        0.124     7.351 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.445     7.796    clk1k/clk_cnt[15]_i_4_n_0
    SLICE_X2Y163         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          0.738     8.658    clk1k/clk_1k_0
    SLICE_X3Y163         FDRE                                         r  clk1k/clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.762    15.199    clk1k/clk_i_BUFG
    SLICE_X3Y163         FDRE                                         r  clk1k/clk_cnt_reg[2]/C
                         clock pessimism              0.284    15.483    
                         clock uncertainty           -0.035    15.447    
    SLICE_X3Y163         FDRE (Setup_fdre_C_R)       -0.429    15.018    clk1k/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.828ns (26.271%)  route 2.324ns (73.729%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 15.199 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.888     5.506    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.456     5.962 f  clk1k/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.833     6.795    clk1k/clk_cnt_reg_n_0_[12]
    SLICE_X2Y166         LUT4 (Prop_lut4_I1_O)        0.124     6.919 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.307     7.227    clk1k/clk_cnt[15]_i_5_n_0
    SLICE_X2Y165         LUT5 (Prop_lut5_I4_O)        0.124     7.351 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.445     7.796    clk1k/clk_cnt[15]_i_4_n_0
    SLICE_X2Y163         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          0.738     8.658    clk1k/clk_1k_0
    SLICE_X3Y163         FDRE                                         r  clk1k/clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.762    15.199    clk1k/clk_i_BUFG
    SLICE_X3Y163         FDRE                                         r  clk1k/clk_cnt_reg[3]/C
                         clock pessimism              0.284    15.483    
                         clock uncertainty           -0.035    15.447    
    SLICE_X3Y163         FDRE (Setup_fdre_C_R)       -0.429    15.018    clk1k/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.828ns (26.271%)  route 2.324ns (73.729%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 15.199 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.888     5.506    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.456     5.962 f  clk1k/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.833     6.795    clk1k/clk_cnt_reg_n_0_[12]
    SLICE_X2Y166         LUT4 (Prop_lut4_I1_O)        0.124     6.919 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.307     7.227    clk1k/clk_cnt[15]_i_5_n_0
    SLICE_X2Y165         LUT5 (Prop_lut5_I4_O)        0.124     7.351 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.445     7.796    clk1k/clk_cnt[15]_i_4_n_0
    SLICE_X2Y163         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          0.738     8.658    clk1k/clk_1k_0
    SLICE_X3Y163         FDRE                                         r  clk1k/clk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.762    15.199    clk1k/clk_i_BUFG
    SLICE_X3Y163         FDRE                                         r  clk1k/clk_cnt_reg[4]/C
                         clock pessimism              0.284    15.483    
                         clock uncertainty           -0.035    15.447    
    SLICE_X3Y163         FDRE (Setup_fdre_C_R)       -0.429    15.018    clk1k/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.828ns (26.755%)  route 2.267ns (73.245%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 15.198 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.888     5.506    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.456     5.962 f  clk1k/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.833     6.795    clk1k/clk_cnt_reg_n_0_[12]
    SLICE_X2Y166         LUT4 (Prop_lut4_I1_O)        0.124     6.919 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.307     7.227    clk1k/clk_cnt[15]_i_5_n_0
    SLICE_X2Y165         LUT5 (Prop_lut5_I4_O)        0.124     7.351 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.445     7.796    clk1k/clk_cnt[15]_i_4_n_0
    SLICE_X2Y163         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          0.681     8.601    clk1k/clk_1k_0
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.761    15.198    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[10]/C
                         clock pessimism              0.308    15.506    
                         clock uncertainty           -0.035    15.470    
    SLICE_X3Y165         FDRE (Setup_fdre_C_R)       -0.429    15.041    clk1k/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.828ns (26.755%)  route 2.267ns (73.245%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 15.198 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.888     5.506    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.456     5.962 f  clk1k/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.833     6.795    clk1k/clk_cnt_reg_n_0_[12]
    SLICE_X2Y166         LUT4 (Prop_lut4_I1_O)        0.124     6.919 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.307     7.227    clk1k/clk_cnt[15]_i_5_n_0
    SLICE_X2Y165         LUT5 (Prop_lut5_I4_O)        0.124     7.351 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.445     7.796    clk1k/clk_cnt[15]_i_4_n_0
    SLICE_X2Y163         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          0.681     8.601    clk1k/clk_1k_0
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.761    15.198    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[11]/C
                         clock pessimism              0.308    15.506    
                         clock uncertainty           -0.035    15.470    
    SLICE_X3Y165         FDRE (Setup_fdre_C_R)       -0.429    15.041    clk1k/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.828ns (26.755%)  route 2.267ns (73.245%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 15.198 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.888     5.506    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.456     5.962 f  clk1k/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.833     6.795    clk1k/clk_cnt_reg_n_0_[12]
    SLICE_X2Y166         LUT4 (Prop_lut4_I1_O)        0.124     6.919 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.307     7.227    clk1k/clk_cnt[15]_i_5_n_0
    SLICE_X2Y165         LUT5 (Prop_lut5_I4_O)        0.124     7.351 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.445     7.796    clk1k/clk_cnt[15]_i_4_n_0
    SLICE_X2Y163         LUT6 (Prop_lut6_I5_O)        0.124     7.920 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          0.681     8.601    clk1k/clk_1k_0
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.761    15.198    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[12]/C
                         clock pessimism              0.308    15.506    
                         clock uncertainty           -0.035    15.470    
    SLICE_X3Y165         FDRE (Setup_fdre_C_R)       -0.429    15.041    clk1k/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            meta_harden_btn_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.676     1.611    meta_harden_rst_i0/clk_i_BUFG
    SLICE_X6Y166         FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.148     1.759 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=68, routed)          0.075     1.834    meta_harden_btn_i0/rst_clk
    SLICE_X6Y166         LUT2 (Prop_lut2_I1_O)        0.098     1.932 r  meta_harden_btn_i0/signal_dst_i_1/O
                         net (fo=1, routed)           0.000     1.932    meta_harden_btn_i0/signal_dst_i_1_n_0
    SLICE_X6Y166         FDRE                                         r  meta_harden_btn_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.951     2.131    meta_harden_btn_i0/clk_i_BUFG
    SLICE_X6Y166         FDRE                                         r  meta_harden_btn_i0/signal_dst_reg/C
                         clock pessimism             -0.521     1.611    
    SLICE_X6Y166         FDRE (Hold_fdre_C_D)         0.120     1.731    meta_harden_btn_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk100/clk_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/clk_100_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.562     1.496    clk100/clk_i_BUFG
    SLICE_X53Y96         FDRE                                         r  clk100/clk_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  clk100/clk_100_reg/Q
                         net (fo=2, routed)           0.168     1.806    clk100/clk_100
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.851 r  clk100/clk_100_i_1/O
                         net (fo=1, routed)           0.000     1.851    clk100/clk_100_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clk100/clk_100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.832     2.012    clk100/clk_i_BUFG
    SLICE_X53Y96         FDRE                                         r  clk100/clk_100_reg/C
                         clock pessimism             -0.516     1.496    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.587    clk100/clk_100_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1k/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.678     1.613    clk1k/clk_i_BUFG
    SLICE_X3Y163         FDRE                                         r  clk1k/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y163         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  clk1k/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.120     1.874    clk1k/clk_cnt_reg_n_0_[4]
    SLICE_X3Y163         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.982 r  clk1k/clk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.982    clk1k/clk_cnt0_carry_n_4
    SLICE_X3Y163         FDRE                                         r  clk1k/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.954     2.134    clk1k/clk_i_BUFG
    SLICE_X3Y163         FDRE                                         r  clk1k/clk_cnt_reg[4]/C
                         clock pessimism             -0.522     1.613    
    SLICE_X3Y163         FDRE (Hold_fdre_C_D)         0.105     1.718    clk1k/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1k/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.678     1.613    clk1k/clk_i_BUFG
    SLICE_X3Y164         FDRE                                         r  clk1k/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  clk1k/clk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.120     1.874    clk1k/clk_cnt_reg_n_0_[8]
    SLICE_X3Y164         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.982 r  clk1k/clk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.982    clk1k/clk_cnt0_carry__0_n_4
    SLICE_X3Y164         FDRE                                         r  clk1k/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.954     2.134    clk1k/clk_i_BUFG
    SLICE_X3Y164         FDRE                                         r  clk1k/clk_cnt_reg[8]/C
                         clock pessimism             -0.522     1.613    
    SLICE_X3Y164         FDRE (Hold_fdre_C_D)         0.105     1.718    clk1k/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1k/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.678     1.613    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  clk1k/clk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.120     1.874    clk1k/clk_cnt_reg_n_0_[12]
    SLICE_X3Y165         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.982 r  clk1k/clk_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.982    clk1k/clk_cnt0_carry__1_n_4
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.953     2.133    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[12]/C
                         clock pessimism             -0.521     1.613    
    SLICE_X3Y165         FDRE (Hold_fdre_C_D)         0.105     1.718    clk1k/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk1k/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.678     1.613    clk1k/clk_i_BUFG
    SLICE_X3Y164         FDRE                                         r  clk1k/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  clk1k/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.116     1.870    clk1k/clk_cnt_reg_n_0_[5]
    SLICE_X3Y164         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.985 r  clk1k/clk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.985    clk1k/clk_cnt0_carry__0_n_7
    SLICE_X3Y164         FDRE                                         r  clk1k/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.954     2.134    clk1k/clk_i_BUFG
    SLICE_X3Y164         FDRE                                         r  clk1k/clk_cnt_reg[5]/C
                         clock pessimism             -0.522     1.613    
    SLICE_X3Y164         FDRE (Hold_fdre_C_D)         0.105     1.718    clk1k/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk1k/clk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.677     1.612    clk1k/clk_i_BUFG
    SLICE_X3Y166         FDRE                                         r  clk1k/clk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  clk1k/clk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.116     1.869    clk1k/clk_cnt_reg_n_0_[13]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.984 r  clk1k/clk_cnt0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.984    clk1k/clk_cnt0_carry__2_n_7
    SLICE_X3Y166         FDRE                                         r  clk1k/clk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.952     2.132    clk1k/clk_i_BUFG
    SLICE_X3Y166         FDRE                                         r  clk1k/clk_cnt_reg[13]/C
                         clock pessimism             -0.521     1.612    
    SLICE_X3Y166         FDRE (Hold_fdre_C_D)         0.105     1.717    clk1k/clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk1k/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.678     1.613    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  clk1k/clk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.116     1.870    clk1k/clk_cnt_reg_n_0_[9]
    SLICE_X3Y165         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.985 r  clk1k/clk_cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.985    clk1k/clk_cnt0_carry__1_n_7
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.953     2.133    clk1k/clk_i_BUFG
    SLICE_X3Y165         FDRE                                         r  clk1k/clk_cnt_reg[9]/C
                         clock pessimism             -0.521     1.613    
    SLICE_X3Y165         FDRE (Hold_fdre_C_D)         0.105     1.718    clk1k/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk1k/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.678     1.613    clk1k/clk_i_BUFG
    SLICE_X3Y164         FDRE                                         r  clk1k/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y164         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  clk1k/clk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.874    clk1k/clk_cnt_reg_n_0_[7]
    SLICE_X3Y164         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.985 r  clk1k/clk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.985    clk1k/clk_cnt0_carry__0_n_5
    SLICE_X3Y164         FDRE                                         r  clk1k/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.954     2.134    clk1k/clk_i_BUFG
    SLICE_X3Y164         FDRE                                         r  clk1k/clk_cnt_reg[7]/C
                         clock pessimism             -0.522     1.613    
    SLICE_X3Y164         FDRE (Hold_fdre_C_D)         0.105     1.718    clk1k/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk1k/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.677     1.612    clk1k/clk_i_BUFG
    SLICE_X3Y166         FDRE                                         r  clk1k/clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  clk1k/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.120     1.873    clk1k/clk_cnt_reg_n_0_[15]
    SLICE_X3Y166         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.984 r  clk1k/clk_cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.984    clk1k/clk_cnt0_carry__2_n_5
    SLICE_X3Y166         FDRE                                         r  clk1k/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.952     2.132    clk1k/clk_i_BUFG
    SLICE_X3Y166         FDRE                                         r  clk1k/clk_cnt_reg[15]/C
                         clock pessimism             -0.521     1.612    
    SLICE_X3Y166         FDRE (Hold_fdre_C_D)         0.105     1.717    clk1k/clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96   clk100/clk_100_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95   clk100/clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95   clk100/clk_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95   clk100/clk_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95   clk100/clk_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96   clk100/clk_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96   clk100/clk_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96   clk100/clk_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96   clk100/clk_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96   clk100/clk_100_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95   clk100/clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95   clk100/clk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95   clk100/clk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95   clk100/clk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96   clk100/clk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96   clk100/clk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96   clk100/clk_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96   clk100/clk_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97   clk100/clk_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y164   clk1k/clk_1k_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y163   clk1k/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y163   clk1k/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y163   clk1k/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y163   clk1k/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y163   clk1k/clk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y164   clk1k/clk_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y164   clk1k/clk_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y164   clk1k/clk_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y164   clk1k/clk_cnt_reg[8]/C



