Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 04:02:30 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  163         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (88)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (88)
--------------------------------
 There are 88 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.471        0.000                      0                 7452        0.039        0.000                      0                 7452        3.458        0.000                       0                  1855  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.471        0.000                      0                 7452        0.039        0.000                      0                 7452        3.458        0.000                       0                  1855  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.977ns (44.996%)  route 2.417ns (55.004%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.275     3.488    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y100        LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     3.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6/O
                         net (fo=2, routed)           0.163     3.762    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6_n_12
    SLICE_X67Y98         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.860 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, routed)           0.195     4.055    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_2
    SLICE_X68Y100        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.212 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2/O
                         net (fo=4, routed)           0.241     4.454    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2_n_12
    SLICE_X67Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X67Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y98         FDSE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.977ns (45.017%)  route 2.415ns (54.983%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.275     3.488    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y100        LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     3.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6/O
                         net (fo=2, routed)           0.163     3.762    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6_n_12
    SLICE_X67Y98         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.860 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, routed)           0.195     4.055    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_2
    SLICE_X68Y100        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.212 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2/O
                         net (fo=4, routed)           0.239     4.452    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2_n_12
    SLICE_X67Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X67Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y98         FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.977ns (45.267%)  route 2.390ns (54.733%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.275     3.488    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y100        LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     3.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6/O
                         net (fo=2, routed)           0.163     3.762    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6_n_12
    SLICE_X67Y98         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.860 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, routed)           0.195     4.055    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_2
    SLICE_X68Y100        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.212 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2/O
                         net (fo=4, routed)           0.215     4.427    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2_n_12
    SLICE_X67Y99         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X67Y99         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y99         FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.977ns (45.770%)  route 2.342ns (54.230%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.275     3.488    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y100        LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     3.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6/O
                         net (fo=2, routed)           0.163     3.762    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6_n_12
    SLICE_X67Y98         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.860 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, routed)           0.195     4.055    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_2
    SLICE_X68Y100        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.212 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2/O
                         net (fo=4, routed)           0.167     4.379    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2_n_12
    SLICE_X67Y100        FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X67Y100        FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y100        FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.866ns (44.670%)  route 2.311ns (55.330%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.322     3.535    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y101        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.631 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4/O
                         net (fo=2, routed)           0.104     3.735    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4_n_12
    SLICE_X66Y101        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.859 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_5/O
                         net (fo=5, routed)           0.143     4.001    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]_2
    SLICE_X66Y98         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.036 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2/O
                         net (fo=3, routed)           0.201     4.237    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2_n_12
    SLICE_X66Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X66Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[1]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X66Y98         FDSE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[1]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.866ns (44.670%)  route 2.311ns (55.330%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.322     3.535    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y101        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.631 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4/O
                         net (fo=2, routed)           0.104     3.735    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4_n_12
    SLICE_X66Y101        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.859 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_5/O
                         net (fo=5, routed)           0.143     4.001    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]_2
    SLICE_X66Y98         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.036 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2/O
                         net (fo=3, routed)           0.201     4.237    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2_n_12
    SLICE_X66Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X66Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[2]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X66Y98         FDSE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.886ns (44.301%)  route 2.371ns (55.699%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.275     3.488    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y100        LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     3.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6/O
                         net (fo=2, routed)           0.163     3.762    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6_n_12
    SLICE_X67Y98         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.860 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, routed)           0.098     3.958    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ap_CS_fsm_reg[4]_0
    SLICE_X67Y99         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.024 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[0]_i_1/O
                         net (fo=1, routed)           0.293     4.317    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_1
    SLICE_X67Y99         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X67Y99         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y99         FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.866ns (44.842%)  route 2.295ns (55.158%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.322     3.535    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y101        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.631 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4/O
                         net (fo=2, routed)           0.104     3.735    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4_n_12
    SLICE_X66Y101        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.859 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_5/O
                         net (fo=5, routed)           0.143     4.001    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]_2
    SLICE_X66Y98         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.036 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2/O
                         net (fo=3, routed)           0.185     4.221    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2_n_12
    SLICE_X66Y99         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X66Y99         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X66Y99         FDSE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.221    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 1.916ns (45.400%)  route 2.304ns (54.600%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.275     3.488    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y100        LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     3.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6/O
                         net (fo=2, routed)           0.163     3.762    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6_n_12
    SLICE_X67Y98         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.860 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, routed)           0.102     3.962    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ap_CS_fsm_reg[4]_0
    SLICE_X67Y98         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     4.058 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_3/O
                         net (fo=1, routed)           0.222     4.280    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]_0
    SLICE_X67Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X67Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y98         FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.800ns (44.304%)  route 2.263ns (55.696%))
  Logic Levels:           15  (CARRY8=7 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.260     3.473    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X67Y98         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     3.539 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_4/O
                         net (fo=1, routed)           0.159     3.698    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_4_n_12
    SLICE_X67Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.821 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_1/O
                         net (fo=4, routed)           0.302     4.123    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_0
    SLICE_X67Y100        FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X67Y100        FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y100        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.074     7.911    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                  3.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X8Y40        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y40        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[10])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[10]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<10>
    DSP48E2_X8Y40        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[10]_AD[10])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<10>
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y40        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[10])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[11])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[11]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<11>
    DSP48E2_X8Y40        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[11]_AD[11])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<11>
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y40        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[11])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[12])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[12]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<12>
    DSP48E2_X8Y40        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[12]_AD[12])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<12>
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y40        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[12])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[13])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[13]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<13>
    DSP48E2_X8Y40        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[13]_AD[13])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<13>
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y40        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[13])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[14])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[14]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<14>
    DSP48E2_X8Y40        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[14]_AD[14])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<14>
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y40        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[14])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[15])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[15]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<15>
    DSP48E2_X8Y40        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[15]_AD[15])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<15>
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y40        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[15])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[16])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[16]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<16>
    DSP48E2_X8Y40        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[16]_AD[16])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<16>
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y40        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[16])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[17])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X8Y40        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[17])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<17>
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y40        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[17])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[18])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X8Y40        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[18])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<18>
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y40        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[18])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y25   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y25   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y26   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y26   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X4Y40   bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB18_X4Y40   bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y106  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/ACF_U/ram_reg_0_15_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y106  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/ACF_U/ram_reg_0_15_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y106  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/ACF_U/ram_reg_0_15_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         8.000       6.936      SLICE_X71Y106  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/ACF_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y26   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y26   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y26   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y26   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y40   bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y40   bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y26   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y26   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y26   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y26   bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y40   bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y40   bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.710ns  (logic 1.158ns (31.212%)  route 2.552ns (68.788%))
  Logic Levels:           11  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[6] (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[6]
    SLICE_X73Y103        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.157 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/smax_fu_114[6]_i_14/O
                         net (fo=1, routed)           0.176     0.333    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_1
    SLICE_X73Y103        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     0.483 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10/O
                         net (fo=1, routed)           0.215     0.698    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10_n_12
    SLICE_X74Y107        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     0.736 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7/O
                         net (fo=20, routed)          0.214     0.950    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_n_12
    SLICE_X73Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     1.040 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21/O
                         net (fo=4, routed)           0.098     1.138    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21_n_12
    SLICE_X73Y109        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     1.295 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7/O
                         net (fo=11, routed)          0.390     1.685    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_26_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     1.809 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     2.399    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.498 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.222     2.720    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     2.755 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2/O
                         net (fo=6, routed)           0.266     3.021    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     3.109 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2/O
                         net (fo=4, routed)           0.290     3.399    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.522 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.091     3.613    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[12]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.710 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     3.710    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.657ns  (logic 1.083ns (29.613%)  route 2.574ns (70.387%))
  Logic Levels:           11  (CARRY8=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[6] (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[6]
    SLICE_X73Y103        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.157 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/smax_fu_114[6]_i_14/O
                         net (fo=1, routed)           0.176     0.333    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_1
    SLICE_X73Y103        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     0.483 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10/O
                         net (fo=1, routed)           0.215     0.698    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10_n_12
    SLICE_X74Y107        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     0.736 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7/O
                         net (fo=20, routed)          0.214     0.950    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_n_12
    SLICE_X73Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     1.040 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21/O
                         net (fo=4, routed)           0.098     1.138    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21_n_12
    SLICE_X73Y109        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     1.295 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7/O
                         net (fo=11, routed)          0.390     1.685    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_26_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     1.809 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     2.399    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.498 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.222     2.720    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     2.755 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2/O
                         net (fo=6, routed)           0.266     3.021    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     3.109 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2/O
                         net (fo=4, routed)           0.237     3.346    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     3.456 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_2/O
                         net (fo=2, routed)           0.166     3.622    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     3.657 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     3.657    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            LARc_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.646ns  (logic 1.084ns (29.730%)  route 2.562ns (70.270%))
  Logic Levels:           11  (CARRY8=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[6] (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[6]
    SLICE_X73Y103        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.157 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/smax_fu_114[6]_i_14/O
                         net (fo=1, routed)           0.176     0.333    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_1
    SLICE_X73Y103        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     0.483 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10/O
                         net (fo=1, routed)           0.215     0.698    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10_n_12
    SLICE_X74Y107        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     0.736 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7/O
                         net (fo=20, routed)          0.214     0.950    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_n_12
    SLICE_X73Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     1.040 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21/O
                         net (fo=4, routed)           0.098     1.138    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21_n_12
    SLICE_X73Y109        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     1.295 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7/O
                         net (fo=11, routed)          0.390     1.685    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_26_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     1.809 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     2.399    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.498 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.222     2.720    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     2.755 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2/O
                         net (fo=6, routed)           0.266     3.021    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     3.109 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2/O
                         net (fo=4, routed)           0.237     3.346    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     3.456 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_2/O
                         net (fo=2, routed)           0.154     3.610    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.646 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0/O
                         net (fo=0)                   0.000     3.646    LARc_d0[15]
                                                                      r  LARc_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.518ns  (logic 1.072ns (30.471%)  route 2.446ns (69.529%))
  Logic Levels:           11  (CARRY8=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[6] (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[6]
    SLICE_X73Y103        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.157 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/smax_fu_114[6]_i_14/O
                         net (fo=1, routed)           0.176     0.333    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_1
    SLICE_X73Y103        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     0.483 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10/O
                         net (fo=1, routed)           0.215     0.698    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10_n_12
    SLICE_X74Y107        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     0.736 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7/O
                         net (fo=20, routed)          0.214     0.950    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_n_12
    SLICE_X73Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     1.040 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21/O
                         net (fo=4, routed)           0.098     1.138    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21_n_12
    SLICE_X73Y109        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     1.295 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7/O
                         net (fo=11, routed)          0.390     1.685    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_26_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     1.809 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     2.399    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.498 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.222     2.720    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     2.755 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2/O
                         net (fo=6, routed)           0.266     3.021    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     3.109 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2/O
                         net (fo=4, routed)           0.237     3.346    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.445 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.038     3.483    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[13]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     3.518 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     3.518    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.512ns  (logic 1.088ns (30.979%)  route 2.424ns (69.021%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[6] (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[6]
    SLICE_X73Y103        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.157 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/smax_fu_114[6]_i_14/O
                         net (fo=1, routed)           0.176     0.333    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_1
    SLICE_X73Y103        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     0.483 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10/O
                         net (fo=1, routed)           0.215     0.698    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10_n_12
    SLICE_X74Y107        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     0.736 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7/O
                         net (fo=20, routed)          0.214     0.950    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_n_12
    SLICE_X73Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     1.040 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21/O
                         net (fo=4, routed)           0.098     1.138    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21_n_12
    SLICE_X73Y109        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     1.295 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7/O
                         net (fo=11, routed)          0.390     1.685    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_26_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     1.809 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     2.399    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.498 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.222     2.720    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     2.755 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2/O
                         net (fo=6, routed)           0.266     3.021    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     3.109 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2/O
                         net (fo=4, routed)           0.253     3.362    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.512 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     3.512    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            LARc_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.363ns  (logic 1.247ns (37.075%)  route 2.116ns (62.925%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[6] (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[6]
    SLICE_X73Y103        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.157 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/smax_fu_114[6]_i_14/O
                         net (fo=1, routed)           0.176     0.333    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_1
    SLICE_X73Y103        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     0.483 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10/O
                         net (fo=1, routed)           0.215     0.698    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10_n_12
    SLICE_X74Y107        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     0.736 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7/O
                         net (fo=20, routed)          0.214     0.950    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_n_12
    SLICE_X73Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     1.040 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21/O
                         net (fo=4, routed)           0.098     1.138    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21_n_12
    SLICE_X73Y109        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     1.295 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7/O
                         net (fo=11, routed)          0.390     1.685    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_26_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     1.809 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.555     2.364    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y105        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.522 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.184     2.706    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_8_n_12
    SLICE_X74Y105        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     2.830 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_3/O
                         net (fo=4, routed)           0.103     2.933    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_3_n_12
    SLICE_X74Y104        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.091 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.181     3.272    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[9]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     3.363 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[9]_INST_0/O
                         net (fo=0)                   0.000     3.363    LARc_d0[9]
                                                                      r  LARc_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.331ns  (logic 0.996ns (29.898%)  route 2.335ns (70.102%))
  Logic Levels:           10  (CARRY8=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[6] (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[6]
    SLICE_X73Y103        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.157 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/smax_fu_114[6]_i_14/O
                         net (fo=1, routed)           0.176     0.333    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_1
    SLICE_X73Y103        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     0.483 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10/O
                         net (fo=1, routed)           0.215     0.698    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10_n_12
    SLICE_X74Y107        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     0.736 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7/O
                         net (fo=20, routed)          0.214     0.950    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_n_12
    SLICE_X73Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     1.040 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21/O
                         net (fo=4, routed)           0.098     1.138    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21_n_12
    SLICE_X73Y109        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     1.295 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7/O
                         net (fo=11, routed)          0.390     1.685    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_26_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     1.809 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     2.399    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.498 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.222     2.720    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     2.755 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2/O
                         net (fo=6, routed)           0.223     2.978    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.109     3.087 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.207     3.294    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     3.331 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     3.331    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            LARc_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.305ns  (logic 1.156ns (34.973%)  route 2.149ns (65.027%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[6] (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[6]
    SLICE_X73Y103        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.157 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/smax_fu_114[6]_i_14/O
                         net (fo=1, routed)           0.176     0.333    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_1
    SLICE_X73Y103        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     0.483 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10/O
                         net (fo=1, routed)           0.215     0.698    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10_n_12
    SLICE_X74Y107        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     0.736 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7/O
                         net (fo=20, routed)          0.214     0.950    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_n_12
    SLICE_X73Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     1.040 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21/O
                         net (fo=4, routed)           0.098     1.138    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21_n_12
    SLICE_X73Y109        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     1.295 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7/O
                         net (fo=11, routed)          0.390     1.685    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_26_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     1.809 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     2.399    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.498 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.220     2.718    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.816 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.105     2.921    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[5]_INST_0_i_7_n_12
    SLICE_X75Y105        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     3.067 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.141     3.208    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[5]_INST_0_i_1_n_12
    SLICE_X75Y101        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.305 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[5]_INST_0/O
                         net (fo=0)                   0.000     3.305    LARc_d0[5]
                                                                      r  LARc_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            LARc_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.250ns  (logic 1.074ns (33.042%)  route 2.176ns (66.958%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[6] (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[6]
    SLICE_X73Y103        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.157 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/smax_fu_114[6]_i_14/O
                         net (fo=1, routed)           0.176     0.333    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_1
    SLICE_X73Y103        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     0.483 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10/O
                         net (fo=1, routed)           0.215     0.698    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10_n_12
    SLICE_X74Y107        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     0.736 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7/O
                         net (fo=20, routed)          0.214     0.950    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_n_12
    SLICE_X73Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     1.040 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21/O
                         net (fo=4, routed)           0.098     1.138    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21_n_12
    SLICE_X73Y109        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     1.295 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7/O
                         net (fo=11, routed)          0.390     1.685    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_26_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     1.809 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     2.399    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.498 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.222     2.720    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     2.755 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2/O
                         net (fo=6, routed)           0.223     2.978    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.079 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.048     3.127    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[7]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     3.250 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[7]_INST_0/O
                         net (fo=0)                   0.000     3.250    LARc_d0[7]
                                                                      r  LARc_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.220ns  (logic 1.243ns (38.597%)  route 1.977ns (61.403%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[6] (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[6]
    SLICE_X73Y103        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.157 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/smax_fu_114[6]_i_14/O
                         net (fo=1, routed)           0.176     0.333    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_1
    SLICE_X73Y103        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     0.483 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10/O
                         net (fo=1, routed)           0.215     0.698    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_10_n_12
    SLICE_X74Y107        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     0.736 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7/O
                         net (fo=20, routed)          0.214     0.950    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[6]_i_7_n_12
    SLICE_X73Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     1.040 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21/O
                         net (fo=4, routed)           0.098     1.138    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_21_n_12
    SLICE_X73Y109        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     1.295 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7/O
                         net (fo=11, routed)          0.390     1.685    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_26_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     1.809 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.555     2.364    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y105        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.522 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.184     2.706    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_8_n_12
    SLICE_X74Y105        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     2.830 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_3/O
                         net (fo=4, routed)           0.103     2.933    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_3_n_12
    SLICE_X74Y104        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.078 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.042     3.120    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[10]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     3.220 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     3.220    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=32, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_q1[15]
    SLICE_X74Y104        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=32, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_q1[15]
    SLICE_X75Y103        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=32, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_q1[15]
    SLICE_X75Y103        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=32, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_q1[15]
    SLICE_X74Y104        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[7]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[7]
                                                                      r  LARc_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=32, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_q1[15]
    SLICE_X74Y104        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=32, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_q1[15]
    SLICE_X74Y104        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[9]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[9]
                                                                      r  LARc_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.023ns  (logic 0.023ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=32, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_q1[15]
    SLICE_X75Y103        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     0.023    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.035ns  (logic 0.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=32, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_q1[15]
    SLICE_X75Y103        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     0.035 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     0.035    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q1[0]
                            (input port)
  Destination:            indata_d1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.035ns  (logic 0.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q1[0] (IN)
                         net (fo=35, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q1[0]
    SLICE_X74Y119        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     0.035 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_d1[0]_INST_0/O
                         net (fo=0)                   0.000     0.035    indata_d1[0]
                                                                      r  indata_d1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.022ns (57.895%)  route 0.016ns (42.105%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X74Y99         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.016     0.038    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.173ns  (logic 1.983ns (38.331%)  route 3.190ns (61.668%))
  Logic Levels:           10  (CARRY8=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ap_clk
    RAMB18_X4Y40         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=5, routed)           0.750     1.752    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/D[1]
    SLICE_X74Y107        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.902 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6/O
                         net (fo=10, routed)          0.143     2.045    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6_n_12
    SLICE_X74Y108        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     2.206 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2/O
                         net (fo=1, routed)           0.177     2.383    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2_n_12
    SLICE_X74Y108        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     2.434 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_1/O
                         net (fo=16, routed)          0.411     2.845    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7_0[5]
    SLICE_X75Y104        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     2.981 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38/O
                         net (fo=1, routed)           0.250     3.231    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.117     3.348 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     3.939    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     4.038 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.222     4.260    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     4.295 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2/O
                         net (fo=6, routed)           0.266     4.561    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.649 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2/O
                         net (fo=4, routed)           0.290     4.938    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     5.061 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.091     5.152    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[12]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.249 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     5.249    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.120ns  (logic 1.908ns (37.263%)  route 3.212ns (62.737%))
  Logic Levels:           10  (CARRY8=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ap_clk
    RAMB18_X4Y40         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=5, routed)           0.750     1.752    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/D[1]
    SLICE_X74Y107        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.902 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6/O
                         net (fo=10, routed)          0.143     2.045    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6_n_12
    SLICE_X74Y108        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     2.206 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2/O
                         net (fo=1, routed)           0.177     2.383    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2_n_12
    SLICE_X74Y108        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     2.434 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_1/O
                         net (fo=16, routed)          0.411     2.845    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7_0[5]
    SLICE_X75Y104        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     2.981 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38/O
                         net (fo=1, routed)           0.250     3.231    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.117     3.348 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     3.939    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     4.038 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.222     4.260    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     4.295 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2/O
                         net (fo=6, routed)           0.266     4.561    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.649 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2/O
                         net (fo=4, routed)           0.237     4.885    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     4.995 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_2/O
                         net (fo=2, routed)           0.166     5.161    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     5.196 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     5.196    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.109ns  (logic 1.909ns (37.363%)  route 3.200ns (62.637%))
  Logic Levels:           10  (CARRY8=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ap_clk
    RAMB18_X4Y40         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=5, routed)           0.750     1.752    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/D[1]
    SLICE_X74Y107        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.902 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6/O
                         net (fo=10, routed)          0.143     2.045    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6_n_12
    SLICE_X74Y108        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     2.206 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2/O
                         net (fo=1, routed)           0.177     2.383    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2_n_12
    SLICE_X74Y108        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     2.434 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_1/O
                         net (fo=16, routed)          0.411     2.845    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7_0[5]
    SLICE_X75Y104        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     2.981 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38/O
                         net (fo=1, routed)           0.250     3.231    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.117     3.348 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     3.939    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     4.038 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.222     4.260    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     4.295 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2/O
                         net (fo=6, routed)           0.266     4.561    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.649 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2/O
                         net (fo=4, routed)           0.237     4.885    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     4.995 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_2/O
                         net (fo=2, routed)           0.154     5.149    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     5.185 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0/O
                         net (fo=0)                   0.000     5.185    LARc_d0[15]
                                                                      r  LARc_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.981ns  (logic 1.897ns (38.082%)  route 3.084ns (61.918%))
  Logic Levels:           10  (CARRY8=1 LUT1=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ap_clk
    RAMB18_X4Y40         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=5, routed)           0.750     1.752    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/D[1]
    SLICE_X74Y107        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.902 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6/O
                         net (fo=10, routed)          0.143     2.045    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6_n_12
    SLICE_X74Y108        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     2.206 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2/O
                         net (fo=1, routed)           0.177     2.383    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2_n_12
    SLICE_X74Y108        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     2.434 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_1/O
                         net (fo=16, routed)          0.411     2.845    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7_0[5]
    SLICE_X75Y104        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     2.981 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38/O
                         net (fo=1, routed)           0.250     3.231    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.117     3.348 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     3.939    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     4.038 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.222     4.260    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     4.295 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2/O
                         net (fo=6, routed)           0.266     4.561    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.649 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2/O
                         net (fo=4, routed)           0.237     4.885    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.984 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.038     5.022    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[13]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     5.057 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     5.057    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.975ns  (logic 1.913ns (38.450%)  route 3.062ns (61.550%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ap_clk
    RAMB18_X4Y40         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=5, routed)           0.750     1.752    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/D[1]
    SLICE_X74Y107        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.902 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6/O
                         net (fo=10, routed)          0.143     2.045    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6_n_12
    SLICE_X74Y108        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     2.206 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2/O
                         net (fo=1, routed)           0.177     2.383    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2_n_12
    SLICE_X74Y108        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     2.434 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_1/O
                         net (fo=16, routed)          0.411     2.845    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7_0[5]
    SLICE_X75Y104        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     2.981 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38/O
                         net (fo=1, routed)           0.250     3.231    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.117     3.348 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     3.939    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     4.038 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.222     4.260    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     4.295 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2/O
                         net (fo=6, routed)           0.266     4.561    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.649 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2/O
                         net (fo=4, routed)           0.253     4.901    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0_i_2_n_12
    SLICE_X75Y103        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.051 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     5.051    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.827ns  (logic 2.072ns (42.928%)  route 2.755ns (57.072%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ap_clk
    RAMB18_X4Y40         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=5, routed)           0.750     1.752    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/D[1]
    SLICE_X74Y107        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.902 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6/O
                         net (fo=10, routed)          0.143     2.045    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6_n_12
    SLICE_X74Y108        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     2.206 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2/O
                         net (fo=1, routed)           0.177     2.383    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2_n_12
    SLICE_X74Y108        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     2.434 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_1/O
                         net (fo=16, routed)          0.411     2.845    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7_0[5]
    SLICE_X75Y104        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     2.981 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38/O
                         net (fo=1, routed)           0.250     3.231    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.117     3.348 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.555     3.904    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y105        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.062 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.184     4.246    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_8_n_12
    SLICE_X74Y105        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     4.370 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_3/O
                         net (fo=4, routed)           0.103     4.473    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_3_n_12
    SLICE_X74Y104        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     4.631 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.181     4.812    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[9]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     4.903 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[9]_INST_0/O
                         net (fo=0)                   0.000     4.903    LARc_d0[9]
                                                                      r  LARc_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.795ns  (logic 1.821ns (37.980%)  route 2.974ns (62.019%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ap_clk
    RAMB18_X4Y40         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=5, routed)           0.750     1.752    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/D[1]
    SLICE_X74Y107        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.902 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6/O
                         net (fo=10, routed)          0.143     2.045    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6_n_12
    SLICE_X74Y108        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     2.206 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2/O
                         net (fo=1, routed)           0.177     2.383    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2_n_12
    SLICE_X74Y108        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     2.434 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_1/O
                         net (fo=16, routed)          0.411     2.845    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7_0[5]
    SLICE_X75Y104        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     2.981 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38/O
                         net (fo=1, routed)           0.250     3.231    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.117     3.348 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     3.939    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     4.038 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.222     4.260    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     4.295 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2/O
                         net (fo=6, routed)           0.223     4.518    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.109     4.627 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.207     4.834    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     4.871 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     4.871    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.769ns  (logic 1.981ns (41.542%)  route 2.788ns (58.458%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ap_clk
    RAMB18_X4Y40         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=5, routed)           0.750     1.752    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/D[1]
    SLICE_X74Y107        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.902 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6/O
                         net (fo=10, routed)          0.143     2.045    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6_n_12
    SLICE_X74Y108        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     2.206 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2/O
                         net (fo=1, routed)           0.177     2.383    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2_n_12
    SLICE_X74Y108        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     2.434 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_1/O
                         net (fo=16, routed)          0.411     2.845    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7_0[5]
    SLICE_X75Y104        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     2.981 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38/O
                         net (fo=1, routed)           0.250     3.231    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.117     3.348 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     3.939    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     4.038 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.220     4.258    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     4.356 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.105     4.461    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[5]_INST_0_i_7_n_12
    SLICE_X75Y105        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     4.607 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.141     4.748    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[5]_INST_0_i_1_n_12
    SLICE_X75Y101        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.845 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[5]_INST_0/O
                         net (fo=0)                   0.000     4.845    LARc_d0[5]
                                                                      r  LARc_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.714ns  (logic 1.899ns (40.288%)  route 2.815ns (59.712%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT2=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ap_clk
    RAMB18_X4Y40         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=5, routed)           0.750     1.752    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/D[1]
    SLICE_X74Y107        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.902 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6/O
                         net (fo=10, routed)          0.143     2.045    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6_n_12
    SLICE_X74Y108        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     2.206 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2/O
                         net (fo=1, routed)           0.177     2.383    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2_n_12
    SLICE_X74Y108        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     2.434 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_1/O
                         net (fo=16, routed)          0.411     2.845    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7_0[5]
    SLICE_X75Y104        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     2.981 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38/O
                         net (fo=1, routed)           0.250     3.231    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.117     3.348 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.590     3.939    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y106        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     4.038 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.222     4.260    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[4]_INST_0_i_1_n_12
    SLICE_X75Y105        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     4.295 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2/O
                         net (fo=6, routed)           0.223     4.518    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.619 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.048     4.667    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[7]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     4.790 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[7]_INST_0/O
                         net (fo=0)                   0.000     4.790    LARc_d0[7]
                                                                      r  LARc_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.684ns  (logic 2.068ns (44.153%)  route 2.616ns (55.847%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ap_clk
    RAMB18_X4Y40         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=5, routed)           0.750     1.752    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/D[1]
    SLICE_X74Y107        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.902 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6/O
                         net (fo=10, routed)          0.143     2.045    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[1]_INST_0_i_6_n_12
    SLICE_X74Y108        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     2.206 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2/O
                         net (fo=1, routed)           0.177     2.383    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_2_n_12
    SLICE_X74Y108        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     2.434 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/smax_fu_114[5]_i_1/O
                         net (fo=16, routed)          0.411     2.845    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_7_0[5]
    SLICE_X75Y104        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     2.981 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38/O
                         net (fo=1, routed)           0.250     3.231    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_38_n_12
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.117     3.348 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[15]_INST_0_i_10/CO[7]
                         net (fo=21, routed)          0.555     3.904    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/p_0_in
    SLICE_X74Y105        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.062 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.184     4.246    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_8_n_12
    SLICE_X74Y105        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     4.370 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_3/O
                         net (fo=4, routed)           0.103     4.473    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[8]_INST_0_i_3_n_12
    SLICE_X74Y104        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     4.618 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.042     4.660    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[10]_INST_0_i_2_n_12
    SLICE_X74Y104        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.760 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/P_U/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     4.760    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_CS_fsm_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_we1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X73Y123        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_CS_fsm_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_CS_fsm_reg[29]/Q
                         net (fo=10, unset)           0.000     0.051    indata_we1
                                                                      r  indata_we1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.079ns  (logic 0.053ns (67.218%)  route 0.026ns (32.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_clk
    SLICE_X68Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y105        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[13]/Q
                         net (fo=2, routed)           0.026     0.077    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ap_return_preg_reg[15][13]
    SLICE_X68Y105        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[13]_INST_0/O
                         net (fo=1, unset)            0.000     0.091    indata_d0[13]
                                                                      r  indata_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.079ns  (logic 0.053ns (67.218%)  route 0.026ns (32.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_clk
    SLICE_X69Y106        FDRE                                         r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[1]/Q
                         net (fo=2, routed)           0.026     0.077    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ap_return_preg_reg[15][1]
    SLICE_X69Y106        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[1]_INST_0/O
                         net (fo=1, unset)            0.000     0.091    indata_d0[1]
                                                                      r  indata_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/LARc_addr_reg_294_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.079ns  (logic 0.053ns (67.089%)  route 0.026ns (32.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X74Y100        FDRE                                         r  bd_0_i/hls_inst/inst/LARc_addr_reg_294_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y100        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/LARc_addr_reg_294_reg[2]/Q
                         net (fo=1, routed)           0.026     0.078    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/LARc_address0[2][1]
    SLICE_X74Y100        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     0.092 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/LARc_address0[2]_INST_0/O
                         net (fo=0)                   0.000     0.092    LARc_address0[2]
                                                                      r  LARc_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.079ns  (logic 0.052ns (65.745%)  route 0.027ns (34.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_clk
    SLICE_X71Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[3]/Q
                         net (fo=2, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ap_return_preg_reg[15][3]
    SLICE_X71Y105        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.014     0.092 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[3]_INST_0/O
                         net (fo=1, unset)            0.000     0.092    indata_d0[3]
                                                                      r  indata_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.080ns  (logic 0.053ns (66.376%)  route 0.027ns (33.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_clk
    SLICE_X71Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[5]/Q
                         net (fo=2, routed)           0.027     0.079    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ap_return_preg_reg[15][5]
    SLICE_X71Y107        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     0.093 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[5]_INST_0/O
                         net (fo=1, unset)            0.000     0.093    indata_d0[5]
                                                                      r  indata_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.080ns  (logic 0.052ns (64.987%)  route 0.028ns (35.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_clk
    SLICE_X71Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[12]/Q
                         net (fo=2, routed)           0.028     0.079    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ap_return_preg_reg[15][12]
    SLICE_X71Y105        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     0.093 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[12]_INST_0/O
                         net (fo=1, unset)            0.000     0.093    indata_d0[12]
                                                                      r  indata_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.080ns  (logic 0.052ns (64.925%)  route 0.028ns (35.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_clk
    SLICE_X71Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/ap_return_preg_reg[7]/Q
                         net (fo=2, routed)           0.028     0.079    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ap_return_preg_reg[15][7]
    SLICE_X71Y107        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     0.093 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[7]_INST_0/O
                         net (fo=1, unset)            0.000     0.093    indata_d0[7]
                                                                      r  indata_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_addr_19_reg_2229_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.085ns  (logic 0.061ns (71.765%)  route 0.024ns (28.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X73Y131        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_addr_19_reg_2229_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_addr_19_reg_2229_reg[0]/Q
                         net (fo=1, routed)           0.024     0.075    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_addr_19_reg_2229[0]
    SLICE_X73Y131        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     0.097 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_address1[0]_INST_0/O
                         net (fo=0)                   0.000     0.097    indata_address1[0]
                                                                      r  indata_address1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln289_1_reg_733_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.062ns (72.093%)  route 0.024ns (27.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X66Y100        FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln289_1_reg_733_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln289_1_reg_733_reg[5]/Q
                         net (fo=1, routed)           0.024     0.075    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln289_1_reg_733_reg_n_12_[5]
    SLICE_X66Y100        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     0.098 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/LARc_d1[5]_INST_0/O
                         net (fo=0)                   0.000     0.098    LARc_d1[5]
                                                                      r  LARc_d1[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           784 Endpoints
Min Delay           784 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.055ns  (logic 2.747ns (67.751%)  route 1.308ns (32.249%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=138, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/A[26]
    DSP48E2_X9Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[31])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER.U<31>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA.U_DATA<31>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[31])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU.ALU_OUT<31>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_P[31])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_OUTPUT_INST/P[31]
                         net (fo=33, routed)          0.433     1.947    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/C[32]
    DSP48E2_X9Y43        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[32]_C_DATA[32])
                                                      0.105     2.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA_INST/C_DATA[32]
                         net (fo=2, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA.C_DATA<32>
    DSP48E2_X9Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[32]_ALU_OUT[32])
                                                      0.585     2.637 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.637    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X9Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.746 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.786     3.532    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg_n_85
    SLICE_X67Y125        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4/O
                         net (fo=1, routed)           0.011     3.691    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4_n_12
    SLICE_X67Y125        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.846 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.872    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1_n_12
    SLICE_X67Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.887 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.913    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1_n_12
    SLICE_X67Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.029 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[56]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.055    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[56]_i_1_n_20
    SLICE_X67Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X67Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[63]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.054ns  (logic 2.747ns (67.767%)  route 1.307ns (32.232%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=138, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/A[26]
    DSP48E2_X9Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[31])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER.U<31>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA.U_DATA<31>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[31])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU.ALU_OUT<31>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_P[31])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_OUTPUT_INST/P[31]
                         net (fo=33, routed)          0.433     1.947    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/C[32]
    DSP48E2_X9Y43        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[32]_C_DATA[32])
                                                      0.105     2.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA_INST/C_DATA[32]
                         net (fo=2, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA.C_DATA<32>
    DSP48E2_X9Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[32]_ALU_OUT[32])
                                                      0.585     2.637 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.637    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X9Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.746 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.786     3.532    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg_n_85
    SLICE_X67Y125        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4/O
                         net (fo=1, routed)           0.011     3.691    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4_n_12
    SLICE_X67Y125        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.846 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.872    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1_n_12
    SLICE_X67Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.887 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.913    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1_n_12
    SLICE_X67Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.029 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[56]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.054    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[56]_i_1_n_22
    SLICE_X67Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X67Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[61]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.042ns  (logic 2.734ns (67.647%)  route 1.308ns (32.353%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=138, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/A[26]
    DSP48E2_X9Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[31])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER.U<31>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA.U_DATA<31>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[31])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU.ALU_OUT<31>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_P[31])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_OUTPUT_INST/P[31]
                         net (fo=33, routed)          0.433     1.947    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/C[32]
    DSP48E2_X9Y43        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[32]_C_DATA[32])
                                                      0.105     2.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA_INST/C_DATA[32]
                         net (fo=2, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA.C_DATA<32>
    DSP48E2_X9Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[32]_ALU_OUT[32])
                                                      0.585     2.637 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.637    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X9Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.746 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.786     3.532    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg_n_85
    SLICE_X67Y125        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4/O
                         net (fo=1, routed)           0.011     3.691    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4_n_12
    SLICE_X67Y125        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.846 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.872    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1_n_12
    SLICE_X67Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.887 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.913    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1_n_12
    SLICE_X67Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.016 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[56]_i_1/O[6]
                         net (fo=1, routed)           0.026     4.042    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[56]_i_1_n_21
    SLICE_X67Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X67Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[62]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.024ns  (logic 2.717ns (67.527%)  route 1.307ns (32.473%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=138, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/A[26]
    DSP48E2_X9Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[31])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER.U<31>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA.U_DATA<31>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[31])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU.ALU_OUT<31>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_P[31])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_OUTPUT_INST/P[31]
                         net (fo=33, routed)          0.433     1.947    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/C[32]
    DSP48E2_X9Y43        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[32]_C_DATA[32])
                                                      0.105     2.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA_INST/C_DATA[32]
                         net (fo=2, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA.C_DATA<32>
    DSP48E2_X9Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[32]_ALU_OUT[32])
                                                      0.585     2.637 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.637    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X9Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.746 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.786     3.532    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg_n_85
    SLICE_X67Y125        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4/O
                         net (fo=1, routed)           0.011     3.691    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4_n_12
    SLICE_X67Y125        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.846 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.872    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1_n_12
    SLICE_X67Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.887 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.913    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1_n_12
    SLICE_X67Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.999 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[56]_i_1/O[4]
                         net (fo=1, routed)           0.025     4.024    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[56]_i_1_n_23
    SLICE_X67Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X67Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[60]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.021ns  (logic 2.713ns (67.478%)  route 1.308ns (32.522%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=138, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/A[26]
    DSP48E2_X9Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[31])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER.U<31>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA.U_DATA<31>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[31])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU.ALU_OUT<31>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_P[31])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_OUTPUT_INST/P[31]
                         net (fo=33, routed)          0.433     1.947    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/C[32]
    DSP48E2_X9Y43        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[32]_C_DATA[32])
                                                      0.105     2.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA_INST/C_DATA[32]
                         net (fo=2, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA.C_DATA<32>
    DSP48E2_X9Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[32]_ALU_OUT[32])
                                                      0.585     2.637 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.637    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X9Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.746 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.786     3.532    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg_n_85
    SLICE_X67Y125        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4/O
                         net (fo=1, routed)           0.011     3.691    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4_n_12
    SLICE_X67Y125        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.846 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.872    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1_n_12
    SLICE_X67Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.887 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.913    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1_n_12
    SLICE_X67Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.995 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.026     4.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[56]_i_1_n_24
    SLICE_X67Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X67Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[59]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.014ns  (logic 2.732ns (68.069%)  route 1.282ns (31.931%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=138, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/A[26]
    DSP48E2_X9Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[31])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER.U<31>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA.U_DATA<31>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[31])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU.ALU_OUT<31>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_P[31])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_OUTPUT_INST/P[31]
                         net (fo=33, routed)          0.433     1.947    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/C[32]
    DSP48E2_X9Y43        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[32]_C_DATA[32])
                                                      0.105     2.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA_INST/C_DATA[32]
                         net (fo=2, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA.C_DATA<32>
    DSP48E2_X9Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[32]_ALU_OUT[32])
                                                      0.585     2.637 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.637    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X9Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.746 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.786     3.532    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg_n_85
    SLICE_X67Y125        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4/O
                         net (fo=1, routed)           0.011     3.691    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4_n_12
    SLICE_X67Y125        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.846 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.872    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1_n_12
    SLICE_X67Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.988 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.014    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1_n_20
    SLICE_X67Y126        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X67Y126        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[55]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.014ns  (logic 2.707ns (67.446%)  route 1.307ns (32.554%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=138, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/A[26]
    DSP48E2_X9Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[31])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER.U<31>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA.U_DATA<31>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[31])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU.ALU_OUT<31>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_P[31])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_OUTPUT_INST/P[31]
                         net (fo=33, routed)          0.433     1.947    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/C[32]
    DSP48E2_X9Y43        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[32]_C_DATA[32])
                                                      0.105     2.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA_INST/C_DATA[32]
                         net (fo=2, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA.C_DATA<32>
    DSP48E2_X9Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[32]_ALU_OUT[32])
                                                      0.585     2.637 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.637    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X9Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.746 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.786     3.532    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg_n_85
    SLICE_X67Y125        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4/O
                         net (fo=1, routed)           0.011     3.691    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4_n_12
    SLICE_X67Y125        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.846 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.872    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1_n_12
    SLICE_X67Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.887 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.913    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1_n_12
    SLICE_X67Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.989 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.025     4.014    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[56]_i_1_n_26
    SLICE_X67Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X67Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[57]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.013ns  (logic 2.732ns (68.086%)  route 1.281ns (31.914%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=138, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/A[26]
    DSP48E2_X9Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[31])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER.U<31>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA.U_DATA<31>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[31])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU.ALU_OUT<31>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_P[31])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_OUTPUT_INST/P[31]
                         net (fo=33, routed)          0.433     1.947    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/C[32]
    DSP48E2_X9Y43        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[32]_C_DATA[32])
                                                      0.105     2.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA_INST/C_DATA[32]
                         net (fo=2, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA.C_DATA<32>
    DSP48E2_X9Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[32]_ALU_OUT[32])
                                                      0.585     2.637 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.637    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X9Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.746 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.786     3.532    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg_n_85
    SLICE_X67Y125        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4/O
                         net (fo=1, routed)           0.011     3.691    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4_n_12
    SLICE_X67Y125        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.846 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.872    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1_n_12
    SLICE_X67Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.988 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1_n_22
    SLICE_X67Y126        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X67Y126        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[53]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.006ns  (logic 2.698ns (67.356%)  route 1.308ns (32.644%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=138, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/A[26]
    DSP48E2_X9Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[31])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER.U<31>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA.U_DATA<31>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[31])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU.ALU_OUT<31>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_P[31])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_OUTPUT_INST/P[31]
                         net (fo=33, routed)          0.433     1.947    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/C[32]
    DSP48E2_X9Y43        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[32]_C_DATA[32])
                                                      0.105     2.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA_INST/C_DATA[32]
                         net (fo=2, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA.C_DATA<32>
    DSP48E2_X9Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[32]_ALU_OUT[32])
                                                      0.585     2.637 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.637    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X9Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.746 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.786     3.532    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg_n_85
    SLICE_X67Y125        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4/O
                         net (fo=1, routed)           0.011     3.691    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4_n_12
    SLICE_X67Y125        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.846 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.872    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1_n_12
    SLICE_X67Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.887 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.913    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1_n_12
    SLICE_X67Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.980 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.026     4.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[56]_i_1_n_25
    SLICE_X67Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X67Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[58]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 2.719ns (67.965%)  route 1.282ns (32.035%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=138, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/A[26]
    DSP48E2_X9Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[26]_A2_DATA[26])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X9Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X9Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[31])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_MULTIPLIER.U<31>
    DSP48E2_X9Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_M_DATA.U_DATA<31>
    DSP48E2_X9Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[31])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU_INST/ALU_OUT[31]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_ALU.ALU_OUT<31>
    DSP48E2_X9Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[31]_P[31])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_16s_16s_32_1_1_U25/tmp_product/DSP_OUTPUT_INST/P[31]
                         net (fo=33, routed)          0.433     1.947    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/C[32]
    DSP48E2_X9Y43        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[32]_C_DATA[32])
                                                      0.105     2.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA_INST/C_DATA[32]
                         net (fo=2, routed)           0.000     2.052    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_C_DATA.C_DATA<32>
    DSP48E2_X9Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[32]_ALU_OUT[32])
                                                      0.585     2.637 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     2.637    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X9Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     2.746 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.786     3.532    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/mul_ln126_reg_2113_reg_n_85
    SLICE_X67Y125        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4/O
                         net (fo=1, routed)           0.011     3.691    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166[40]_i_4_n_12
    SLICE_X67Y125        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.846 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.872    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[40]_i_1_n_12
    SLICE_X67Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     3.975 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1/O[6]
                         net (fo=1, routed)           0.026     4.001    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[48]_i_1_n_21
    SLICE_X67Y126        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X67Y126        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/empty_74_fu_166_reg[54]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q0[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[9] (IN)
                         net (fo=15, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[9]
    SLICE_X71Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X71Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[9]/C

Slack:                    inf
  Source:                 indata_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[11] (IN)
                         net (fo=16, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[11]
    SLICE_X71Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X71Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[11]/C

Slack:                    inf
  Source:                 indata_q0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[13] (IN)
                         net (fo=15, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[13]
    SLICE_X71Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X71Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[13]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[15] (IN)
                         net (fo=138, unset)          0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[15]
    SLICE_X71Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X71Y119        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[15]/C

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=18, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[1]
    SLICE_X71Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X71Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[1]/C

Slack:                    inf
  Source:                 indata_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[3] (IN)
                         net (fo=15, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[3]
    SLICE_X71Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X71Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[3]/C

Slack:                    inf
  Source:                 indata_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[5] (IN)
                         net (fo=15, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[5]
    SLICE_X71Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X71Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[5]/C

Slack:                    inf
  Source:                 indata_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[7] (IN)
                         net (fo=16, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/indata_q0[7]
    SLICE_X71Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/ap_clk
    SLICE_X71Y118        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/sl_4_reg_1846_reg[7]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=146, unset)          0.009     0.009    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X73Y99         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X73Y99         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=146, unset)          0.009     0.009    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X73Y123        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X73Y123        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C





