
---------- Begin Simulation Statistics ----------
final_tick                                39918983000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 435288                       # Simulator instruction rate (inst/s)
host_mem_usage                                 822500                       # Number of bytes of host memory used
host_op_rate                                   867477                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.49                       # Real time elapsed on the host
host_tick_rate                             3475198655                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000001                       # Number of instructions simulated
sim_ops                                       9964519                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039919                       # Number of seconds simulated
sim_ticks                                 39918983000                       # Number of ticks simulated
system.cpu.Branches                           1055686                       # Number of branches fetched
system.cpu.committedInsts                     5000001                       # Number of instructions committed
system.cpu.committedOps                       9964519                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1147120                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2191                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      866715                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           920                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6485892                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           358                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         39918983                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   39918983                       # Number of busy cycles
system.cpu.num_cc_register_reads              5795599                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3170703                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       758199                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 397324                       # Number of float alu accesses
system.cpu.num_fp_insts                        397324                       # number of float instructions
system.cpu.num_fp_register_reads               607494                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              262224                       # number of times the floating registers were written
system.cpu.num_func_calls                      209128                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9679350                       # Number of integer alu accesses
system.cpu.num_int_insts                      9679350                       # number of integer instructions
system.cpu.num_int_register_reads            19081414                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7846782                       # number of times the integer registers were written
system.cpu.num_load_insts                     1145403                       # Number of load instructions
system.cpu.num_mem_refs                       2012019                       # number of memory refs
system.cpu.num_store_insts                     866616                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 70097      0.70%      0.70% # Class of executed instruction
system.cpu.op_class::IntAlu                   7567682     75.94%     76.65% # Class of executed instruction
system.cpu.op_class::IntMult                    34402      0.35%     76.99% # Class of executed instruction
system.cpu.op_class::IntDiv                     34270      0.34%     77.34% # Class of executed instruction
system.cpu.op_class::FloatAdd                    4104      0.04%     77.38% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.38% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.38% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.38% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.38% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.38% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.38% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.38% # Class of executed instruction
system.cpu.op_class::SimdAdd                    10876      0.11%     77.49% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.49% # Class of executed instruction
system.cpu.op_class::SimdAlu                   110565      1.11%     78.60% # Class of executed instruction
system.cpu.op_class::SimdCmp                       24      0.00%     78.60% # Class of executed instruction
system.cpu.op_class::SimdCvt                    51712      0.52%     79.12% # Class of executed instruction
system.cpu.op_class::SimdMisc                   66834      0.67%     79.79% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShift                   2218      0.02%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   2      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  21      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::MemRead                  1094058     10.98%     90.79% # Class of executed instruction
system.cpu.op_class::MemWrite                  771817      7.75%     98.53% # Class of executed instruction
system.cpu.op_class::FloatMemRead               51345      0.52%     99.05% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              94799      0.95%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9964843                       # Class of executed instruction
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       105322                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        22113                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         211149                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            22114                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38676                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7281                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6192                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4547                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20656                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20656                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7281                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        66613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        66613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  66613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      2184256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      2184256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2184256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27937                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27937    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27937                       # Request fanout histogram
system.membus.reqLayer0.occupancy            63444000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          149895244                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6440360                       # number of demand (read+write) hits
system.icache.demand_hits::total              6440360                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6440360                       # number of overall hits
system.icache.overall_hits::total             6440360                       # number of overall hits
system.icache.demand_misses::.cpu.inst          45532                       # number of demand (read+write) misses
system.icache.demand_misses::total              45532                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         45532                       # number of overall misses
system.icache.overall_misses::total             45532                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   4637529000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   4637529000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   4637529000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   4637529000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6485892                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6485892                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6485892                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6485892                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.007020                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.007020                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.007020                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.007020                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 101852.082052                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 101852.082052                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 101852.082052                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 101852.082052                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        45532                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         45532                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        45532                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        45532                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   4546465000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   4546465000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   4546465000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   4546465000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.007020                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.007020                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.007020                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.007020                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 99852.082052                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 99852.082052                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 99852.082052                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 99852.082052                       # average overall mshr miss latency
system.icache.replacements                      45020                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6440360                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6440360                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         45532                       # number of ReadReq misses
system.icache.ReadReq_misses::total             45532                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   4637529000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   4637529000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6485892                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6485892                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.007020                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.007020                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 101852.082052                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 101852.082052                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        45532                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        45532                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   4546465000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   4546465000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007020                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.007020                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99852.082052                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 99852.082052                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               486.143527                       # Cycle average of tags in use
system.icache.tags.total_refs                 6485892                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 45532                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                142.446894                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   486.143527                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.949499                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.949499                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          448                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6531424                       # Number of tag accesses
system.icache.tags.data_accesses              6531424                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          262272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1525696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1787968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       262272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         262272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       396288                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           396288                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             4098                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            23839                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                27937                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          6192                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                6192                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6570107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           38219811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               44789919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6570107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6570107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         9927307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               9927307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         9927307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6570107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          38219811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              54717226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      6191.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      4098.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     23836.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.016053124500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           349                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           349                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                72192                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                5822                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        27937                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        6192                       # Number of write requests accepted
system.mem_ctrl.readBursts                      27937                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      6192                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2035                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1866                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1492                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1457                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1641                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1806                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2056                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2073                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1912                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1744                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1461                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1606                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1626                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1469                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1874                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1816                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                547                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                525                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                247                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                129                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                214                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                288                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                650                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                660                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                466                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                335                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               210                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               266                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               397                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               290                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               453                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               488                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       18.41                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     370599000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   139670000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                894361500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      13266.95                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32016.95                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     15221                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     4714                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  54.49                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 76.14                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  27937                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  6192                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    27903                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       30                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     285                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     295                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     350                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     350                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     350                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     350                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     351                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     350                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     350                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     351                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        14163                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     154.055497                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    110.392247                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    160.532429                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          8166     57.66%     57.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         3120     22.03%     79.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1549     10.94%     90.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          348      2.46%     93.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          535      3.78%     96.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          289      2.04%     98.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           48      0.34%     99.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           38      0.27%     99.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           70      0.49%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         14163                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          349                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       80.014327                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      34.392098                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     468.734837                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511            342     97.99%     97.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-1023            4      1.15%     99.14% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1535            2      0.57%     99.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::8192-8703            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            349                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          349                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.664756                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.647242                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.768968                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                59     16.91%     16.91% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 4      1.15%     18.05% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               281     80.52%     98.57% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 5      1.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            349                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1787776                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      192                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   394560                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1787968                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                396288                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         44.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          9.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      44.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       9.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.43                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.35                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.08                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    39918278000                       # Total gap between requests
system.mem_ctrl.avgGap                     1169629.29                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       262272                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1525504                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       394560                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 6570107.259496064857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 38215001.619655489922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 9884019.339871458709                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         4098                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        23839                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         6192                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    135740750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    758620750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 710750174250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33123.66                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31822.68                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 114785234.86                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     58.42                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              50087100                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              26618130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             96447120                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            15164100                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3150644640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        9427574280                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        7389879840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         20156415210                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         504.933084                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  19121334000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1332760000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  19464889000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              51043860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              27130455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            103001640                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            17017200                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3150644640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        9649485540                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        7203007200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         20201330535                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         506.058246                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  18633729750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1332760000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  19952493250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           37302                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           33622                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               70924                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          37302                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          33622                       # number of overall hits
system.l2cache.overall_hits::total              70924                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          8230                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         26673                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             34903                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         8230                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        26673                       # number of overall misses
system.l2cache.overall_misses::total            34903                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   3626286000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  17686831000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  21313117000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   3626286000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  17686831000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  21313117000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        45532                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        60295                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          105827                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        45532                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        60295                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         105827                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.180752                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.442375                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.329812                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.180752                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.442375                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.329812                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 440617.982989                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 663098.676564                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 610638.541100                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 440617.982989                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 663098.676564                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 610638.541100                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          19809                       # number of writebacks
system.l2cache.writebacks::total                19809                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         8230                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        26673                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        34903                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         8230                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        26673                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        34903                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   3461686000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  17153371000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  20615057000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   3461686000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  17153371000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  20615057000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.180752                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.442375                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.329812                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.180752                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.442375                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.329812                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 420617.982989                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 643098.676564                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 590638.541100                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 420617.982989                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 643098.676564                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 590638.541100                       # average overall mshr miss latency
system.l2cache.replacements                     35849                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        49315                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        49315                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        49315                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        49315                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         6351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         6351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          302                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             302                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          217                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           217                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     20737000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     20737000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data          519                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          519                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.418112                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.418112                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 95562.211982                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 95562.211982                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          217                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          217                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     24497000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     24497000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.418112                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.418112                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 112889.400922                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 112889.400922                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         5632                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             5632                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        20821                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          20821                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  14995016000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  14995016000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        26453                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        26453                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.787094                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.787094                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 720187.118774                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 720187.118774                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        20821                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        20821                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  14578596000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  14578596000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.787094                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.787094                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 700187.118774                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 700187.118774                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        37302                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        27990                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        65292                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         8230                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         5852                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        14082                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   3626286000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   2691815000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   6318101000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        45532                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        33842                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        79374                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.180752                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.172921                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.177413                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 440617.982989                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 459982.057416                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 448665.033376                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         8230                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         5852                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        14082                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   3461686000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   2574775000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   6036461000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.180752                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.172921                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.177413                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 420617.982989                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 439982.057416                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 428665.033376                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3680.640638                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 204709                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                39945                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.124772                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   228.396575                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   508.269177                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2943.974886                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.055761                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.124089                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.718744                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.898594                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          982                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3005                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               251093                       # Number of tag accesses
system.l2cache.tags.data_accesses              251093                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst             2647                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             2069                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                 4716                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst            2647                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            2069                       # number of overall hits
system.l3Dram.overall_hits::total                4716                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           5583                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          24598                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              30181                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          5583                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         24598                       # number of overall misses
system.l3Dram.overall_misses::total             30181                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   3153859000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  16486307000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  19640166000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   3153859000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  16486307000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  19640166000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst         8230                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        26667                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            34897                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst         8230                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        26667                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           34897                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.678372                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.922413                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.864859                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.678372                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.922413                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.864859                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 564903.994268                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 670229.571510                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 650746.032272                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 564903.994268                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 670229.571510                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 650746.032272                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs             12                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     1                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks           14060                       # number of writebacks
system.l3Dram.writebacks::total                 14060                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         5583                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        24598                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         30181                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         5583                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        24598                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        30181                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   2869126000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data  15231809000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  18100935000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   2869126000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data  15231809000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  18100935000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.678372                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.922413                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.864859                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.678372                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.922413                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.864859                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 513903.994268                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 619229.571510                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 599746.032272                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 513903.994268                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 619229.571510                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 599746.032272                       # average overall mshr miss latency
system.l3Dram.replacements                      30720                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        19809                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        19809                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        19809                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        19809                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         5533                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         5533                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          174                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              174                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data           49                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total             49                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data          223                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          223                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.219731                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.219731                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data           49                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total           49                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data      8869000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total      8869000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.219731                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.219731                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data            99                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                99                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data        20716                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total           20716                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data  14135946000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total  14135946000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        20815                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         20815                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.995244                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.995244                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 682368.507434                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 682368.507434                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data        20716                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total        20716                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data  13079430000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total  13079430000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.995244                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.995244                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 631368.507434                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 631368.507434                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst         2647                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         1970                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total          4617                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         5583                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         3882                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         9465                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   3153859000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   2350361000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   5504220000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst         8230                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         5852                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        14082                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.678372                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.663363                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.672135                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 564903.994268                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 605451.056157                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 581534.072900                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         5583                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         3882                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         9465                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   2869126000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   2152379000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   5021505000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.678372                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.663363                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.672135                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 513903.994268                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 554451.056157                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 530534.072900                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              6371.719686                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   60243                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 38891                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.549022                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks  1305.542481                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   665.931348                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  4400.245857                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.159368                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.081290                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.537139                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.777798                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         8171                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2         1020                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         5908                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         1124                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.997437                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                104728                       # Number of tag accesses
system.l3Dram.tags.data_accesses               104728                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1950455                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1950455                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1952020                       # number of overall hits
system.dcache.overall_hits::total             1952020                       # number of overall hits
system.dcache.demand_misses::.cpu.data          60424                       # number of demand (read+write) misses
system.dcache.demand_misses::total              60424                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         61491                       # number of overall misses
system.dcache.overall_misses::total             61491                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  18509798000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  18509798000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  18509798000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  18509798000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2010879                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2010879                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2013511                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2013511                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.030049                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.030049                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.030539                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.030539                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 306331.887992                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 306331.887992                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 301016.376380                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 301016.376380                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs            107                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     1                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          107                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           49315                       # number of writebacks
system.dcache.writebacks::total                 49315                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data          218                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total             218                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data          218                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total            218                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        60206                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         60206                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        60814                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        60814                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  18262580000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  18262580000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  18625885000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  18625885000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.029940                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.029940                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.030203                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.030203                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 303334.883566                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 303334.883566                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 306276.268622                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 306276.268622                       # average overall mshr miss latency
system.dcache.replacements                      59783                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1110999                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1110999                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         33451                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             33451                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   3219328000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   3219328000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1144450                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1144450                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.029229                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.029229                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 96240.112403                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 96240.112403                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_hits::.cpu.data          217                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_hits::total            217                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_misses::.cpu.data        33234                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        33234                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   3026439000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   3026439000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029039                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.029039                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91064.542336                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 91064.542336                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         839456                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             839456                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        26973                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            26973                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data  15290470000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total  15290470000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       866429                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         866429                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.031131                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.031131                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 566880.584288                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 566880.584288                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total             1                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data        26972                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        26972                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data  15236141000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total  15236141000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031130                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.031130                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 564887.327599                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 564887.327599                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data          1565                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total              1565                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data         1067                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total            1067                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         2632                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          2632                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.405395                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.405395                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          608                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          608                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    363305000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    363305000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.231003                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.231003                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 597541.118421                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 597541.118421                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               505.360441                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2012834                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 60295                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 33.383100                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   505.360441                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.987032                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.987032                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2073806                       # Number of tag accesses
system.dcache.tags.data_accesses              2073806                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst         1485                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data          759                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           2244                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst         1485                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data          759                       # number of overall hits
system.DynamicCache.overall_hits::total          2244                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         4098                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        23839                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        27937                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         4098                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        23839                       # number of overall misses
system.DynamicCache.overall_misses::total        27937                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   2391343000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data  13878641000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  16269984000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   2391343000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data  13878641000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  16269984000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         5583                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        24598                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        30181                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         5583                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        24598                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        30181                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.734014                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.969144                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.925649                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.734014                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.969144                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.925649                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 583539.043436                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 582182.180461                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 582381.214876                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 583539.043436                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 582182.180461                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 582381.214876                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks         6193                       # number of writebacks
system.DynamicCache.writebacks::total            6193                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         4098                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        23839                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        27937                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         4098                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        23839                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        27937                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   1858603000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data  10779571000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  12638174000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   1858603000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data  10779571000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  12638174000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.734014                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.969144                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.925649                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.734014                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.969144                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.925649                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 453539.043436                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 452182.180461                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 452381.214876                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 453539.043436                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 452182.180461                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 452381.214876                       # average overall mshr miss latency
system.DynamicCache.replacements                19846                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks        14059                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total        14059                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks        14059                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total        14059                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks         2456                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total         2456                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data           49                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total           49                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data           49                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total           49                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data           60                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total           60                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data        20656                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total        20656                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data  12015114000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total  12015114000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data        20716                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total        20716                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.997104                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.997104                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 581676.704105                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 581676.704105                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data        20656                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total        20656                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   9329834000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   9329834000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.997104                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.997104                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 451676.704105                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 451676.704105                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst         1485                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data          699                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         2184                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         4098                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         3183                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         7281                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   2391343000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   1863527000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   4254870000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         5583                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         3882                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         9465                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.734014                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.819938                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.769255                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 583539.043436                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 585462.456802                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 584379.892872                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         4098                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         3183                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         7281                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1858603000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   1449737000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   3308340000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.734014                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.819938                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.769255                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 453539.043436                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 455462.456802                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 454379.892872                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse       10449.343940                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             48854                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           35827                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.363608                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  1366.845283                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  1490.586205                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  7591.912452                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.166851                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.181956                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.926747                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     1.275555                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024        15981                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2         1597                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         9574                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         4583                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     1.950806                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           87150                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          87150                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               79374                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         89377                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            101840                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq               519                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp              519                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              26453                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             26453                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          79374                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       181411                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       136084                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  317495                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      7015040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      2914048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  9929088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             86414                       # Total snoops (count)
system.l2bar.snoopTraffic                     2563968                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             192760                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.114733                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.318717                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   170645     88.53%     88.53% # Request fanout histogram
system.l2bar.snoop_fanout::1                    22114     11.47%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bar.snoop_fanout::total               192760                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            309779000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           136596000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           181404000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39918983000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  39918983000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
