{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701289276773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701289276773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 17:21:16 2023 " "Processing started: Wed Nov 29 17:21:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701289276773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289276773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MatrixLinearRegression -c MatrixLinearRegression " "Command: quartus_map --read_settings_files=on --write_settings_files=off MatrixLinearRegression -c MatrixLinearRegression" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289276773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701289277128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701289277128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixlinearregression.vhd 3 1 " "Found 3 design units, including 1 entities, in source file matrixlinearregression.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 newtype " "Found design unit 1: newtype" {  } { { "MatrixLinearRegression.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289284552 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MatrixLinearRegression-Behavioral " "Found design unit 2: MatrixLinearRegression-Behavioral" {  } { { "MatrixLinearRegression.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289284552 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixLinearRegression " "Found entity 1: MatrixLinearRegression" {  } { { "MatrixLinearRegression.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289284552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289284552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixinverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixinverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixInverter-Behavioral " "Found design unit 1: MatrixInverter-Behavioral" {  } { { "MatrixInverter.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289284554 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixInverter " "Found entity 1: MatrixInverter" {  } { { "MatrixInverter.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289284554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289284554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixMultiplier-Behavioral " "Found design unit 1: MatrixMultiplier-Behavioral" {  } { { "MatrixMultiplier.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixMultiplier.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289284555 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixMultiplier " "Found entity 1: MatrixMultiplier" {  } { { "MatrixMultiplier.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixMultiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289284555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289284555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixtranspose.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixtranspose.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixTranspose-Behavioral " "Found design unit 1: MatrixTranspose-Behavioral" {  } { { "MatrixTranspose.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixTranspose.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289284557 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixTranspose " "Found entity 1: MatrixTranspose" {  } { { "MatrixTranspose.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixTranspose.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289284557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289284557 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Reader.vhd " "Can't analyze file -- file Reader.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701289284559 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UartRx.vhd " "Can't analyze file -- file UartRx.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701289284561 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UartTx.vhd " "Can't analyze file -- file UartTx.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701289284564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialuartcommunication.vhd 3 1 " "Found 3 design units, including 1 entities, in source file serialuartcommunication.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart2_pkg " "Found design unit 1: uart2_pkg" {  } { { "SerialUartCommunication.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289284570 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SerialUartCommunication-logic " "Found design unit 2: SerialUartCommunication-logic" {  } { { "SerialUartCommunication.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289284570 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialUartCommunication " "Found entity 1: SerialUartCommunication" {  } { { "SerialUartCommunication.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289284570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289284570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixoperations.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixoperations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixOperations-Behavioral " "Found design unit 1: MatrixOperations-Behavioral" {  } { { "MatrixOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixOperations.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289284571 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixOperations " "Found entity 1: MatrixOperations" {  } { { "MatrixOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixOperations.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289284571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289284571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MatrixLinearRegression " "Elaborating entity \"MatrixLinearRegression\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701289284608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialUartCommunication SerialUartCommunication:uart_comm " "Elaborating entity \"SerialUartCommunication\" for hierarchy \"SerialUartCommunication:uart_comm\"" {  } { { "MatrixLinearRegression.vhd" "uart_comm" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701289284609 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "os_pulse SerialUartCommunication.vhd(133) " "VHDL Process Statement warning at SerialUartCommunication.vhd(133): signal \"os_pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialUartCommunication.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701289284610 "|MatrixLinearRegression|SerialUartCommunication:uart_comm"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701289285055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701289285261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701289285261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701289285288 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701289285288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701289285288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701289285288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701289285298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 17:21:25 2023 " "Processing ended: Wed Nov 29 17:21:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701289285298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701289285298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701289285298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289285298 ""}
