32-bit-Multiply-and-Accumulate-Circuit
--------------------------------------

Designed a 32-bit MAC unit in VHDL to multiply two 16-bit operands and add to a 32-bit accumulator
Incorporated Dadda Reduction and Logarithmic Brent Kung addition algorithms to minimize latency
Simulated Structural VHDL design in ModelSim with various input combinations to validate functionality

The progeam files and report is available in the folder
