{
  "module_name": "ksz8795_reg.h",
  "hash_id": "0182c94ae5b06d029312dc0194f14eb0caf093df7eb9d3a052979d1174c75461",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/dsa/microchip/ksz8795_reg.h",
  "human_readable_source": " \n \n\n#ifndef __KSZ8795_REG_H\n#define __KSZ8795_REG_H\n\n#define KS_PORT_M\t\t\t0x1F\n\n#define KS_PRIO_M\t\t\t0x3\n#define KS_PRIO_S\t\t\t2\n\n#define SW_REVISION_M\t\t\t0x0E\n#define SW_REVISION_S\t\t\t1\n\n#define KSZ8863_REG_SW_RESET\t\t0x43\n\n#define KSZ8863_GLOBAL_SOFTWARE_RESET\tBIT(4)\n#define KSZ8863_PCS_RESET\t\tBIT(0)\n\n#define REG_SW_CTRL_0\t\t\t0x02\n\n#define SW_NEW_BACKOFF\t\t\tBIT(7)\n#define SW_GLOBAL_RESET\t\t\tBIT(6)\n#define SW_FLUSH_DYN_MAC_TABLE\t\tBIT(5)\n#define SW_FLUSH_STA_MAC_TABLE\t\tBIT(4)\n#define SW_LINK_AUTO_AGING\t\tBIT(0)\n\n#define REG_SW_CTRL_1\t\t\t0x03\n\n#define SW_HUGE_PACKET\t\t\tBIT(6)\n#define SW_TX_FLOW_CTRL_DISABLE\t\tBIT(5)\n#define SW_RX_FLOW_CTRL_DISABLE\t\tBIT(4)\n#define SW_CHECK_LENGTH\t\t\tBIT(3)\n#define SW_AGING_ENABLE\t\t\tBIT(2)\n#define SW_FAST_AGING\t\t\tBIT(1)\n#define SW_AGGR_BACKOFF\t\t\tBIT(0)\n\n#define REG_SW_CTRL_2\t\t\t0x04\n\n#define UNICAST_VLAN_BOUNDARY\t\tBIT(7)\n#define SW_BACK_PRESSURE\t\tBIT(5)\n#define FAIR_FLOW_CTRL\t\t\tBIT(4)\n#define NO_EXC_COLLISION_DROP\t\tBIT(3)\n#define SW_LEGAL_PACKET_DISABLE\t\tBIT(1)\n\n#define KSZ8863_HUGE_PACKET_ENABLE\tBIT(2)\n#define KSZ8863_LEGAL_PACKET_ENABLE\tBIT(1)\n\n#define REG_SW_CTRL_3\t\t\t0x05\n #define WEIGHTED_FAIR_QUEUE_ENABLE\tBIT(3)\n\n#define SW_VLAN_ENABLE\t\t\tBIT(7)\n#define SW_IGMP_SNOOP\t\t\tBIT(6)\n#define SW_MIRROR_RX_TX\t\t\tBIT(0)\n\n#define REG_SW_CTRL_4\t\t\t0x06\n\n#define SW_HALF_DUPLEX_FLOW_CTRL\tBIT(7)\n#define SW_HALF_DUPLEX\t\t\tBIT(6)\n#define SW_FLOW_CTRL\t\t\tBIT(5)\n#define SW_10_MBIT\t\t\tBIT(4)\n#define SW_REPLACE_VID\t\t\tBIT(3)\n\n#define REG_SW_CTRL_5\t\t\t0x07\n\n#define REG_SW_CTRL_6\t\t\t0x08\n\n#define SW_MIB_COUNTER_FLUSH\t\tBIT(7)\n#define SW_MIB_COUNTER_FREEZE\t\tBIT(6)\n#define SW_MIB_COUNTER_CTRL_ENABLE\tKS_PORT_M\n\n#define REG_SW_CTRL_9\t\t\t0x0B\n\n#define SPI_CLK_125_MHZ\t\t\t0x80\n#define SPI_CLK_62_5_MHZ\t\t0x40\n#define SPI_CLK_31_25_MHZ\t\t0x00\n\n#define SW_LED_MODE_M\t\t\t0x3\n#define SW_LED_MODE_S\t\t\t4\n#define SW_LED_LINK_ACT_SPEED\t\t0\n#define SW_LED_LINK_ACT\t\t\t1\n#define SW_LED_LINK_ACT_DUPLEX\t\t2\n#define SW_LED_LINK_DUPLEX\t\t3\n\n#define REG_SW_CTRL_10\t\t\t0x0C\n\n#define SW_PASS_PAUSE\t\t\tBIT(0)\n\n#define REG_SW_CTRL_11\t\t\t0x0D\n\n#define REG_POWER_MANAGEMENT_1\t\t0x0E\n\n#define SW_PLL_POWER_DOWN\t\tBIT(5)\n#define SW_POWER_MANAGEMENT_MODE_M\t0x3\n#define SW_POWER_MANAGEMENT_MODE_S\t3\n#define SW_POWER_NORMAL\t\t\t0\n#define SW_ENERGY_DETECTION\t\t1\n#define SW_SOFTWARE_POWER_DOWN\t\t2\n\n#define REG_POWER_MANAGEMENT_2\t\t0x0F\n\n#define REG_PORT_1_CTRL_0\t\t0x10\n#define REG_PORT_2_CTRL_0\t\t0x20\n#define REG_PORT_3_CTRL_0\t\t0x30\n#define REG_PORT_4_CTRL_0\t\t0x40\n#define REG_PORT_5_CTRL_0\t\t0x50\n\n#define PORT_BROADCAST_STORM\t\tBIT(7)\n#define PORT_DIFFSERV_ENABLE\t\tBIT(6)\n#define PORT_802_1P_ENABLE\t\tBIT(5)\n#define PORT_BASED_PRIO_S\t\t3\n#define PORT_BASED_PRIO_M\t\tKS_PRIO_M\n#define PORT_BASED_PRIO_0\t\t0\n#define PORT_BASED_PRIO_1\t\t1\n#define PORT_BASED_PRIO_2\t\t2\n#define PORT_BASED_PRIO_3\t\t3\n#define PORT_INSERT_TAG\t\t\tBIT(2)\n#define PORT_REMOVE_TAG\t\t\tBIT(1)\n#define PORT_QUEUE_SPLIT_L\t\tBIT(0)\n\n#define REG_PORT_1_CTRL_1\t\t0x11\n#define REG_PORT_2_CTRL_1\t\t0x21\n#define REG_PORT_3_CTRL_1\t\t0x31\n#define REG_PORT_4_CTRL_1\t\t0x41\n#define REG_PORT_5_CTRL_1\t\t0x51\n\n#define PORT_MIRROR_SNIFFER\t\tBIT(7)\n#define PORT_MIRROR_RX\t\t\tBIT(6)\n#define PORT_MIRROR_TX\t\t\tBIT(5)\n#define PORT_VLAN_MEMBERSHIP\t\tKS_PORT_M\n\n#define REG_PORT_1_CTRL_2\t\t0x12\n#define REG_PORT_2_CTRL_2\t\t0x22\n#define REG_PORT_3_CTRL_2\t\t0x32\n#define REG_PORT_4_CTRL_2\t\t0x42\n#define REG_PORT_5_CTRL_2\t\t0x52\n\n#define PORT_INGRESS_FILTER\t\tBIT(6)\n#define PORT_DISCARD_NON_VID\t\tBIT(5)\n#define PORT_FORCE_FLOW_CTRL\t\tBIT(4)\n#define PORT_BACK_PRESSURE\t\tBIT(3)\n\n#define REG_PORT_1_CTRL_3\t\t0x13\n#define REG_PORT_2_CTRL_3\t\t0x23\n#define REG_PORT_3_CTRL_3\t\t0x33\n#define REG_PORT_4_CTRL_3\t\t0x43\n#define REG_PORT_5_CTRL_3\t\t0x53\n#define REG_PORT_1_CTRL_4\t\t0x14\n#define REG_PORT_2_CTRL_4\t\t0x24\n#define REG_PORT_3_CTRL_4\t\t0x34\n#define REG_PORT_4_CTRL_4\t\t0x44\n#define REG_PORT_5_CTRL_4\t\t0x54\n\n#define PORT_DEFAULT_VID\t\t0x0001\n\n#define REG_PORT_1_CTRL_5\t\t0x15\n#define REG_PORT_2_CTRL_5\t\t0x25\n#define REG_PORT_3_CTRL_5\t\t0x35\n#define REG_PORT_4_CTRL_5\t\t0x45\n#define REG_PORT_5_CTRL_5\t\t0x55\n\n#define PORT_ACL_ENABLE\t\t\tBIT(2)\n#define PORT_AUTHEN_MODE\t\t0x3\n#define PORT_AUTHEN_PASS\t\t0\n#define PORT_AUTHEN_BLOCK\t\t1\n#define PORT_AUTHEN_TRAP\t\t2\n\n#define REG_PORT_5_CTRL_6\t\t0x56\n\n#define PORT_MII_INTERNAL_CLOCK\t\tBIT(7)\n#define PORT_GMII_MAC_MODE\t\tBIT(2)\n\n#define REG_PORT_1_CTRL_7\t\t0x17\n#define REG_PORT_2_CTRL_7\t\t0x27\n#define REG_PORT_3_CTRL_7\t\t0x37\n#define REG_PORT_4_CTRL_7\t\t0x47\n\n#define PORT_AUTO_NEG_ASYM_PAUSE\tBIT(5)\n#define PORT_AUTO_NEG_SYM_PAUSE\t\tBIT(4)\n#define PORT_AUTO_NEG_100BTX_FD\t\tBIT(3)\n#define PORT_AUTO_NEG_100BTX\t\tBIT(2)\n#define PORT_AUTO_NEG_10BT_FD\t\tBIT(1)\n#define PORT_AUTO_NEG_10BT\t\tBIT(0)\n\n#define REG_PORT_1_STATUS_0\t\t0x18\n#define REG_PORT_2_STATUS_0\t\t0x28\n#define REG_PORT_3_STATUS_0\t\t0x38\n#define REG_PORT_4_STATUS_0\t\t0x48\n\n \n#define PORT_REMOTE_ASYM_PAUSE\t\tBIT(5)\n#define PORT_REMOTE_SYM_PAUSE\t\tBIT(4)\n#define PORT_REMOTE_100BTX_FD\t\tBIT(3)\n#define PORT_REMOTE_100BTX\t\tBIT(2)\n#define PORT_REMOTE_10BT_FD\t\tBIT(1)\n#define PORT_REMOTE_10BT\t\tBIT(0)\n\n#define REG_PORT_1_STATUS_1\t\t0x19\n#define REG_PORT_2_STATUS_1\t\t0x29\n#define REG_PORT_3_STATUS_1\t\t0x39\n#define REG_PORT_4_STATUS_1\t\t0x49\n\n#define PORT_HP_MDIX\t\t\tBIT(7)\n#define PORT_REVERSED_POLARITY\t\tBIT(5)\n#define PORT_TX_FLOW_CTRL\t\tBIT(4)\n#define PORT_RX_FLOW_CTRL\t\tBIT(3)\n#define PORT_STAT_SPEED_100MBIT\t\tBIT(2)\n#define PORT_STAT_FULL_DUPLEX\t\tBIT(1)\n\n#define PORT_REMOTE_FAULT\t\tBIT(0)\n\n#define REG_PORT_1_LINK_MD_CTRL\t\t0x1A\n#define REG_PORT_2_LINK_MD_CTRL\t\t0x2A\n#define REG_PORT_3_LINK_MD_CTRL\t\t0x3A\n#define REG_PORT_4_LINK_MD_CTRL\t\t0x4A\n\n#define PORT_CABLE_10M_SHORT\t\tBIT(7)\n#define PORT_CABLE_DIAG_RESULT_M\tGENMASK(6, 5)\n#define PORT_CABLE_DIAG_RESULT_S\t5\n#define PORT_CABLE_STAT_NORMAL\t\t0\n#define PORT_CABLE_STAT_OPEN\t\t1\n#define PORT_CABLE_STAT_SHORT\t\t2\n#define PORT_CABLE_STAT_FAILED\t\t3\n#define PORT_START_CABLE_DIAG\t\tBIT(4)\n#define PORT_FORCE_LINK\t\t\tBIT(3)\n#define PORT_POWER_SAVING\t\tBIT(2)\n#define PORT_PHY_REMOTE_LOOPBACK\tBIT(1)\n#define PORT_CABLE_FAULT_COUNTER_H\t0x01\n\n#define REG_PORT_1_LINK_MD_RESULT\t0x1B\n#define REG_PORT_2_LINK_MD_RESULT\t0x2B\n#define REG_PORT_3_LINK_MD_RESULT\t0x3B\n#define REG_PORT_4_LINK_MD_RESULT\t0x4B\n\n#define PORT_CABLE_FAULT_COUNTER_L\t0xFF\n#define PORT_CABLE_FAULT_COUNTER\t0x1FF\n\n#define REG_PORT_1_CTRL_9\t\t0x1C\n#define REG_PORT_2_CTRL_9\t\t0x2C\n#define REG_PORT_3_CTRL_9\t\t0x3C\n#define REG_PORT_4_CTRL_9\t\t0x4C\n\n#define PORT_AUTO_NEG_ENABLE\t\tBIT(7)\n#define PORT_AUTO_NEG_DISABLE\t\tBIT(7)\n#define PORT_FORCE_100_MBIT\t\tBIT(6)\n#define PORT_FORCE_FULL_DUPLEX\t\tBIT(5)\n\n#define REG_PORT_1_CTRL_10\t\t0x1D\n#define REG_PORT_2_CTRL_10\t\t0x2D\n#define REG_PORT_3_CTRL_10\t\t0x3D\n#define REG_PORT_4_CTRL_10\t\t0x4D\n\n#define PORT_LED_OFF\t\t\tBIT(7)\n#define PORT_TX_DISABLE\t\t\tBIT(6)\n#define PORT_AUTO_NEG_RESTART\t\tBIT(5)\n#define PORT_POWER_DOWN\t\t\tBIT(3)\n#define PORT_AUTO_MDIX_DISABLE\t\tBIT(2)\n#define PORT_FORCE_MDIX\t\t\tBIT(1)\n#define PORT_MAC_LOOPBACK\t\tBIT(0)\n\n#define REG_PORT_1_STATUS_2\t\t0x1E\n#define REG_PORT_2_STATUS_2\t\t0x2E\n#define REG_PORT_3_STATUS_2\t\t0x3E\n#define REG_PORT_4_STATUS_2\t\t0x4E\n\n#define PORT_MDIX_STATUS\t\tBIT(7)\n#define PORT_AUTO_NEG_COMPLETE\t\tBIT(6)\n#define PORT_STAT_LINK_GOOD\t\tBIT(5)\n\n#define REG_PORT_1_STATUS_3\t\t0x1F\n#define REG_PORT_2_STATUS_3\t\t0x2F\n#define REG_PORT_3_STATUS_3\t\t0x3F\n#define REG_PORT_4_STATUS_3\t\t0x4F\n\n#define PORT_PHY_LOOPBACK\t\tBIT(7)\n#define PORT_PHY_ISOLATE\t\tBIT(5)\n#define PORT_PHY_SOFT_RESET\t\tBIT(4)\n#define PORT_PHY_FORCE_LINK\t\tBIT(3)\n#define PORT_PHY_MODE_M\t\t\t0x7\n#define PHY_MODE_IN_AUTO_NEG\t\t1\n#define PHY_MODE_10BT_HALF\t\t2\n#define PHY_MODE_100BT_HALF\t\t3\n#define PHY_MODE_10BT_FULL\t\t5\n#define PHY_MODE_100BT_FULL\t\t6\n#define PHY_MODE_ISOLDATE\t\t7\n\n#define REG_PORT_CTRL_0\t\t\t0x00\n#define REG_PORT_CTRL_1\t\t\t0x01\n#define REG_PORT_CTRL_2\t\t\t0x02\n#define REG_PORT_CTRL_VID\t\t0x03\n\n#define REG_PORT_CTRL_5\t\t\t0x05\n\n#define REG_PORT_STATUS_1\t\t0x09\n#define REG_PORT_LINK_MD_CTRL\t\t0x0A\n#define REG_PORT_LINK_MD_RESULT\t\t0x0B\n#define REG_PORT_CTRL_9\t\t\t0x0C\n#define REG_PORT_CTRL_10\t\t0x0D\n#define REG_PORT_STATUS_3\t\t0x0F\n\n#define REG_PORT_CTRL_12\t\t0xA0\n#define REG_PORT_CTRL_13\t\t0xA1\n#define REG_PORT_RATE_CTRL_3\t\t0xA2\n#define REG_PORT_RATE_CTRL_2\t\t0xA3\n#define REG_PORT_RATE_CTRL_1\t\t0xA4\n#define REG_PORT_RATE_CTRL_0\t\t0xA5\n#define REG_PORT_RATE_LIMIT\t\t0xA6\n#define REG_PORT_IN_RATE_0\t\t0xA7\n#define REG_PORT_IN_RATE_1\t\t0xA8\n#define REG_PORT_IN_RATE_2\t\t0xA9\n#define REG_PORT_IN_RATE_3\t\t0xAA\n#define REG_PORT_OUT_RATE_0\t\t0xAB\n#define REG_PORT_OUT_RATE_1\t\t0xAC\n#define REG_PORT_OUT_RATE_2\t\t0xAD\n#define REG_PORT_OUT_RATE_3\t\t0xAE\n\n#define PORT_CTRL_ADDR(port, addr)\t\t\\\n\t((addr) + REG_PORT_1_CTRL_0 + (port) *\t\\\n\t\t(REG_PORT_2_CTRL_0 - REG_PORT_1_CTRL_0))\n\n#define REG_SW_MAC_ADDR_0\t\t0x68\n#define REG_SW_MAC_ADDR_1\t\t0x69\n#define REG_SW_MAC_ADDR_2\t\t0x6A\n#define REG_SW_MAC_ADDR_3\t\t0x6B\n#define REG_SW_MAC_ADDR_4\t\t0x6C\n#define REG_SW_MAC_ADDR_5\t\t0x6D\n\n#define TABLE_EXT_SELECT_S\t\t5\n#define TABLE_EEE_V\t\t\t1\n#define TABLE_ACL_V\t\t\t2\n#define TABLE_PME_V\t\t\t4\n#define TABLE_LINK_MD_V\t\t\t5\n#define TABLE_EEE\t\t\t(TABLE_EEE_V << TABLE_EXT_SELECT_S)\n#define TABLE_ACL\t\t\t(TABLE_ACL_V << TABLE_EXT_SELECT_S)\n#define TABLE_PME\t\t\t(TABLE_PME_V << TABLE_EXT_SELECT_S)\n#define TABLE_LINK_MD\t\t\t(TABLE_LINK_MD << TABLE_EXT_SELECT_S)\n#define TABLE_READ\t\t\tBIT(4)\n#define TABLE_SELECT_S\t\t\t2\n#define TABLE_STATIC_MAC_V\t\t0\n#define TABLE_VLAN_V\t\t\t1\n#define TABLE_DYNAMIC_MAC_V\t\t2\n#define TABLE_MIB_V\t\t\t3\n#define TABLE_STATIC_MAC\t\t(TABLE_STATIC_MAC_V << TABLE_SELECT_S)\n#define TABLE_VLAN\t\t\t(TABLE_VLAN_V << TABLE_SELECT_S)\n#define TABLE_DYNAMIC_MAC\t\t(TABLE_DYNAMIC_MAC_V << TABLE_SELECT_S)\n#define TABLE_MIB\t\t\t(TABLE_MIB_V << TABLE_SELECT_S)\n\n#define REG_IND_CTRL_1\t\t\t0x6F\n\n#define TABLE_ENTRY_MASK\t\t0x03FF\n#define TABLE_EXT_ENTRY_MASK\t\t0x0FFF\n\n#define REG_IND_DATA_5\t\t\t0x73\n#define REG_IND_DATA_2\t\t\t0x76\n#define REG_IND_DATA_1\t\t\t0x77\n#define REG_IND_DATA_0\t\t\t0x78\n\n#define REG_IND_DATA_PME_EEE_ACL\t0xA0\n\n#define REG_INT_STATUS\t\t\t0x7C\n#define REG_INT_ENABLE\t\t\t0x7D\n\n#define INT_PME\t\t\t\tBIT(4)\n\n#define REG_ACL_INT_STATUS\t\t0x7E\n#define REG_ACL_INT_ENABLE\t\t0x7F\n\n#define INT_PORT_5\t\t\tBIT(4)\n#define INT_PORT_4\t\t\tBIT(3)\n#define INT_PORT_3\t\t\tBIT(2)\n#define INT_PORT_2\t\t\tBIT(1)\n#define INT_PORT_1\t\t\tBIT(0)\n\n#define INT_PORT_ALL\t\t\t\\\n\t(INT_PORT_5 | INT_PORT_4 | INT_PORT_3 | INT_PORT_2 | INT_PORT_1)\n\n#define REG_SW_CTRL_12\t\t\t0x80\n#define REG_SW_CTRL_13\t\t\t0x81\n\n#define SWITCH_802_1P_MASK\t\t3\n#define SWITCH_802_1P_BASE\t\t3\n#define SWITCH_802_1P_SHIFT\t\t2\n\n#define SW_802_1P_MAP_M\t\t\tKS_PRIO_M\n#define SW_802_1P_MAP_S\t\t\tKS_PRIO_S\n\n#define REG_SWITCH_CTRL_14\t\t0x82\n\n#define SW_PRIO_MAPPING_M\t\tKS_PRIO_M\n#define SW_PRIO_MAPPING_S\t\t6\n#define SW_PRIO_MAP_3_HI\t\t0\n#define SW_PRIO_MAP_2_HI\t\t2\n#define SW_PRIO_MAP_0_LO\t\t3\n\n#define REG_SW_CTRL_15\t\t\t0x83\n#define REG_SW_CTRL_16\t\t\t0x84\n#define REG_SW_CTRL_17\t\t\t0x85\n#define REG_SW_CTRL_18\t\t\t0x86\n\n#define SW_SELF_ADDR_FILTER_ENABLE\tBIT(6)\n\n#define REG_SW_UNK_UCAST_CTRL\t\t0x83\n#define REG_SW_UNK_MCAST_CTRL\t\t0x84\n#define REG_SW_UNK_VID_CTRL\t\t0x85\n#define REG_SW_UNK_IP_MCAST_CTRL\t0x86\n\n#define SW_UNK_FWD_ENABLE\t\tBIT(5)\n#define SW_UNK_FWD_MAP\t\t\tKS_PORT_M\n\n#define REG_SW_CTRL_19\t\t\t0x87\n\n#define SW_IN_RATE_LIMIT_PERIOD_M\t0x3\n#define SW_IN_RATE_LIMIT_PERIOD_S\t4\n#define SW_IN_RATE_LIMIT_16_MS\t\t0\n#define SW_IN_RATE_LIMIT_64_MS\t\t1\n#define SW_IN_RATE_LIMIT_256_MS\t\t2\n#define SW_OUT_RATE_LIMIT_QUEUE_BASED\tBIT(3)\n#define SW_INS_TAG_ENABLE\t\tBIT(2)\n\n#define REG_TOS_PRIO_CTRL_0\t\t0x90\n#define REG_TOS_PRIO_CTRL_1\t\t0x91\n#define REG_TOS_PRIO_CTRL_2\t\t0x92\n#define REG_TOS_PRIO_CTRL_3\t\t0x93\n#define REG_TOS_PRIO_CTRL_4\t\t0x94\n#define REG_TOS_PRIO_CTRL_5\t\t0x95\n#define REG_TOS_PRIO_CTRL_6\t\t0x96\n#define REG_TOS_PRIO_CTRL_7\t\t0x97\n#define REG_TOS_PRIO_CTRL_8\t\t0x98\n#define REG_TOS_PRIO_CTRL_9\t\t0x99\n#define REG_TOS_PRIO_CTRL_10\t\t0x9A\n#define REG_TOS_PRIO_CTRL_11\t\t0x9B\n#define REG_TOS_PRIO_CTRL_12\t\t0x9C\n#define REG_TOS_PRIO_CTRL_13\t\t0x9D\n#define REG_TOS_PRIO_CTRL_14\t\t0x9E\n#define REG_TOS_PRIO_CTRL_15\t\t0x9F\n\n#define TOS_PRIO_M\t\t\tKS_PRIO_M\n#define TOS_PRIO_S\t\t\tKS_PRIO_S\n\n#define REG_SW_CTRL_20\t\t\t0xA3\n\n#define SW_GMII_DRIVE_STRENGTH_S\t4\n#define SW_DRIVE_STRENGTH_M\t\t0x7\n#define SW_DRIVE_STRENGTH_2MA\t\t0\n#define SW_DRIVE_STRENGTH_4MA\t\t1\n#define SW_DRIVE_STRENGTH_8MA\t\t2\n#define SW_DRIVE_STRENGTH_12MA\t\t3\n#define SW_DRIVE_STRENGTH_16MA\t\t4\n#define SW_DRIVE_STRENGTH_20MA\t\t5\n#define SW_DRIVE_STRENGTH_24MA\t\t6\n#define SW_DRIVE_STRENGTH_28MA\t\t7\n#define SW_MII_DRIVE_STRENGTH_S\t\t0\n\n#define REG_SW_CTRL_21\t\t\t0xA4\n\n#define SW_IPV6_MLD_OPTION\t\tBIT(3)\n#define SW_IPV6_MLD_SNOOP\t\tBIT(2)\n\n#define REG_PORT_1_CTRL_12\t\t0xB0\n#define REG_PORT_2_CTRL_12\t\t0xC0\n#define REG_PORT_3_CTRL_12\t\t0xD0\n#define REG_PORT_4_CTRL_12\t\t0xE0\n#define REG_PORT_5_CTRL_12\t\t0xF0\n\n#define PORT_PASS_ALL\t\t\tBIT(6)\n#define PORT_INS_TAG_FOR_PORT_5_S\t3\n#define PORT_INS_TAG_FOR_PORT_5\t\tBIT(3)\n#define PORT_INS_TAG_FOR_PORT_4\t\tBIT(2)\n#define PORT_INS_TAG_FOR_PORT_3\t\tBIT(1)\n#define PORT_INS_TAG_FOR_PORT_2\t\tBIT(0)\n\n#define REG_PORT_1_CTRL_13\t\t0xB1\n#define REG_PORT_2_CTRL_13\t\t0xC1\n#define REG_PORT_3_CTRL_13\t\t0xD1\n#define REG_PORT_4_CTRL_13\t\t0xE1\n#define REG_PORT_5_CTRL_13\t\t0xF1\n\n#define PORT_QUEUE_SPLIT_H\t\tBIT(1)\n#define PORT_QUEUE_SPLIT_1\t\t0\n#define PORT_QUEUE_SPLIT_2\t\t1\n#define PORT_QUEUE_SPLIT_4\t\t2\n#define PORT_DROP_TAG\t\t\tBIT(0)\n\n#define REG_PORT_1_CTRL_14\t\t0xB2\n#define REG_PORT_2_CTRL_14\t\t0xC2\n#define REG_PORT_3_CTRL_14\t\t0xD2\n#define REG_PORT_4_CTRL_14\t\t0xE2\n#define REG_PORT_5_CTRL_14\t\t0xF2\n#define REG_PORT_1_CTRL_15\t\t0xB3\n#define REG_PORT_2_CTRL_15\t\t0xC3\n#define REG_PORT_3_CTRL_15\t\t0xD3\n#define REG_PORT_4_CTRL_15\t\t0xE3\n#define REG_PORT_5_CTRL_15\t\t0xF3\n#define REG_PORT_1_CTRL_16\t\t0xB4\n#define REG_PORT_2_CTRL_16\t\t0xC4\n#define REG_PORT_3_CTRL_16\t\t0xD4\n#define REG_PORT_4_CTRL_16\t\t0xE4\n#define REG_PORT_5_CTRL_16\t\t0xF4\n#define REG_PORT_1_CTRL_17\t\t0xB5\n#define REG_PORT_2_CTRL_17\t\t0xC5\n#define REG_PORT_3_CTRL_17\t\t0xD5\n#define REG_PORT_4_CTRL_17\t\t0xE5\n#define REG_PORT_5_CTRL_17\t\t0xF5\n\n#define REG_PORT_1_RATE_CTRL_3\t\t0xB2\n#define REG_PORT_1_RATE_CTRL_2\t\t0xB3\n#define REG_PORT_1_RATE_CTRL_1\t\t0xB4\n#define REG_PORT_1_RATE_CTRL_0\t\t0xB5\n#define REG_PORT_2_RATE_CTRL_3\t\t0xC2\n#define REG_PORT_2_RATE_CTRL_2\t\t0xC3\n#define REG_PORT_2_RATE_CTRL_1\t\t0xC4\n#define REG_PORT_2_RATE_CTRL_0\t\t0xC5\n#define REG_PORT_3_RATE_CTRL_3\t\t0xD2\n#define REG_PORT_3_RATE_CTRL_2\t\t0xD3\n#define REG_PORT_3_RATE_CTRL_1\t\t0xD4\n#define REG_PORT_3_RATE_CTRL_0\t\t0xD5\n#define REG_PORT_4_RATE_CTRL_3\t\t0xE2\n#define REG_PORT_4_RATE_CTRL_2\t\t0xE3\n#define REG_PORT_4_RATE_CTRL_1\t\t0xE4\n#define REG_PORT_4_RATE_CTRL_0\t\t0xE5\n#define REG_PORT_5_RATE_CTRL_3\t\t0xF2\n#define REG_PORT_5_RATE_CTRL_2\t\t0xF3\n#define REG_PORT_5_RATE_CTRL_1\t\t0xF4\n#define REG_PORT_5_RATE_CTRL_0\t\t0xF5\n\n#define RATE_CTRL_ENABLE\t\tBIT(7)\n#define RATE_RATIO_M\t\t\t(BIT(7) - 1)\n\n#define PORT_OUT_RATE_ENABLE\t\tBIT(7)\n\n#define REG_PORT_1_RATE_LIMIT\t\t0xB6\n#define REG_PORT_2_RATE_LIMIT\t\t0xC6\n#define REG_PORT_3_RATE_LIMIT\t\t0xD6\n#define REG_PORT_4_RATE_LIMIT\t\t0xE6\n#define REG_PORT_5_RATE_LIMIT\t\t0xF6\n\n#define PORT_IN_PORT_BASED_S\t\t6\n#define PORT_RATE_PACKET_BASED_S\t5\n#define PORT_IN_FLOW_CTRL_S\t\t4\n#define PORT_IN_LIMIT_MODE_M\t\t0x3\n#define PORT_IN_LIMIT_MODE_S\t\t2\n#define PORT_COUNT_IFG_S\t\t1\n#define PORT_COUNT_PREAMBLE_S\t\t0\n#define PORT_IN_PORT_BASED\t\tBIT(PORT_IN_PORT_BASED_S)\n#define PORT_RATE_PACKET_BASED\t\tBIT(PORT_RATE_PACKET_BASED_S)\n#define PORT_IN_FLOW_CTRL\t\tBIT(PORT_IN_FLOW_CTRL_S)\n#define PORT_IN_ALL\t\t\t0\n#define PORT_IN_UNICAST\t\t\t1\n#define PORT_IN_MULTICAST\t\t2\n#define PORT_IN_BROADCAST\t\t3\n#define PORT_COUNT_IFG\t\t\tBIT(PORT_COUNT_IFG_S)\n#define PORT_COUNT_PREAMBLE\t\tBIT(PORT_COUNT_PREAMBLE_S)\n\n#define REG_PORT_1_IN_RATE_0\t\t0xB7\n#define REG_PORT_2_IN_RATE_0\t\t0xC7\n#define REG_PORT_3_IN_RATE_0\t\t0xD7\n#define REG_PORT_4_IN_RATE_0\t\t0xE7\n#define REG_PORT_5_IN_RATE_0\t\t0xF7\n#define REG_PORT_1_IN_RATE_1\t\t0xB8\n#define REG_PORT_2_IN_RATE_1\t\t0xC8\n#define REG_PORT_3_IN_RATE_1\t\t0xD8\n#define REG_PORT_4_IN_RATE_1\t\t0xE8\n#define REG_PORT_5_IN_RATE_1\t\t0xF8\n#define REG_PORT_1_IN_RATE_2\t\t0xB9\n#define REG_PORT_2_IN_RATE_2\t\t0xC9\n#define REG_PORT_3_IN_RATE_2\t\t0xD9\n#define REG_PORT_4_IN_RATE_2\t\t0xE9\n#define REG_PORT_5_IN_RATE_2\t\t0xF9\n#define REG_PORT_1_IN_RATE_3\t\t0xBA\n#define REG_PORT_2_IN_RATE_3\t\t0xCA\n#define REG_PORT_3_IN_RATE_3\t\t0xDA\n#define REG_PORT_4_IN_RATE_3\t\t0xEA\n#define REG_PORT_5_IN_RATE_3\t\t0xFA\n\n#define PORT_IN_RATE_ENABLE\t\tBIT(7)\n#define PORT_RATE_LIMIT_M\t\t(BIT(7) - 1)\n\n#define REG_PORT_1_OUT_RATE_0\t\t0xBB\n#define REG_PORT_2_OUT_RATE_0\t\t0xCB\n#define REG_PORT_3_OUT_RATE_0\t\t0xDB\n#define REG_PORT_4_OUT_RATE_0\t\t0xEB\n#define REG_PORT_5_OUT_RATE_0\t\t0xFB\n#define REG_PORT_1_OUT_RATE_1\t\t0xBC\n#define REG_PORT_2_OUT_RATE_1\t\t0xCC\n#define REG_PORT_3_OUT_RATE_1\t\t0xDC\n#define REG_PORT_4_OUT_RATE_1\t\t0xEC\n#define REG_PORT_5_OUT_RATE_1\t\t0xFC\n#define REG_PORT_1_OUT_RATE_2\t\t0xBD\n#define REG_PORT_2_OUT_RATE_2\t\t0xCD\n#define REG_PORT_3_OUT_RATE_2\t\t0xDD\n#define REG_PORT_4_OUT_RATE_2\t\t0xED\n#define REG_PORT_5_OUT_RATE_2\t\t0xFD\n#define REG_PORT_1_OUT_RATE_3\t\t0xBE\n#define REG_PORT_2_OUT_RATE_3\t\t0xCE\n#define REG_PORT_3_OUT_RATE_3\t\t0xDE\n#define REG_PORT_4_OUT_RATE_3\t\t0xEE\n#define REG_PORT_5_OUT_RATE_3\t\t0xFE\n\n \n\n#define REG_SW_INSERT_SRC_PVID\t\t0xC2\n\n \n\n#define SW_PME_OUTPUT_ENABLE\t\tBIT(1)\n#define SW_PME_ACTIVE_HIGH\t\tBIT(0)\n\n#define PORT_MAGIC_PACKET_DETECT\tBIT(2)\n#define PORT_LINK_UP_DETECT\t\tBIT(1)\n#define PORT_ENERGY_DETECT\t\tBIT(0)\n\n \n\n#define ACL_FIRST_RULE_M\t\t0xF\n\n#define ACL_MODE_M\t\t\t0x3\n#define ACL_MODE_S\t\t\t4\n#define ACL_MODE_DISABLE\t\t0\n#define ACL_MODE_LAYER_2\t\t1\n#define ACL_MODE_LAYER_3\t\t2\n#define ACL_MODE_LAYER_4\t\t3\n#define ACL_ENABLE_M\t\t\t0x3\n#define ACL_ENABLE_S\t\t\t2\n#define ACL_ENABLE_2_COUNT\t\t0\n#define ACL_ENABLE_2_TYPE\t\t1\n#define ACL_ENABLE_2_MAC\t\t2\n#define ACL_ENABLE_2_BOTH\t\t3\n#define ACL_ENABLE_3_IP\t\t\t1\n#define ACL_ENABLE_3_SRC_DST_COMP\t2\n#define ACL_ENABLE_4_PROTOCOL\t\t0\n#define ACL_ENABLE_4_TCP_PORT_COMP\t1\n#define ACL_ENABLE_4_UDP_PORT_COMP\t2\n#define ACL_ENABLE_4_TCP_SEQN_COMP\t3\n#define ACL_SRC\t\t\t\tBIT(1)\n#define ACL_EQUAL\t\t\tBIT(0)\n\n#define ACL_MAX_PORT\t\t\t0xFFFF\n\n#define ACL_MIN_PORT\t\t\t0xFFFF\n#define ACL_IP_ADDR\t\t\t0xFFFFFFFF\n#define ACL_TCP_SEQNUM\t\t\t0xFFFFFFFF\n\n#define ACL_RESERVED\t\t\t0xF8\n#define ACL_PORT_MODE_M\t\t\t0x3\n#define ACL_PORT_MODE_S\t\t\t1\n#define ACL_PORT_MODE_DISABLE\t\t0\n#define ACL_PORT_MODE_EITHER\t\t1\n#define ACL_PORT_MODE_IN_RANGE\t\t2\n#define ACL_PORT_MODE_OUT_OF_RANGE\t3\n\n#define ACL_TCP_FLAG_ENABLE\t\tBIT(0)\n\n#define ACL_TCP_FLAG_M\t\t\t0xFF\n\n#define ACL_TCP_FLAG\t\t\t0xFF\n#define ACL_ETH_TYPE\t\t\t0xFFFF\n#define ACL_IP_M\t\t\t0xFFFFFFFF\n\n#define ACL_PRIO_MODE_M\t\t\t0x3\n#define ACL_PRIO_MODE_S\t\t\t6\n#define ACL_PRIO_MODE_DISABLE\t\t0\n#define ACL_PRIO_MODE_HIGHER\t\t1\n#define ACL_PRIO_MODE_LOWER\t\t2\n#define ACL_PRIO_MODE_REPLACE\t\t3\n#define ACL_PRIO_M\t\t\t0x7\n#define ACL_PRIO_S\t\t\t3\n#define ACL_VLAN_PRIO_REPLACE\t\tBIT(2)\n#define ACL_VLAN_PRIO_M\t\t\t0x7\n#define ACL_VLAN_PRIO_HI_M\t\t0x3\n\n#define ACL_VLAN_PRIO_LO_M\t\t0x8\n#define ACL_VLAN_PRIO_S\t\t\t7\n#define ACL_MAP_MODE_M\t\t\t0x3\n#define ACL_MAP_MODE_S\t\t\t5\n#define ACL_MAP_MODE_DISABLE\t\t0\n#define ACL_MAP_MODE_OR\t\t\t1\n#define ACL_MAP_MODE_AND\t\t2\n#define ACL_MAP_MODE_REPLACE\t\t3\n#define ACL_MAP_PORT_M\t\t\t0x1F\n\n#define ACL_CNT_M\t\t\t(BIT(11) - 1)\n#define ACL_CNT_S\t\t\t5\n#define ACL_MSEC_UNIT\t\t\tBIT(4)\n#define ACL_INTR_MODE\t\t\tBIT(3)\n\n#define REG_PORT_ACL_BYTE_EN_MSB\t0x10\n\n#define ACL_BYTE_EN_MSB_M\t\t0x3F\n\n#define REG_PORT_ACL_BYTE_EN_LSB\t0x11\n\n#define ACL_ACTION_START\t\t0xA\n#define ACL_ACTION_LEN\t\t\t2\n#define ACL_INTR_CNT_START\t\t0xB\n#define ACL_RULESET_START\t\t0xC\n#define ACL_RULESET_LEN\t\t\t2\n#define ACL_TABLE_LEN\t\t\t14\n\n#define ACL_ACTION_ENABLE\t\t0x000C\n#define ACL_MATCH_ENABLE\t\t0x1FF0\n#define ACL_RULESET_ENABLE\t\t0x2003\n#define ACL_BYTE_ENABLE\t\t\t((ACL_BYTE_EN_MSB_M << 8) | 0xFF)\n#define ACL_MODE_ENABLE\t\t\t(0x10 << 8)\n\n#define REG_PORT_ACL_CTRL_0\t\t0x12\n\n#define PORT_ACL_WRITE_DONE\t\tBIT(6)\n#define PORT_ACL_READ_DONE\t\tBIT(5)\n#define PORT_ACL_WRITE\t\t\tBIT(4)\n#define PORT_ACL_INDEX_M\t\t0xF\n\n#define REG_PORT_ACL_CTRL_1\t\t0x13\n\n#define PORT_ACL_FORCE_DLR_MISS\t\tBIT(0)\n\n#define KSZ8795_ID_HI\t\t\t0x0022\n#define KSZ8795_ID_LO\t\t\t0x1550\n#define KSZ8863_ID_LO\t\t\t0x1430\n\n#define KSZ8795_SW_ID\t\t\t0x8795\n\n#define PHY_REG_LINK_MD\t\t\t0x1D\n\n#define PHY_START_CABLE_DIAG\t\tBIT(15)\n#define PHY_CABLE_DIAG_RESULT_M\t\tGENMASK(14, 13)\n#define PHY_CABLE_DIAG_RESULT\t\t0x6000\n#define PHY_CABLE_STAT_NORMAL\t\t0x0000\n#define PHY_CABLE_STAT_OPEN\t\t0x2000\n#define PHY_CABLE_STAT_SHORT\t\t0x4000\n#define PHY_CABLE_STAT_FAILED\t\t0x6000\n#define PHY_CABLE_10M_SHORT\t\tBIT(12)\n#define PHY_CABLE_FAULT_COUNTER_M\tGENMASK(8, 0)\n\n#define PHY_REG_PHY_CTRL\t\t0x1F\n\n#define PHY_MODE_M\t\t\t0x7\n#define PHY_MODE_S\t\t\t8\n#define PHY_STAT_REVERSED_POLARITY\tBIT(5)\n#define PHY_STAT_MDIX\t\t\tBIT(4)\n#define PHY_FORCE_LINK\t\t\tBIT(3)\n#define PHY_POWER_SAVING_ENABLE\t\tBIT(2)\n#define PHY_REMOTE_LOOPBACK\t\tBIT(1)\n\n \n\n#define PRIO_QUEUES\t\t\t4\n\n#define KS_PRIO_IN_REG\t\t\t4\n\n#define MIB_COUNTER_NUM\t\t0x20\n\n \n\n#define P_BCAST_STORM_CTRL\t\tREG_PORT_CTRL_0\n#define P_PRIO_CTRL\t\t\tREG_PORT_CTRL_0\n#define P_TAG_CTRL\t\t\tREG_PORT_CTRL_0\n#define P_MIRROR_CTRL\t\t\tREG_PORT_CTRL_1\n#define P_802_1P_CTRL\t\t\tREG_PORT_CTRL_2\n#define P_PASS_ALL_CTRL\t\t\tREG_PORT_CTRL_12\n#define P_INS_SRC_PVID_CTRL\t\tREG_PORT_CTRL_12\n#define P_DROP_TAG_CTRL\t\t\tREG_PORT_CTRL_13\n#define P_RATE_LIMIT_CTRL\t\tREG_PORT_RATE_LIMIT\n\n#define S_UNKNOWN_DA_CTRL\t\tREG_SWITCH_CTRL_12\n#define S_FORWARD_INVALID_VID_CTRL\tREG_FORWARD_INVALID_VID\n\n#define S_FLUSH_TABLE_CTRL\t\tREG_SW_CTRL_0\n#define S_LINK_AGING_CTRL\t\tREG_SW_CTRL_0\n#define S_HUGE_PACKET_CTRL\t\tREG_SW_CTRL_1\n#define S_MIRROR_CTRL\t\t\tREG_SW_CTRL_3\n#define S_REPLACE_VID_CTRL\t\tREG_SW_CTRL_4\n#define S_PASS_PAUSE_CTRL\t\tREG_SW_CTRL_10\n#define S_802_1P_PRIO_CTRL\t\tREG_SW_CTRL_12\n#define S_TOS_PRIO_CTRL\t\t\tREG_TOS_PRIO_CTRL_0\n#define S_IPV6_MLD_CTRL\t\t\tREG_SW_CTRL_21\n\n#define IND_ACC_TABLE(table)\t\t((table) << 8)\n\n \n#define REG_IND_EEE_GLOB2_LO\t\t0x34\n#define REG_IND_EEE_GLOB2_HI\t\t0x35\n\n \n\n#define MIB_COUNTER_VALUE\t\t0x3FFFFFFF\n\n#define KSZ8795_MIB_TOTAL_RX_0\t\t0x100\n#define KSZ8795_MIB_TOTAL_TX_0\t\t0x101\n#define KSZ8795_MIB_TOTAL_RX_1\t\t0x104\n#define KSZ8795_MIB_TOTAL_TX_1\t\t0x105\n\n#define KSZ8863_MIB_PACKET_DROPPED_TX_0 0x100\n#define KSZ8863_MIB_PACKET_DROPPED_RX_0 0x105\n\n#define MIB_PACKET_DROPPED\t\t0x0000FFFF\n\n#define MIB_TOTAL_BYTES_H\t\t0x0000000F\n\n#define TAIL_TAG_OVERRIDE\t\tBIT(6)\n#define TAIL_TAG_LOOKUP\t\t\tBIT(7)\n\n#define FID_ENTRIES\t\t\t128\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}