read -sv run_verilog_mid/adder_32b_16_72_b243066c0dc6908cee17b2dd67fd35b5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_72_b243066c0dc6908cee17b2dd67fd35b5_yosys.v
