# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3.ip_user_files/bd/code_Gray/sim/code_Gray.vhd" \
"../../../../project_3.srcs/sources_1/bd/code_Gray/hdl/code_Gray_wrapper.vhd" \

# Do not sort compile order
nosort
