
dcmotorsimple.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b48  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004cdc  08004cdc  00014cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d14  08004d14  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004d14  08004d14  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004d14  08004d14  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d14  08004d14  00014d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d18  08004d18  00014d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004d1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000130  2000000c  08004d28  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000013c  08004d28  0002013c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec66  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002322  00000000  00000000  0002eca2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ec8  00000000  00000000  00030fc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d90  00000000  00000000  00031e90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002ae8  00000000  00000000  00032c20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d892  00000000  00000000  00035708  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000becaf  00000000  00000000  00042f9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00101c49  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d4c  00000000  00000000  00101cc4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08004cc4 	.word	0x08004cc4

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08004cc4 	.word	0x08004cc4

080001d4 <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b086      	sub	sp, #24
 80001d8:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80001da:	463b      	mov	r3, r7
 80001dc:	2200      	movs	r2, #0
 80001de:	601a      	str	r2, [r3, #0]
 80001e0:	605a      	str	r2, [r3, #4]
 80001e2:	609a      	str	r2, [r3, #8]
 80001e4:	60da      	str	r2, [r3, #12]
 80001e6:	611a      	str	r2, [r3, #16]
 80001e8:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc2.Instance = ADC2;
 80001ea:	4b27      	ldr	r3, [pc, #156]	; (8000288 <MX_ADC2_Init+0xb4>)
 80001ec:	4a27      	ldr	r2, [pc, #156]	; (800028c <MX_ADC2_Init+0xb8>)
 80001ee:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80001f0:	4b25      	ldr	r3, [pc, #148]	; (8000288 <MX_ADC2_Init+0xb4>)
 80001f2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80001f6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80001f8:	4b23      	ldr	r3, [pc, #140]	; (8000288 <MX_ADC2_Init+0xb4>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001fe:	4b22      	ldr	r3, [pc, #136]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000200:	2200      	movs	r2, #0
 8000202:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000204:	4b20      	ldr	r3, [pc, #128]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000206:	2200      	movs	r2, #0
 8000208:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800020a:	4b1f      	ldr	r3, [pc, #124]	; (8000288 <MX_ADC2_Init+0xb4>)
 800020c:	2200      	movs	r2, #0
 800020e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000212:	4b1d      	ldr	r3, [pc, #116]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000214:	2200      	movs	r2, #0
 8000216:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000218:	4b1b      	ldr	r3, [pc, #108]	; (8000288 <MX_ADC2_Init+0xb4>)
 800021a:	2201      	movs	r2, #1
 800021c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800021e:	4b1a      	ldr	r3, [pc, #104]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000220:	2200      	movs	r2, #0
 8000222:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000224:	4b18      	ldr	r3, [pc, #96]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000226:	2201      	movs	r2, #1
 8000228:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800022a:	4b17      	ldr	r3, [pc, #92]	; (8000288 <MX_ADC2_Init+0xb4>)
 800022c:	2200      	movs	r2, #0
 800022e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000232:	4b15      	ldr	r3, [pc, #84]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000234:	2204      	movs	r2, #4
 8000236:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000238:	4b13      	ldr	r3, [pc, #76]	; (8000288 <MX_ADC2_Init+0xb4>)
 800023a:	2200      	movs	r2, #0
 800023c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800023e:	4b12      	ldr	r3, [pc, #72]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000240:	2200      	movs	r2, #0
 8000242:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000244:	4810      	ldr	r0, [pc, #64]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000246:	f000 fc97 	bl	8000b78 <HAL_ADC_Init>
 800024a:	4603      	mov	r3, r0
 800024c:	2b00      	cmp	r3, #0
 800024e:	d001      	beq.n	8000254 <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 8000250:	f000 fa52 	bl	80006f8 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000254:	2301      	movs	r3, #1
 8000256:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000258:	2301      	movs	r3, #1
 800025a:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800025c:	2300      	movs	r3, #0
 800025e:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000260:	2300      	movs	r3, #0
 8000262:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000264:	2300      	movs	r3, #0
 8000266:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000268:	2300      	movs	r3, #0
 800026a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800026c:	463b      	mov	r3, r7
 800026e:	4619      	mov	r1, r3
 8000270:	4805      	ldr	r0, [pc, #20]	; (8000288 <MX_ADC2_Init+0xb4>)
 8000272:	f000 fe7b 	bl	8000f6c <HAL_ADC_ConfigChannel>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d001      	beq.n	8000280 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800027c:	f000 fa3c 	bl	80006f8 <Error_Handler>
  }

}
 8000280:	bf00      	nop
 8000282:	3718      	adds	r7, #24
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}
 8000288:	20000028 	.word	0x20000028
 800028c:	50000100 	.word	0x50000100

08000290 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b08a      	sub	sp, #40	; 0x28
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000298:	f107 0314 	add.w	r3, r7, #20
 800029c:	2200      	movs	r2, #0
 800029e:	601a      	str	r2, [r3, #0]
 80002a0:	605a      	str	r2, [r3, #4]
 80002a2:	609a      	str	r2, [r3, #8]
 80002a4:	60da      	str	r2, [r3, #12]
 80002a6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a15      	ldr	r2, [pc, #84]	; (8000304 <HAL_ADC_MspInit+0x74>)
 80002ae:	4293      	cmp	r3, r2
 80002b0:	d124      	bne.n	80002fc <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80002b2:	4b15      	ldr	r3, [pc, #84]	; (8000308 <HAL_ADC_MspInit+0x78>)
 80002b4:	695b      	ldr	r3, [r3, #20]
 80002b6:	4a14      	ldr	r2, [pc, #80]	; (8000308 <HAL_ADC_MspInit+0x78>)
 80002b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002bc:	6153      	str	r3, [r2, #20]
 80002be:	4b12      	ldr	r3, [pc, #72]	; (8000308 <HAL_ADC_MspInit+0x78>)
 80002c0:	695b      	ldr	r3, [r3, #20]
 80002c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002c6:	613b      	str	r3, [r7, #16]
 80002c8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ca:	4b0f      	ldr	r3, [pc, #60]	; (8000308 <HAL_ADC_MspInit+0x78>)
 80002cc:	695b      	ldr	r3, [r3, #20]
 80002ce:	4a0e      	ldr	r2, [pc, #56]	; (8000308 <HAL_ADC_MspInit+0x78>)
 80002d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002d4:	6153      	str	r3, [r2, #20]
 80002d6:	4b0c      	ldr	r3, [pc, #48]	; (8000308 <HAL_ADC_MspInit+0x78>)
 80002d8:	695b      	ldr	r3, [r3, #20]
 80002da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002de:	60fb      	str	r3, [r7, #12]
 80002e0:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration    
    PA4     ------> ADC2_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80002e2:	2310      	movs	r3, #16
 80002e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002e6:	2303      	movs	r3, #3
 80002e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002ea:	2300      	movs	r3, #0
 80002ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002ee:	f107 0314 	add.w	r3, r7, #20
 80002f2:	4619      	mov	r1, r3
 80002f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002f8:	f001 fa6a 	bl	80017d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80002fc:	bf00      	nop
 80002fe:	3728      	adds	r7, #40	; 0x28
 8000300:	46bd      	mov	sp, r7
 8000302:	bd80      	pop	{r7, pc}
 8000304:	50000100 	.word	0x50000100
 8000308:	40021000 	.word	0x40021000

0800030c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 800030c:	b480      	push	{r7}
 800030e:	b085      	sub	sp, #20
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
 8000314:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000316:	4a13      	ldr	r2, [pc, #76]	; (8000364 <LL_SYSCFG_SetEXTISource+0x58>)
 8000318:	683b      	ldr	r3, [r7, #0]
 800031a:	b2db      	uxtb	r3, r3
 800031c:	3302      	adds	r3, #2
 800031e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000322:	683b      	ldr	r3, [r7, #0]
 8000324:	0c1b      	lsrs	r3, r3, #16
 8000326:	43db      	mvns	r3, r3
 8000328:	ea02 0103 	and.w	r1, r2, r3
 800032c:	683b      	ldr	r3, [r7, #0]
 800032e:	0c1b      	lsrs	r3, r3, #16
 8000330:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000332:	68fb      	ldr	r3, [r7, #12]
 8000334:	fa93 f3a3 	rbit	r3, r3
 8000338:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800033a:	68bb      	ldr	r3, [r7, #8]
 800033c:	fab3 f383 	clz	r3, r3
 8000340:	b2db      	uxtb	r3, r3
 8000342:	461a      	mov	r2, r3
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	fa03 f202 	lsl.w	r2, r3, r2
 800034a:	4806      	ldr	r0, [pc, #24]	; (8000364 <LL_SYSCFG_SetEXTISource+0x58>)
 800034c:	683b      	ldr	r3, [r7, #0]
 800034e:	b2db      	uxtb	r3, r3
 8000350:	430a      	orrs	r2, r1
 8000352:	3302      	adds	r3, #2
 8000354:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000358:	bf00      	nop
 800035a:	3714      	adds	r7, #20
 800035c:	46bd      	mov	sp, r7
 800035e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000362:	4770      	bx	lr
 8000364:	40010000 	.word	0x40010000

08000368 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000368:	b480      	push	{r7}
 800036a:	b089      	sub	sp, #36	; 0x24
 800036c:	af00      	add	r7, sp, #0
 800036e:	60f8      	str	r0, [r7, #12]
 8000370:	60b9      	str	r1, [r7, #8]
 8000372:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	681a      	ldr	r2, [r3, #0]
 8000378:	68bb      	ldr	r3, [r7, #8]
 800037a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	fa93 f3a3 	rbit	r3, r3
 8000382:	613b      	str	r3, [r7, #16]
  return result;
 8000384:	693b      	ldr	r3, [r7, #16]
 8000386:	fab3 f383 	clz	r3, r3
 800038a:	b2db      	uxtb	r3, r3
 800038c:	005b      	lsls	r3, r3, #1
 800038e:	2103      	movs	r1, #3
 8000390:	fa01 f303 	lsl.w	r3, r1, r3
 8000394:	43db      	mvns	r3, r3
 8000396:	401a      	ands	r2, r3
 8000398:	68bb      	ldr	r3, [r7, #8]
 800039a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800039c:	69fb      	ldr	r3, [r7, #28]
 800039e:	fa93 f3a3 	rbit	r3, r3
 80003a2:	61bb      	str	r3, [r7, #24]
  return result;
 80003a4:	69bb      	ldr	r3, [r7, #24]
 80003a6:	fab3 f383 	clz	r3, r3
 80003aa:	b2db      	uxtb	r3, r3
 80003ac:	005b      	lsls	r3, r3, #1
 80003ae:	6879      	ldr	r1, [r7, #4]
 80003b0:	fa01 f303 	lsl.w	r3, r1, r3
 80003b4:	431a      	orrs	r2, r3
 80003b6:	68fb      	ldr	r3, [r7, #12]
 80003b8:	601a      	str	r2, [r3, #0]
}
 80003ba:	bf00      	nop
 80003bc:	3724      	adds	r7, #36	; 0x24
 80003be:	46bd      	mov	sp, r7
 80003c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c4:	4770      	bx	lr

080003c6 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80003c6:	b480      	push	{r7}
 80003c8:	b089      	sub	sp, #36	; 0x24
 80003ca:	af00      	add	r7, sp, #0
 80003cc:	60f8      	str	r0, [r7, #12]
 80003ce:	60b9      	str	r1, [r7, #8]
 80003d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	68da      	ldr	r2, [r3, #12]
 80003d6:	68bb      	ldr	r3, [r7, #8]
 80003d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003da:	697b      	ldr	r3, [r7, #20]
 80003dc:	fa93 f3a3 	rbit	r3, r3
 80003e0:	613b      	str	r3, [r7, #16]
  return result;
 80003e2:	693b      	ldr	r3, [r7, #16]
 80003e4:	fab3 f383 	clz	r3, r3
 80003e8:	b2db      	uxtb	r3, r3
 80003ea:	005b      	lsls	r3, r3, #1
 80003ec:	2103      	movs	r1, #3
 80003ee:	fa01 f303 	lsl.w	r3, r1, r3
 80003f2:	43db      	mvns	r3, r3
 80003f4:	401a      	ands	r2, r3
 80003f6:	68bb      	ldr	r3, [r7, #8]
 80003f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003fa:	69fb      	ldr	r3, [r7, #28]
 80003fc:	fa93 f3a3 	rbit	r3, r3
 8000400:	61bb      	str	r3, [r7, #24]
  return result;
 8000402:	69bb      	ldr	r3, [r7, #24]
 8000404:	fab3 f383 	clz	r3, r3
 8000408:	b2db      	uxtb	r3, r3
 800040a:	005b      	lsls	r3, r3, #1
 800040c:	6879      	ldr	r1, [r7, #4]
 800040e:	fa01 f303 	lsl.w	r3, r1, r3
 8000412:	431a      	orrs	r2, r3
 8000414:	68fb      	ldr	r3, [r7, #12]
 8000416:	60da      	str	r2, [r3, #12]
}
 8000418:	bf00      	nop
 800041a:	3724      	adds	r7, #36	; 0x24
 800041c:	46bd      	mov	sp, r7
 800041e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000422:	4770      	bx	lr

08000424 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000424:	b480      	push	{r7}
 8000426:	b083      	sub	sp, #12
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
 800042c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	683a      	ldr	r2, [r7, #0]
 8000432:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000434:	bf00      	nop
 8000436:	370c      	adds	r7, #12
 8000438:	46bd      	mov	sp, r7
 800043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043e:	4770      	bx	lr

08000440 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000440:	b480      	push	{r7}
 8000442:	b085      	sub	sp, #20
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000448:	4b08      	ldr	r3, [pc, #32]	; (800046c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800044a:	695a      	ldr	r2, [r3, #20]
 800044c:	4907      	ldr	r1, [pc, #28]	; (800046c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	4313      	orrs	r3, r2
 8000452:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000454:	4b05      	ldr	r3, [pc, #20]	; (800046c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000456:	695a      	ldr	r2, [r3, #20]
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	4013      	ands	r3, r2
 800045c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800045e:	68fb      	ldr	r3, [r7, #12]
}
 8000460:	bf00      	nop
 8000462:	3714      	adds	r7, #20
 8000464:	46bd      	mov	sp, r7
 8000466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046a:	4770      	bx	lr
 800046c:	40021000 	.word	0x40021000

08000470 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b08a      	sub	sp, #40	; 0x28
 8000474:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000476:	f107 031c 	add.w	r3, r7, #28
 800047a:	2200      	movs	r2, #0
 800047c:	601a      	str	r2, [r3, #0]
 800047e:	605a      	str	r2, [r3, #4]
 8000480:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000482:	1d3b      	adds	r3, r7, #4
 8000484:	2200      	movs	r2, #0
 8000486:	601a      	str	r2, [r3, #0]
 8000488:	605a      	str	r2, [r3, #4]
 800048a:	609a      	str	r2, [r3, #8]
 800048c:	60da      	str	r2, [r3, #12]
 800048e:	611a      	str	r2, [r3, #16]
 8000490:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000492:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000496:	f7ff ffd3 	bl	8000440 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 800049a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800049e:	f7ff ffcf 	bl	8000440 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80004a2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80004a6:	f7ff ffcb 	bl	8000440 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80004aa:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80004ae:	f7ff ffc7 	bl	8000440 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(EN_B_GPIO_Port, EN_B_Pin);
 80004b2:	2102      	movs	r1, #2
 80004b4:	4827      	ldr	r0, [pc, #156]	; (8000554 <MX_GPIO_Init+0xe4>)
 80004b6:	f7ff ffb5 	bl	8000424 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, IN2_B_Pin|LD2_Pin|DEBUG_PIN_Pin);
 80004ba:	f240 4122 	movw	r1, #1058	; 0x422
 80004be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004c2:	f7ff ffaf 	bl	8000424 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 80004c6:	4924      	ldr	r1, [pc, #144]	; (8000558 <MX_GPIO_Init+0xe8>)
 80004c8:	2002      	movs	r0, #2
 80004ca:	f7ff ff1f 	bl	800030c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 80004ce:	2200      	movs	r2, #0
 80004d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004d4:	481f      	ldr	r0, [pc, #124]	; (8000554 <MX_GPIO_Init+0xe4>)
 80004d6:	f7ff ff76 	bl	80003c6 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 80004da:	2200      	movs	r2, #0
 80004dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004e0:	481c      	ldr	r0, [pc, #112]	; (8000554 <MX_GPIO_Init+0xe4>)
 80004e2:	f7ff ff41 	bl	8000368 <LL_GPIO_SetPinMode>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 80004e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004ea:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 80004ec:	2300      	movs	r3, #0
 80004ee:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 80004f0:	2301      	movs	r3, #1
 80004f2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80004f6:	2300      	movs	r3, #0
 80004f8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80004fc:	2302      	movs	r3, #2
 80004fe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000502:	f107 031c 	add.w	r3, r7, #28
 8000506:	4618      	mov	r0, r3
 8000508:	f004 f94a 	bl	80047a0 <LL_EXTI_Init>

  /**/
  GPIO_InitStruct.Pin = EN_B_Pin;
 800050c:	2302      	movs	r3, #2
 800050e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000510:	2301      	movs	r3, #1
 8000512:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000514:	2300      	movs	r3, #0
 8000516:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000518:	2300      	movs	r3, #0
 800051a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800051c:	2300      	movs	r3, #0
 800051e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(EN_B_GPIO_Port, &GPIO_InitStruct);
 8000520:	1d3b      	adds	r3, r7, #4
 8000522:	4619      	mov	r1, r3
 8000524:	480b      	ldr	r0, [pc, #44]	; (8000554 <MX_GPIO_Init+0xe4>)
 8000526:	f004 fb28 	bl	8004b7a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = IN2_B_Pin|LD2_Pin|DEBUG_PIN_Pin;
 800052a:	f240 4322 	movw	r3, #1058	; 0x422
 800052e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000530:	2301      	movs	r3, #1
 8000532:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000534:	2300      	movs	r3, #0
 8000536:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000538:	2300      	movs	r3, #0
 800053a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800053c:	2300      	movs	r3, #0
 800053e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000540:	1d3b      	adds	r3, r7, #4
 8000542:	4619      	mov	r1, r3
 8000544:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000548:	f004 fb17 	bl	8004b7a <LL_GPIO_Init>

}
 800054c:	bf00      	nop
 800054e:	3728      	adds	r7, #40	; 0x28
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}
 8000554:	48000800 	.word	0x48000800
 8000558:	00f00003 	.word	0x00f00003

0800055c <LL_GPIO_SetOutputPin>:
{
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	683a      	ldr	r2, [r7, #0]
 800056a:	619a      	str	r2, [r3, #24]
}
 800056c:	bf00      	nop
 800056e:	370c      	adds	r7, #12
 8000570:	46bd      	mov	sp, r7
 8000572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000576:	4770      	bx	lr

08000578 <LL_GPIO_ResetOutputPin>:
{
 8000578:	b480      	push	{r7}
 800057a:	b083      	sub	sp, #12
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
 8000580:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	683a      	ldr	r2, [r7, #0]
 8000586:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000588:	bf00      	nop
 800058a:	370c      	adds	r7, #12
 800058c:	46bd      	mov	sp, r7
 800058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000592:	4770      	bx	lr

08000594 <test_PwmSimple>:
//	}
//	com_Test_SendBuffer( (uint8_t *)&adcValue_mA[0] , 4*N);
//	while(1);
//}

void test_PwmSimple(void){
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(IN2_B_GPIO_Port, IN2_B_Pin);
 8000598:	2102      	movs	r1, #2
 800059a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800059e:	f7ff ffeb 	bl	8000578 <LL_GPIO_ResetOutputPin>
	LL_GPIO_SetOutputPin(EN_B_GPIO_Port, EN_B_Pin);
 80005a2:	2102      	movs	r1, #2
 80005a4:	4818      	ldr	r0, [pc, #96]	; (8000608 <test_PwmSimple+0x74>)
 80005a6:	f7ff ffd9 	bl	800055c <LL_GPIO_SetOutputPin>
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80005aa:	4b18      	ldr	r3, [pc, #96]	; (800060c <test_PwmSimple+0x78>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	2200      	movs	r2, #0
 80005b0:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80005b2:	2100      	movs	r1, #0
 80005b4:	4815      	ldr	r0, [pc, #84]	; (800060c <test_PwmSimple+0x78>)
 80005b6:	f002 fe2b 	bl	8003210 <HAL_TIM_PWM_Start>
	LL_GPIO_SetOutputPin(EN_B_GPIO_Port, EN_B_Pin);
 80005ba:	2102      	movs	r1, #2
 80005bc:	4812      	ldr	r0, [pc, #72]	; (8000608 <test_PwmSimple+0x74>)
 80005be:	f7ff ffcd 	bl	800055c <LL_GPIO_SetOutputPin>
	while(1){
		HAL_Delay(5000);
 80005c2:	f241 3088 	movw	r0, #5000	; 0x1388
 80005c6:	f000 fab5 	bl	8000b34 <HAL_Delay>
		LL_GPIO_SetOutputPin(DEBUG_PIN_GPIO_Port, DEBUG_PIN_Pin);
 80005ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005d2:	f7ff ffc3 	bl	800055c <LL_GPIO_SetOutputPin>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 500);
 80005d6:	4b0d      	ldr	r3, [pc, #52]	; (800060c <test_PwmSimple+0x78>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80005de:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_Delay(500);
 80005e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005e4:	f000 faa6 	bl	8000b34 <HAL_Delay>
		LL_GPIO_ResetOutputPin(DEBUG_PIN_GPIO_Port, DEBUG_PIN_Pin);
 80005e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005f0:	f7ff ffc2 	bl	8000578 <LL_GPIO_ResetOutputPin>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80005f4:	4b05      	ldr	r3, [pc, #20]	; (800060c <test_PwmSimple+0x78>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	2200      	movs	r2, #0
 80005fa:	635a      	str	r2, [r3, #52]	; 0x34
		LL_GPIO_ResetOutputPin(IN1_B_PWM_GPIO_Port, IN1_B_PWM_Pin);
 80005fc:	2101      	movs	r1, #1
 80005fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000602:	f7ff ffb9 	bl	8000578 <LL_GPIO_ResetOutputPin>
		HAL_Delay(5000);
 8000606:	e7dc      	b.n	80005c2 <test_PwmSimple+0x2e>
 8000608:	48000800 	.word	0x48000800
 800060c:	20000078 	.word	0x20000078

08000610 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000614:	f000 fa28 	bl	8000a68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000618:	f000 f80c 	bl	8000634 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800061c:	f7ff ff28 	bl	8000470 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000620:	f000 f986 	bl	8000930 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8000624:	f7ff fdd6 	bl	80001d4 <MX_ADC2_Init>
  MX_TIM2_Init();
 8000628:	f000 f8d6 	bl	80007d8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  //test_ContinuousSingleDirection();
  //test_ContinuousSingleDirectionADC();
  //test_mANoise();
  test_PwmSimple();
 800062c:	f7ff ffb2 	bl	8000594 <test_PwmSimple>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
while(1){
 8000630:	e7fe      	b.n	8000630 <main+0x20>
	...

08000634 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b0a6      	sub	sp, #152	; 0x98
 8000638:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800063e:	2228      	movs	r2, #40	; 0x28
 8000640:	2100      	movs	r1, #0
 8000642:	4618      	mov	r0, r3
 8000644:	f004 fb36 	bl	8004cb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000648:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
 8000656:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000658:	1d3b      	adds	r3, r7, #4
 800065a:	2258      	movs	r2, #88	; 0x58
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f004 fb28 	bl	8004cb4 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000664:	2302      	movs	r3, #2
 8000666:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000668:	2301      	movs	r3, #1
 800066a:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800066c:	2310      	movs	r3, #16
 800066e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000672:	2302      	movs	r3, #2
 8000674:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000678:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800067c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000680:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000684:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800068e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000692:	4618      	mov	r0, r3
 8000694:	f001 fa26 	bl	8001ae4 <HAL_RCC_OscConfig>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800069e:	f000 f82b 	bl	80006f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a2:	230f      	movs	r3, #15
 80006a4:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a6:	2302      	movs	r3, #2
 80006a8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006aa:	2300      	movs	r3, #0
 80006ac:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006b2:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b4:	2300      	movs	r3, #0
 80006b6:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006b8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80006bc:	2102      	movs	r1, #2
 80006be:	4618      	mov	r0, r3
 80006c0:	f002 f926 	bl	8002910 <HAL_RCC_ClockConfig>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006ca:	f000 f815 	bl	80006f8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM2;
 80006ce:	4b09      	ldr	r3, [pc, #36]	; (80006f4 <SystemClock_Config+0xc0>)
 80006d0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 80006d6:	2300      	movs	r3, #0
 80006d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006da:	1d3b      	adds	r3, r7, #4
 80006dc:	4618      	mov	r0, r3
 80006de:	f002 fb4d 	bl	8002d7c <HAL_RCCEx_PeriphCLKConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80006e8:	f000 f806 	bl	80006f8 <Error_Handler>
  }
}
 80006ec:	bf00      	nop
 80006ee:	3798      	adds	r7, #152	; 0x98
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	00100002 	.word	0x00100002

080006f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80006fc:	bf00      	nop
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr
	...

08000708 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800070e:	4b0f      	ldr	r3, [pc, #60]	; (800074c <HAL_MspInit+0x44>)
 8000710:	699b      	ldr	r3, [r3, #24]
 8000712:	4a0e      	ldr	r2, [pc, #56]	; (800074c <HAL_MspInit+0x44>)
 8000714:	f043 0301 	orr.w	r3, r3, #1
 8000718:	6193      	str	r3, [r2, #24]
 800071a:	4b0c      	ldr	r3, [pc, #48]	; (800074c <HAL_MspInit+0x44>)
 800071c:	699b      	ldr	r3, [r3, #24]
 800071e:	f003 0301 	and.w	r3, r3, #1
 8000722:	607b      	str	r3, [r7, #4]
 8000724:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000726:	4b09      	ldr	r3, [pc, #36]	; (800074c <HAL_MspInit+0x44>)
 8000728:	69db      	ldr	r3, [r3, #28]
 800072a:	4a08      	ldr	r2, [pc, #32]	; (800074c <HAL_MspInit+0x44>)
 800072c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000730:	61d3      	str	r3, [r2, #28]
 8000732:	4b06      	ldr	r3, [pc, #24]	; (800074c <HAL_MspInit+0x44>)
 8000734:	69db      	ldr	r3, [r3, #28]
 8000736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800073a:	603b      	str	r3, [r7, #0]
 800073c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800073e:	bf00      	nop
 8000740:	370c      	adds	r7, #12
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	40021000 	.word	0x40021000

08000750 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000754:	bf00      	nop
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr

0800075e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800075e:	b480      	push	{r7}
 8000760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000762:	e7fe      	b.n	8000762 <HardFault_Handler+0x4>

08000764 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000768:	e7fe      	b.n	8000768 <MemManage_Handler+0x4>

0800076a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800076a:	b480      	push	{r7}
 800076c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800076e:	e7fe      	b.n	800076e <BusFault_Handler+0x4>

08000770 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000774:	e7fe      	b.n	8000774 <UsageFault_Handler+0x4>

08000776 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000776:	b480      	push	{r7}
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800077a:	bf00      	nop
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr

08000784 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000788:	bf00      	nop
 800078a:	46bd      	mov	sp, r7
 800078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000790:	4770      	bx	lr

08000792 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000792:	b480      	push	{r7}
 8000794:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000796:	bf00      	nop
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr

080007a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007a4:	f000 f9a6 	bl	8000af4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007a8:	bf00      	nop
 80007aa:	bd80      	pop	{r7, pc}

080007ac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007b0:	4b08      	ldr	r3, [pc, #32]	; (80007d4 <SystemInit+0x28>)
 80007b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007b6:	4a07      	ldr	r2, [pc, #28]	; (80007d4 <SystemInit+0x28>)
 80007b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007c0:	4b04      	ldr	r3, [pc, #16]	; (80007d4 <SystemInit+0x28>)
 80007c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007c6:	609a      	str	r2, [r3, #8]
#endif
}
 80007c8:	bf00      	nop
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	e000ed00 	.word	0xe000ed00

080007d8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b08a      	sub	sp, #40	; 0x28
 80007dc:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007de:	f107 031c 	add.w	r3, r7, #28
 80007e2:	2200      	movs	r2, #0
 80007e4:	601a      	str	r2, [r3, #0]
 80007e6:	605a      	str	r2, [r3, #4]
 80007e8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007ea:	463b      	mov	r3, r7
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
 80007f0:	605a      	str	r2, [r3, #4]
 80007f2:	609a      	str	r2, [r3, #8]
 80007f4:	60da      	str	r2, [r3, #12]
 80007f6:	611a      	str	r2, [r3, #16]
 80007f8:	615a      	str	r2, [r3, #20]
 80007fa:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80007fc:	4b22      	ldr	r3, [pc, #136]	; (8000888 <MX_TIM2_Init+0xb0>)
 80007fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000802:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000804:	4b20      	ldr	r3, [pc, #128]	; (8000888 <MX_TIM2_Init+0xb0>)
 8000806:	2200      	movs	r2, #0
 8000808:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800080a:	4b1f      	ldr	r3, [pc, #124]	; (8000888 <MX_TIM2_Init+0xb0>)
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 8000810:	4b1d      	ldr	r3, [pc, #116]	; (8000888 <MX_TIM2_Init+0xb0>)
 8000812:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000816:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000818:	4b1b      	ldr	r3, [pc, #108]	; (8000888 <MX_TIM2_Init+0xb0>)
 800081a:	2200      	movs	r2, #0
 800081c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800081e:	4b1a      	ldr	r3, [pc, #104]	; (8000888 <MX_TIM2_Init+0xb0>)
 8000820:	2200      	movs	r2, #0
 8000822:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000824:	4818      	ldr	r0, [pc, #96]	; (8000888 <MX_TIM2_Init+0xb0>)
 8000826:	f002 fcc7 	bl	80031b8 <HAL_TIM_PWM_Init>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000830:	f7ff ff62 	bl	80006f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000834:	2300      	movs	r3, #0
 8000836:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000838:	2300      	movs	r3, #0
 800083a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800083c:	f107 031c 	add.w	r3, r7, #28
 8000840:	4619      	mov	r1, r3
 8000842:	4811      	ldr	r0, [pc, #68]	; (8000888 <MX_TIM2_Init+0xb0>)
 8000844:	f003 fa26 	bl	8003c94 <HAL_TIMEx_MasterConfigSynchronization>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800084e:	f7ff ff53 	bl	80006f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000852:	2360      	movs	r3, #96	; 0x60
 8000854:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000856:	2300      	movs	r3, #0
 8000858:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800085a:	2300      	movs	r3, #0
 800085c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800085e:	2300      	movs	r3, #0
 8000860:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000862:	463b      	mov	r3, r7
 8000864:	2200      	movs	r2, #0
 8000866:	4619      	mov	r1, r3
 8000868:	4807      	ldr	r0, [pc, #28]	; (8000888 <MX_TIM2_Init+0xb0>)
 800086a:	f002 fd31 	bl	80032d0 <HAL_TIM_PWM_ConfigChannel>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000874:	f7ff ff40 	bl	80006f8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8000878:	4803      	ldr	r0, [pc, #12]	; (8000888 <MX_TIM2_Init+0xb0>)
 800087a:	f000 f825 	bl	80008c8 <HAL_TIM_MspPostInit>

}
 800087e:	bf00      	nop
 8000880:	3728      	adds	r7, #40	; 0x28
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	20000078 	.word	0x20000078

0800088c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800088c:	b480      	push	{r7}
 800088e:	b085      	sub	sp, #20
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800089c:	d10b      	bne.n	80008b6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800089e:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <HAL_TIM_PWM_MspInit+0x38>)
 80008a0:	69db      	ldr	r3, [r3, #28]
 80008a2:	4a08      	ldr	r2, [pc, #32]	; (80008c4 <HAL_TIM_PWM_MspInit+0x38>)
 80008a4:	f043 0301 	orr.w	r3, r3, #1
 80008a8:	61d3      	str	r3, [r2, #28]
 80008aa:	4b06      	ldr	r3, [pc, #24]	; (80008c4 <HAL_TIM_PWM_MspInit+0x38>)
 80008ac:	69db      	ldr	r3, [r3, #28]
 80008ae:	f003 0301 	and.w	r3, r3, #1
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80008b6:	bf00      	nop
 80008b8:	3714      	adds	r7, #20
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	40021000 	.word	0x40021000

080008c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b088      	sub	sp, #32
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d0:	f107 030c 	add.w	r3, r7, #12
 80008d4:	2200      	movs	r2, #0
 80008d6:	601a      	str	r2, [r3, #0]
 80008d8:	605a      	str	r2, [r3, #4]
 80008da:	609a      	str	r2, [r3, #8]
 80008dc:	60da      	str	r2, [r3, #12]
 80008de:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80008e8:	d11c      	bne.n	8000924 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ea:	4b10      	ldr	r3, [pc, #64]	; (800092c <HAL_TIM_MspPostInit+0x64>)
 80008ec:	695b      	ldr	r3, [r3, #20]
 80008ee:	4a0f      	ldr	r2, [pc, #60]	; (800092c <HAL_TIM_MspPostInit+0x64>)
 80008f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008f4:	6153      	str	r3, [r2, #20]
 80008f6:	4b0d      	ldr	r3, [pc, #52]	; (800092c <HAL_TIM_MspPostInit+0x64>)
 80008f8:	695b      	ldr	r3, [r3, #20]
 80008fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000902:	2301      	movs	r3, #1
 8000904:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000906:	2302      	movs	r3, #2
 8000908:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000912:	2301      	movs	r3, #1
 8000914:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000916:	f107 030c 	add.w	r3, r7, #12
 800091a:	4619      	mov	r1, r3
 800091c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000920:	f000 ff56 	bl	80017d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000924:	bf00      	nop
 8000926:	3720      	adds	r7, #32
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	40021000 	.word	0x40021000

08000930 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000934:	4b14      	ldr	r3, [pc, #80]	; (8000988 <MX_USART2_UART_Init+0x58>)
 8000936:	4a15      	ldr	r2, [pc, #84]	; (800098c <MX_USART2_UART_Init+0x5c>)
 8000938:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800093a:	4b13      	ldr	r3, [pc, #76]	; (8000988 <MX_USART2_UART_Init+0x58>)
 800093c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000940:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000942:	4b11      	ldr	r3, [pc, #68]	; (8000988 <MX_USART2_UART_Init+0x58>)
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000948:	4b0f      	ldr	r3, [pc, #60]	; (8000988 <MX_USART2_UART_Init+0x58>)
 800094a:	2200      	movs	r2, #0
 800094c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800094e:	4b0e      	ldr	r3, [pc, #56]	; (8000988 <MX_USART2_UART_Init+0x58>)
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000954:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <MX_USART2_UART_Init+0x58>)
 8000956:	220c      	movs	r2, #12
 8000958:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800095a:	4b0b      	ldr	r3, [pc, #44]	; (8000988 <MX_USART2_UART_Init+0x58>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000960:	4b09      	ldr	r3, [pc, #36]	; (8000988 <MX_USART2_UART_Init+0x58>)
 8000962:	2200      	movs	r2, #0
 8000964:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000966:	4b08      	ldr	r3, [pc, #32]	; (8000988 <MX_USART2_UART_Init+0x58>)
 8000968:	2200      	movs	r2, #0
 800096a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800096c:	4b06      	ldr	r3, [pc, #24]	; (8000988 <MX_USART2_UART_Init+0x58>)
 800096e:	2200      	movs	r2, #0
 8000970:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000972:	4805      	ldr	r0, [pc, #20]	; (8000988 <MX_USART2_UART_Init+0x58>)
 8000974:	f003 fa1a 	bl	8003dac <HAL_UART_Init>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800097e:	f7ff febb 	bl	80006f8 <Error_Handler>
  }

}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	200000b8 	.word	0x200000b8
 800098c:	40004400 	.word	0x40004400

08000990 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08a      	sub	sp, #40	; 0x28
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000998:	f107 0314 	add.w	r3, r7, #20
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	609a      	str	r2, [r3, #8]
 80009a4:	60da      	str	r2, [r3, #12]
 80009a6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a17      	ldr	r2, [pc, #92]	; (8000a0c <HAL_UART_MspInit+0x7c>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d128      	bne.n	8000a04 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009b2:	4b17      	ldr	r3, [pc, #92]	; (8000a10 <HAL_UART_MspInit+0x80>)
 80009b4:	69db      	ldr	r3, [r3, #28]
 80009b6:	4a16      	ldr	r2, [pc, #88]	; (8000a10 <HAL_UART_MspInit+0x80>)
 80009b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009bc:	61d3      	str	r3, [r2, #28]
 80009be:	4b14      	ldr	r3, [pc, #80]	; (8000a10 <HAL_UART_MspInit+0x80>)
 80009c0:	69db      	ldr	r3, [r3, #28]
 80009c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009c6:	613b      	str	r3, [r7, #16]
 80009c8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ca:	4b11      	ldr	r3, [pc, #68]	; (8000a10 <HAL_UART_MspInit+0x80>)
 80009cc:	695b      	ldr	r3, [r3, #20]
 80009ce:	4a10      	ldr	r2, [pc, #64]	; (8000a10 <HAL_UART_MspInit+0x80>)
 80009d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009d4:	6153      	str	r3, [r2, #20]
 80009d6:	4b0e      	ldr	r3, [pc, #56]	; (8000a10 <HAL_UART_MspInit+0x80>)
 80009d8:	695b      	ldr	r3, [r3, #20]
 80009da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009e2:	230c      	movs	r3, #12
 80009e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e6:	2302      	movs	r3, #2
 80009e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ea:	2300      	movs	r3, #0
 80009ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ee:	2300      	movs	r3, #0
 80009f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009f2:	2307      	movs	r3, #7
 80009f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f6:	f107 0314 	add.w	r3, r7, #20
 80009fa:	4619      	mov	r1, r3
 80009fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a00:	f000 fee6 	bl	80017d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000a04:	bf00      	nop
 8000a06:	3728      	adds	r7, #40	; 0x28
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	40004400 	.word	0x40004400
 8000a10:	40021000 	.word	0x40021000

08000a14 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a4c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000a18:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000a1a:	e003      	b.n	8000a24 <LoopCopyDataInit>

08000a1c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000a1c:	4b0c      	ldr	r3, [pc, #48]	; (8000a50 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000a1e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000a20:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000a22:	3104      	adds	r1, #4

08000a24 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000a24:	480b      	ldr	r0, [pc, #44]	; (8000a54 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000a26:	4b0c      	ldr	r3, [pc, #48]	; (8000a58 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000a28:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000a2a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000a2c:	d3f6      	bcc.n	8000a1c <CopyDataInit>
	ldr	r2, =_sbss
 8000a2e:	4a0b      	ldr	r2, [pc, #44]	; (8000a5c <LoopForever+0x12>)
	b	LoopFillZerobss
 8000a30:	e002      	b.n	8000a38 <LoopFillZerobss>

08000a32 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000a32:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000a34:	f842 3b04 	str.w	r3, [r2], #4

08000a38 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000a38:	4b09      	ldr	r3, [pc, #36]	; (8000a60 <LoopForever+0x16>)
	cmp	r2, r3
 8000a3a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000a3c:	d3f9      	bcc.n	8000a32 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a3e:	f7ff feb5 	bl	80007ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a42:	f004 f913 	bl	8004c6c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a46:	f7ff fde3 	bl	8000610 <main>

08000a4a <LoopForever>:

LoopForever:
    b LoopForever
 8000a4a:	e7fe      	b.n	8000a4a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a4c:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8000a50:	08004d1c 	.word	0x08004d1c
	ldr	r0, =_sdata
 8000a54:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000a58:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000a5c:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000a60:	2000013c 	.word	0x2000013c

08000a64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a64:	e7fe      	b.n	8000a64 <ADC1_2_IRQHandler>
	...

08000a68 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a6c:	4b08      	ldr	r3, [pc, #32]	; (8000a90 <HAL_Init+0x28>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a07      	ldr	r2, [pc, #28]	; (8000a90 <HAL_Init+0x28>)
 8000a72:	f043 0310 	orr.w	r3, r3, #16
 8000a76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a78:	2003      	movs	r0, #3
 8000a7a:	f000 fe75 	bl	8001768 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a7e:	2000      	movs	r0, #0
 8000a80:	f000 f808 	bl	8000a94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a84:	f7ff fe40 	bl	8000708 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a88:	2300      	movs	r3, #0
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40022000 	.word	0x40022000

08000a94 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a9c:	4b12      	ldr	r3, [pc, #72]	; (8000ae8 <HAL_InitTick+0x54>)
 8000a9e:	681a      	ldr	r2, [r3, #0]
 8000aa0:	4b12      	ldr	r3, [pc, #72]	; (8000aec <HAL_InitTick+0x58>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f000 fe7f 	bl	80017b6 <HAL_SYSTICK_Config>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	e00e      	b.n	8000ae0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	2b0f      	cmp	r3, #15
 8000ac6:	d80a      	bhi.n	8000ade <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	6879      	ldr	r1, [r7, #4]
 8000acc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ad0:	f000 fe55 	bl	800177e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ad4:	4a06      	ldr	r2, [pc, #24]	; (8000af0 <HAL_InitTick+0x5c>)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000ada:	2300      	movs	r3, #0
 8000adc:	e000      	b.n	8000ae0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ade:	2301      	movs	r3, #1
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	20000000 	.word	0x20000000
 8000aec:	20000008 	.word	0x20000008
 8000af0:	20000004 	.word	0x20000004

08000af4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000af8:	4b06      	ldr	r3, [pc, #24]	; (8000b14 <HAL_IncTick+0x20>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	461a      	mov	r2, r3
 8000afe:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <HAL_IncTick+0x24>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4413      	add	r3, r2
 8000b04:	4a04      	ldr	r2, [pc, #16]	; (8000b18 <HAL_IncTick+0x24>)
 8000b06:	6013      	str	r3, [r2, #0]
}
 8000b08:	bf00      	nop
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	20000008 	.word	0x20000008
 8000b18:	20000138 	.word	0x20000138

08000b1c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000b20:	4b03      	ldr	r3, [pc, #12]	; (8000b30 <HAL_GetTick+0x14>)
 8000b22:	681b      	ldr	r3, [r3, #0]
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	20000138 	.word	0x20000138

08000b34 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b084      	sub	sp, #16
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b3c:	f7ff ffee 	bl	8000b1c <HAL_GetTick>
 8000b40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000b4c:	d005      	beq.n	8000b5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b4e:	4b09      	ldr	r3, [pc, #36]	; (8000b74 <HAL_Delay+0x40>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	461a      	mov	r2, r3
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	4413      	add	r3, r2
 8000b58:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b5a:	bf00      	nop
 8000b5c:	f7ff ffde 	bl	8000b1c <HAL_GetTick>
 8000b60:	4602      	mov	r2, r0
 8000b62:	68bb      	ldr	r3, [r7, #8]
 8000b64:	1ad3      	subs	r3, r2, r3
 8000b66:	68fa      	ldr	r2, [r7, #12]
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	d8f7      	bhi.n	8000b5c <HAL_Delay+0x28>
  {
  }
}
 8000b6c:	bf00      	nop
 8000b6e:	3710      	adds	r7, #16
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	20000008 	.word	0x20000008

08000b78 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b09a      	sub	sp, #104	; 0x68
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b80:	2300      	movs	r3, #0
 8000b82:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000b86:	2300      	movs	r3, #0
 8000b88:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d101      	bne.n	8000b98 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000b94:	2301      	movs	r3, #1
 8000b96:	e1e3      	b.n	8000f60 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	691b      	ldr	r3, [r3, #16]
 8000b9c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba2:	f003 0310 	and.w	r3, r3, #16
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d176      	bne.n	8000c98 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d152      	bne.n	8000c58 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2200      	movs	r2, #0
 8000bbc:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f7ff fb5f 	bl	8000290 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d13b      	bne.n	8000c58 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000be0:	6878      	ldr	r0, [r7, #4]
 8000be2:	f000 fcaf 	bl	8001544 <ADC_Disable>
 8000be6:	4603      	mov	r3, r0
 8000be8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf0:	f003 0310 	and.w	r3, r3, #16
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d12f      	bne.n	8000c58 <HAL_ADC_Init+0xe0>
 8000bf8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d12b      	bne.n	8000c58 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c04:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000c08:	f023 0302 	bic.w	r3, r3, #2
 8000c0c:	f043 0202 	orr.w	r2, r3, #2
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	689a      	ldr	r2, [r3, #8]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000c22:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	689a      	ldr	r2, [r3, #8]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c32:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000c34:	4b92      	ldr	r3, [pc, #584]	; (8000e80 <HAL_ADC_Init+0x308>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a92      	ldr	r2, [pc, #584]	; (8000e84 <HAL_ADC_Init+0x30c>)
 8000c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c3e:	0c9a      	lsrs	r2, r3, #18
 8000c40:	4613      	mov	r3, r2
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	4413      	add	r3, r2
 8000c46:	005b      	lsls	r3, r3, #1
 8000c48:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c4a:	e002      	b.n	8000c52 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	3b01      	subs	r3, #1
 8000c50:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000c52:	68bb      	ldr	r3, [r7, #8]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d1f9      	bne.n	8000c4c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	689b      	ldr	r3, [r3, #8]
 8000c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d007      	beq.n	8000c76 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	689b      	ldr	r3, [r3, #8]
 8000c6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000c70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000c74:	d110      	bne.n	8000c98 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7a:	f023 0312 	bic.w	r3, r3, #18
 8000c7e:	f043 0210 	orr.w	r2, r3, #16
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c8a:	f043 0201 	orr.w	r2, r3, #1
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
 8000c94:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c9c:	f003 0310 	and.w	r3, r3, #16
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	f040 8150 	bne.w	8000f46 <HAL_ADC_Init+0x3ce>
 8000ca6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	f040 814b 	bne.w	8000f46 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	689b      	ldr	r3, [r3, #8]
 8000cb6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	f040 8143 	bne.w	8000f46 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000cc8:	f043 0202 	orr.w	r2, r3, #2
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000cd8:	d004      	beq.n	8000ce4 <HAL_ADC_Init+0x16c>
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4a6a      	ldr	r2, [pc, #424]	; (8000e88 <HAL_ADC_Init+0x310>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d101      	bne.n	8000ce8 <HAL_ADC_Init+0x170>
 8000ce4:	4b69      	ldr	r3, [pc, #420]	; (8000e8c <HAL_ADC_Init+0x314>)
 8000ce6:	e000      	b.n	8000cea <HAL_ADC_Init+0x172>
 8000ce8:	4b69      	ldr	r3, [pc, #420]	; (8000e90 <HAL_ADC_Init+0x318>)
 8000cea:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000cf4:	d102      	bne.n	8000cfc <HAL_ADC_Init+0x184>
 8000cf6:	4b64      	ldr	r3, [pc, #400]	; (8000e88 <HAL_ADC_Init+0x310>)
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	e01a      	b.n	8000d32 <HAL_ADC_Init+0x1ba>
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a61      	ldr	r2, [pc, #388]	; (8000e88 <HAL_ADC_Init+0x310>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d103      	bne.n	8000d0e <HAL_ADC_Init+0x196>
 8000d06:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000d0a:	60fb      	str	r3, [r7, #12]
 8000d0c:	e011      	b.n	8000d32 <HAL_ADC_Init+0x1ba>
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a60      	ldr	r2, [pc, #384]	; (8000e94 <HAL_ADC_Init+0x31c>)
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d102      	bne.n	8000d1e <HAL_ADC_Init+0x1a6>
 8000d18:	4b5f      	ldr	r3, [pc, #380]	; (8000e98 <HAL_ADC_Init+0x320>)
 8000d1a:	60fb      	str	r3, [r7, #12]
 8000d1c:	e009      	b.n	8000d32 <HAL_ADC_Init+0x1ba>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a5d      	ldr	r2, [pc, #372]	; (8000e98 <HAL_ADC_Init+0x320>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d102      	bne.n	8000d2e <HAL_ADC_Init+0x1b6>
 8000d28:	4b5a      	ldr	r3, [pc, #360]	; (8000e94 <HAL_ADC_Init+0x31c>)
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	e001      	b.n	8000d32 <HAL_ADC_Init+0x1ba>
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	689b      	ldr	r3, [r3, #8]
 8000d38:	f003 0303 	and.w	r3, r3, #3
 8000d3c:	2b01      	cmp	r3, #1
 8000d3e:	d108      	bne.n	8000d52 <HAL_ADC_Init+0x1da>
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f003 0301 	and.w	r3, r3, #1
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d101      	bne.n	8000d52 <HAL_ADC_Init+0x1da>
 8000d4e:	2301      	movs	r3, #1
 8000d50:	e000      	b.n	8000d54 <HAL_ADC_Init+0x1dc>
 8000d52:	2300      	movs	r3, #0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d11c      	bne.n	8000d92 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000d58:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d010      	beq.n	8000d80 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	f003 0303 	and.w	r3, r3, #3
 8000d66:	2b01      	cmp	r3, #1
 8000d68:	d107      	bne.n	8000d7a <HAL_ADC_Init+0x202>
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d101      	bne.n	8000d7a <HAL_ADC_Init+0x202>
 8000d76:	2301      	movs	r3, #1
 8000d78:	e000      	b.n	8000d7c <HAL_ADC_Init+0x204>
 8000d7a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d108      	bne.n	8000d92 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000d80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000d82:	689b      	ldr	r3, [r3, #8]
 8000d84:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	431a      	orrs	r2, r3
 8000d8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000d90:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	7e5b      	ldrb	r3, [r3, #25]
 8000d96:	035b      	lsls	r3, r3, #13
 8000d98:	687a      	ldr	r2, [r7, #4]
 8000d9a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000d9c:	2a01      	cmp	r2, #1
 8000d9e:	d002      	beq.n	8000da6 <HAL_ADC_Init+0x22e>
 8000da0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000da4:	e000      	b.n	8000da8 <HAL_ADC_Init+0x230>
 8000da6:	2200      	movs	r2, #0
 8000da8:	431a      	orrs	r2, r3
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	68db      	ldr	r3, [r3, #12]
 8000dae:	431a      	orrs	r2, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	689b      	ldr	r3, [r3, #8]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000db8:	4313      	orrs	r3, r2
 8000dba:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d11b      	bne.n	8000dfe <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	7e5b      	ldrb	r3, [r3, #25]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d109      	bne.n	8000de2 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dd2:	3b01      	subs	r3, #1
 8000dd4:	045a      	lsls	r2, r3, #17
 8000dd6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dde:	663b      	str	r3, [r7, #96]	; 0x60
 8000de0:	e00d      	b.n	8000dfe <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000de6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000dea:	f043 0220 	orr.w	r2, r3, #32
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000df6:	f043 0201 	orr.w	r2, r3, #1
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e02:	2b01      	cmp	r3, #1
 8000e04:	d054      	beq.n	8000eb0 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a22      	ldr	r2, [pc, #136]	; (8000e94 <HAL_ADC_Init+0x31c>)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d004      	beq.n	8000e1a <HAL_ADC_Init+0x2a2>
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a20      	ldr	r2, [pc, #128]	; (8000e98 <HAL_ADC_Init+0x320>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d140      	bne.n	8000e9c <HAL_ADC_Init+0x324>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e1e:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8000e22:	d02a      	beq.n	8000e7a <HAL_ADC_Init+0x302>
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000e2c:	d022      	beq.n	8000e74 <HAL_ADC_Init+0x2fc>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e32:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000e36:	d01a      	beq.n	8000e6e <HAL_ADC_Init+0x2f6>
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e3c:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8000e40:	d012      	beq.n	8000e68 <HAL_ADC_Init+0x2f0>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e46:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8000e4a:	d00a      	beq.n	8000e62 <HAL_ADC_Init+0x2ea>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e50:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8000e54:	d002      	beq.n	8000e5c <HAL_ADC_Init+0x2e4>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e5a:	e023      	b.n	8000ea4 <HAL_ADC_Init+0x32c>
 8000e5c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000e60:	e020      	b.n	8000ea4 <HAL_ADC_Init+0x32c>
 8000e62:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000e66:	e01d      	b.n	8000ea4 <HAL_ADC_Init+0x32c>
 8000e68:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000e6c:	e01a      	b.n	8000ea4 <HAL_ADC_Init+0x32c>
 8000e6e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e72:	e017      	b.n	8000ea4 <HAL_ADC_Init+0x32c>
 8000e74:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8000e78:	e014      	b.n	8000ea4 <HAL_ADC_Init+0x32c>
 8000e7a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000e7e:	e011      	b.n	8000ea4 <HAL_ADC_Init+0x32c>
 8000e80:	20000000 	.word	0x20000000
 8000e84:	431bde83 	.word	0x431bde83
 8000e88:	50000100 	.word	0x50000100
 8000e8c:	50000300 	.word	0x50000300
 8000e90:	50000700 	.word	0x50000700
 8000e94:	50000400 	.word	0x50000400
 8000e98:	50000500 	.word	0x50000500
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ea0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000eac:	4313      	orrs	r3, r2
 8000eae:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	f003 030c 	and.w	r3, r3, #12
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d114      	bne.n	8000ee8 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	687a      	ldr	r2, [r7, #4]
 8000ec6:	6812      	ldr	r2, [r2, #0]
 8000ec8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000ecc:	f023 0302 	bic.w	r3, r3, #2
 8000ed0:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	7e1b      	ldrb	r3, [r3, #24]
 8000ed6:	039a      	lsls	r2, r3, #14
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	68da      	ldr	r2, [r3, #12]
 8000eee:	4b1e      	ldr	r3, [pc, #120]	; (8000f68 <HAL_ADC_Init+0x3f0>)
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	687a      	ldr	r2, [r7, #4]
 8000ef4:	6812      	ldr	r2, [r2, #0]
 8000ef6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000ef8:	430b      	orrs	r3, r1
 8000efa:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	691b      	ldr	r3, [r3, #16]
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d10c      	bne.n	8000f1e <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0a:	f023 010f 	bic.w	r1, r3, #15
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	69db      	ldr	r3, [r3, #28]
 8000f12:	1e5a      	subs	r2, r3, #1
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	430a      	orrs	r2, r1
 8000f1a:	631a      	str	r2, [r3, #48]	; 0x30
 8000f1c:	e007      	b.n	8000f2e <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f022 020f 	bic.w	r2, r2, #15
 8000f2c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2200      	movs	r2, #0
 8000f32:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f38:	f023 0303 	bic.w	r3, r3, #3
 8000f3c:	f043 0201 	orr.w	r2, r3, #1
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	641a      	str	r2, [r3, #64]	; 0x40
 8000f44:	e00a      	b.n	8000f5c <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f4a:	f023 0312 	bic.w	r3, r3, #18
 8000f4e:	f043 0210 	orr.w	r2, r3, #16
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000f56:	2301      	movs	r3, #1
 8000f58:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000f5c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3768      	adds	r7, #104	; 0x68
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	fff0c007 	.word	0xfff0c007

08000f6c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b09b      	sub	sp, #108	; 0x6c
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f76:	2300      	movs	r3, #0
 8000f78:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d101      	bne.n	8000f8e <HAL_ADC_ConfigChannel+0x22>
 8000f8a:	2302      	movs	r3, #2
 8000f8c:	e2cb      	b.n	8001526 <HAL_ADC_ConfigChannel+0x5ba>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2201      	movs	r2, #1
 8000f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	f003 0304 	and.w	r3, r3, #4
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	f040 82af 	bne.w	8001504 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	2b04      	cmp	r3, #4
 8000fac:	d81c      	bhi.n	8000fe8 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685a      	ldr	r2, [r3, #4]
 8000fb8:	4613      	mov	r3, r2
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	4413      	add	r3, r2
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	231f      	movs	r3, #31
 8000fc4:	4093      	lsls	r3, r2
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	4019      	ands	r1, r3
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	6818      	ldr	r0, [r3, #0]
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	685a      	ldr	r2, [r3, #4]
 8000fd2:	4613      	mov	r3, r2
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	4413      	add	r3, r2
 8000fd8:	005b      	lsls	r3, r3, #1
 8000fda:	fa00 f203 	lsl.w	r2, r0, r3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	430a      	orrs	r2, r1
 8000fe4:	631a      	str	r2, [r3, #48]	; 0x30
 8000fe6:	e063      	b.n	80010b0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	2b09      	cmp	r3, #9
 8000fee:	d81e      	bhi.n	800102e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	685a      	ldr	r2, [r3, #4]
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	4413      	add	r3, r2
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	3b1e      	subs	r3, #30
 8001004:	221f      	movs	r2, #31
 8001006:	fa02 f303 	lsl.w	r3, r2, r3
 800100a:	43db      	mvns	r3, r3
 800100c:	4019      	ands	r1, r3
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	6818      	ldr	r0, [r3, #0]
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685a      	ldr	r2, [r3, #4]
 8001016:	4613      	mov	r3, r2
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	4413      	add	r3, r2
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	3b1e      	subs	r3, #30
 8001020:	fa00 f203 	lsl.w	r2, r0, r3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	430a      	orrs	r2, r1
 800102a:	635a      	str	r2, [r3, #52]	; 0x34
 800102c:	e040      	b.n	80010b0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	2b0e      	cmp	r3, #14
 8001034:	d81e      	bhi.n	8001074 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685a      	ldr	r2, [r3, #4]
 8001040:	4613      	mov	r3, r2
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	4413      	add	r3, r2
 8001046:	005b      	lsls	r3, r3, #1
 8001048:	3b3c      	subs	r3, #60	; 0x3c
 800104a:	221f      	movs	r2, #31
 800104c:	fa02 f303 	lsl.w	r3, r2, r3
 8001050:	43db      	mvns	r3, r3
 8001052:	4019      	ands	r1, r3
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	6818      	ldr	r0, [r3, #0]
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685a      	ldr	r2, [r3, #4]
 800105c:	4613      	mov	r3, r2
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	4413      	add	r3, r2
 8001062:	005b      	lsls	r3, r3, #1
 8001064:	3b3c      	subs	r3, #60	; 0x3c
 8001066:	fa00 f203 	lsl.w	r2, r0, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	430a      	orrs	r2, r1
 8001070:	639a      	str	r2, [r3, #56]	; 0x38
 8001072:	e01d      	b.n	80010b0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685a      	ldr	r2, [r3, #4]
 800107e:	4613      	mov	r3, r2
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	4413      	add	r3, r2
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	3b5a      	subs	r3, #90	; 0x5a
 8001088:	221f      	movs	r2, #31
 800108a:	fa02 f303 	lsl.w	r3, r2, r3
 800108e:	43db      	mvns	r3, r3
 8001090:	4019      	ands	r1, r3
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	6818      	ldr	r0, [r3, #0]
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	685a      	ldr	r2, [r3, #4]
 800109a:	4613      	mov	r3, r2
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	4413      	add	r3, r2
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	3b5a      	subs	r3, #90	; 0x5a
 80010a4:	fa00 f203 	lsl.w	r2, r0, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	430a      	orrs	r2, r1
 80010ae:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	f003 030c 	and.w	r3, r3, #12
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	f040 80e5 	bne.w	800128a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2b09      	cmp	r3, #9
 80010c6:	d91c      	bls.n	8001102 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	6999      	ldr	r1, [r3, #24]
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	4613      	mov	r3, r2
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	4413      	add	r3, r2
 80010d8:	3b1e      	subs	r3, #30
 80010da:	2207      	movs	r2, #7
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	4019      	ands	r1, r3
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	6898      	ldr	r0, [r3, #8]
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	4613      	mov	r3, r2
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	4413      	add	r3, r2
 80010f2:	3b1e      	subs	r3, #30
 80010f4:	fa00 f203 	lsl.w	r2, r0, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	430a      	orrs	r2, r1
 80010fe:	619a      	str	r2, [r3, #24]
 8001100:	e019      	b.n	8001136 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	6959      	ldr	r1, [r3, #20]
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	4613      	mov	r3, r2
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	4413      	add	r3, r2
 8001112:	2207      	movs	r2, #7
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	43db      	mvns	r3, r3
 800111a:	4019      	ands	r1, r3
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	6898      	ldr	r0, [r3, #8]
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	4613      	mov	r3, r2
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	4413      	add	r3, r2
 800112a:	fa00 f203 	lsl.w	r2, r0, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	430a      	orrs	r2, r1
 8001134:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	695a      	ldr	r2, [r3, #20]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	08db      	lsrs	r3, r3, #3
 8001142:	f003 0303 	and.w	r3, r3, #3
 8001146:	005b      	lsls	r3, r3, #1
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	691b      	ldr	r3, [r3, #16]
 8001152:	3b01      	subs	r3, #1
 8001154:	2b03      	cmp	r3, #3
 8001156:	d84f      	bhi.n	80011f8 <HAL_ADC_ConfigChannel+0x28c>
 8001158:	a201      	add	r2, pc, #4	; (adr r2, 8001160 <HAL_ADC_ConfigChannel+0x1f4>)
 800115a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800115e:	bf00      	nop
 8001160:	08001171 	.word	0x08001171
 8001164:	08001193 	.word	0x08001193
 8001168:	080011b5 	.word	0x080011b5
 800116c:	080011d7 	.word	0x080011d7
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001176:	4b9f      	ldr	r3, [pc, #636]	; (80013f4 <HAL_ADC_ConfigChannel+0x488>)
 8001178:	4013      	ands	r3, r2
 800117a:	683a      	ldr	r2, [r7, #0]
 800117c:	6812      	ldr	r2, [r2, #0]
 800117e:	0691      	lsls	r1, r2, #26
 8001180:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001182:	430a      	orrs	r2, r1
 8001184:	431a      	orrs	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800118e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001190:	e07e      	b.n	8001290 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001198:	4b96      	ldr	r3, [pc, #600]	; (80013f4 <HAL_ADC_ConfigChannel+0x488>)
 800119a:	4013      	ands	r3, r2
 800119c:	683a      	ldr	r2, [r7, #0]
 800119e:	6812      	ldr	r2, [r2, #0]
 80011a0:	0691      	lsls	r1, r2, #26
 80011a2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80011a4:	430a      	orrs	r2, r1
 80011a6:	431a      	orrs	r2, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80011b0:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80011b2:	e06d      	b.n	8001290 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80011ba:	4b8e      	ldr	r3, [pc, #568]	; (80013f4 <HAL_ADC_ConfigChannel+0x488>)
 80011bc:	4013      	ands	r3, r2
 80011be:	683a      	ldr	r2, [r7, #0]
 80011c0:	6812      	ldr	r2, [r2, #0]
 80011c2:	0691      	lsls	r1, r2, #26
 80011c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80011c6:	430a      	orrs	r2, r1
 80011c8:	431a      	orrs	r2, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80011d2:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80011d4:	e05c      	b.n	8001290 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80011dc:	4b85      	ldr	r3, [pc, #532]	; (80013f4 <HAL_ADC_ConfigChannel+0x488>)
 80011de:	4013      	ands	r3, r2
 80011e0:	683a      	ldr	r2, [r7, #0]
 80011e2:	6812      	ldr	r2, [r2, #0]
 80011e4:	0691      	lsls	r1, r2, #26
 80011e6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80011e8:	430a      	orrs	r2, r1
 80011ea:	431a      	orrs	r2, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80011f4:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80011f6:	e04b      	b.n	8001290 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011fe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	069b      	lsls	r3, r3, #26
 8001208:	429a      	cmp	r2, r3
 800120a:	d107      	bne.n	800121c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800121a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001222:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	069b      	lsls	r3, r3, #26
 800122c:	429a      	cmp	r2, r3
 800122e:	d107      	bne.n	8001240 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800123e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001246:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	069b      	lsls	r3, r3, #26
 8001250:	429a      	cmp	r2, r3
 8001252:	d107      	bne.n	8001264 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001262:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800126a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	069b      	lsls	r3, r3, #26
 8001274:	429a      	cmp	r2, r3
 8001276:	d10a      	bne.n	800128e <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001286:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001288:	e001      	b.n	800128e <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800128a:	bf00      	nop
 800128c:	e000      	b.n	8001290 <HAL_ADC_ConfigChannel+0x324>
      break;
 800128e:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	f003 0303 	and.w	r3, r3, #3
 800129a:	2b01      	cmp	r3, #1
 800129c:	d108      	bne.n	80012b0 <HAL_ADC_ConfigChannel+0x344>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 0301 	and.w	r3, r3, #1
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d101      	bne.n	80012b0 <HAL_ADC_ConfigChannel+0x344>
 80012ac:	2301      	movs	r3, #1
 80012ae:	e000      	b.n	80012b2 <HAL_ADC_ConfigChannel+0x346>
 80012b0:	2300      	movs	r3, #0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	f040 8131 	bne.w	800151a <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d00f      	beq.n	80012e0 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2201      	movs	r2, #1
 80012ce:	fa02 f303 	lsl.w	r3, r2, r3
 80012d2:	43da      	mvns	r2, r3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	400a      	ands	r2, r1
 80012da:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80012de:	e049      	b.n	8001374 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2201      	movs	r2, #1
 80012ee:	409a      	lsls	r2, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	430a      	orrs	r2, r1
 80012f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	2b09      	cmp	r3, #9
 8001300:	d91c      	bls.n	800133c <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	6999      	ldr	r1, [r3, #24]
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	4613      	mov	r3, r2
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	4413      	add	r3, r2
 8001312:	3b1b      	subs	r3, #27
 8001314:	2207      	movs	r2, #7
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	43db      	mvns	r3, r3
 800131c:	4019      	ands	r1, r3
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	6898      	ldr	r0, [r3, #8]
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	4613      	mov	r3, r2
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	4413      	add	r3, r2
 800132c:	3b1b      	subs	r3, #27
 800132e:	fa00 f203 	lsl.w	r2, r0, r3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	430a      	orrs	r2, r1
 8001338:	619a      	str	r2, [r3, #24]
 800133a:	e01b      	b.n	8001374 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	6959      	ldr	r1, [r3, #20]
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	1c5a      	adds	r2, r3, #1
 8001348:	4613      	mov	r3, r2
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	4413      	add	r3, r2
 800134e:	2207      	movs	r2, #7
 8001350:	fa02 f303 	lsl.w	r3, r2, r3
 8001354:	43db      	mvns	r3, r3
 8001356:	4019      	ands	r1, r3
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	6898      	ldr	r0, [r3, #8]
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	1c5a      	adds	r2, r3, #1
 8001362:	4613      	mov	r3, r2
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	4413      	add	r3, r2
 8001368:	fa00 f203 	lsl.w	r2, r0, r3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	430a      	orrs	r2, r1
 8001372:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800137c:	d004      	beq.n	8001388 <HAL_ADC_ConfigChannel+0x41c>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a1d      	ldr	r2, [pc, #116]	; (80013f8 <HAL_ADC_ConfigChannel+0x48c>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d101      	bne.n	800138c <HAL_ADC_ConfigChannel+0x420>
 8001388:	4b1c      	ldr	r3, [pc, #112]	; (80013fc <HAL_ADC_ConfigChannel+0x490>)
 800138a:	e000      	b.n	800138e <HAL_ADC_ConfigChannel+0x422>
 800138c:	4b1c      	ldr	r3, [pc, #112]	; (8001400 <HAL_ADC_ConfigChannel+0x494>)
 800138e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b10      	cmp	r3, #16
 8001396:	d105      	bne.n	80013a4 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001398:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d015      	beq.n	80013d0 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80013a8:	2b11      	cmp	r3, #17
 80013aa:	d105      	bne.n	80013b8 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80013ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d00b      	beq.n	80013d0 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80013bc:	2b12      	cmp	r3, #18
 80013be:	f040 80ac 	bne.w	800151a <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80013c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	f040 80a5 	bne.w	800151a <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013d8:	d102      	bne.n	80013e0 <HAL_ADC_ConfigChannel+0x474>
 80013da:	4b07      	ldr	r3, [pc, #28]	; (80013f8 <HAL_ADC_ConfigChannel+0x48c>)
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	e023      	b.n	8001428 <HAL_ADC_ConfigChannel+0x4bc>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a04      	ldr	r2, [pc, #16]	; (80013f8 <HAL_ADC_ConfigChannel+0x48c>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d10c      	bne.n	8001404 <HAL_ADC_ConfigChannel+0x498>
 80013ea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	e01a      	b.n	8001428 <HAL_ADC_ConfigChannel+0x4bc>
 80013f2:	bf00      	nop
 80013f4:	83fff000 	.word	0x83fff000
 80013f8:	50000100 	.word	0x50000100
 80013fc:	50000300 	.word	0x50000300
 8001400:	50000700 	.word	0x50000700
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a4a      	ldr	r2, [pc, #296]	; (8001534 <HAL_ADC_ConfigChannel+0x5c8>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d102      	bne.n	8001414 <HAL_ADC_ConfigChannel+0x4a8>
 800140e:	4b4a      	ldr	r3, [pc, #296]	; (8001538 <HAL_ADC_ConfigChannel+0x5cc>)
 8001410:	60fb      	str	r3, [r7, #12]
 8001412:	e009      	b.n	8001428 <HAL_ADC_ConfigChannel+0x4bc>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a47      	ldr	r2, [pc, #284]	; (8001538 <HAL_ADC_ConfigChannel+0x5cc>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d102      	bne.n	8001424 <HAL_ADC_ConfigChannel+0x4b8>
 800141e:	4b45      	ldr	r3, [pc, #276]	; (8001534 <HAL_ADC_ConfigChannel+0x5c8>)
 8001420:	60fb      	str	r3, [r7, #12]
 8001422:	e001      	b.n	8001428 <HAL_ADC_ConfigChannel+0x4bc>
 8001424:	2300      	movs	r3, #0
 8001426:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	f003 0303 	and.w	r3, r3, #3
 8001432:	2b01      	cmp	r3, #1
 8001434:	d108      	bne.n	8001448 <HAL_ADC_ConfigChannel+0x4dc>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f003 0301 	and.w	r3, r3, #1
 8001440:	2b01      	cmp	r3, #1
 8001442:	d101      	bne.n	8001448 <HAL_ADC_ConfigChannel+0x4dc>
 8001444:	2301      	movs	r3, #1
 8001446:	e000      	b.n	800144a <HAL_ADC_ConfigChannel+0x4de>
 8001448:	2300      	movs	r3, #0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d150      	bne.n	80014f0 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800144e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001450:	2b00      	cmp	r3, #0
 8001452:	d010      	beq.n	8001476 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	f003 0303 	and.w	r3, r3, #3
 800145c:	2b01      	cmp	r3, #1
 800145e:	d107      	bne.n	8001470 <HAL_ADC_ConfigChannel+0x504>
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f003 0301 	and.w	r3, r3, #1
 8001468:	2b01      	cmp	r3, #1
 800146a:	d101      	bne.n	8001470 <HAL_ADC_ConfigChannel+0x504>
 800146c:	2301      	movs	r3, #1
 800146e:	e000      	b.n	8001472 <HAL_ADC_ConfigChannel+0x506>
 8001470:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001472:	2b00      	cmp	r3, #0
 8001474:	d13c      	bne.n	80014f0 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	2b10      	cmp	r3, #16
 800147c:	d11d      	bne.n	80014ba <HAL_ADC_ConfigChannel+0x54e>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001486:	d118      	bne.n	80014ba <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001488:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001490:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001492:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001494:	4b29      	ldr	r3, [pc, #164]	; (800153c <HAL_ADC_ConfigChannel+0x5d0>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a29      	ldr	r2, [pc, #164]	; (8001540 <HAL_ADC_ConfigChannel+0x5d4>)
 800149a:	fba2 2303 	umull	r2, r3, r2, r3
 800149e:	0c9a      	lsrs	r2, r3, #18
 80014a0:	4613      	mov	r3, r2
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	4413      	add	r3, r2
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80014aa:	e002      	b.n	80014b2 <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	3b01      	subs	r3, #1
 80014b0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d1f9      	bne.n	80014ac <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80014b8:	e02e      	b.n	8001518 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2b11      	cmp	r3, #17
 80014c0:	d10b      	bne.n	80014da <HAL_ADC_ConfigChannel+0x56e>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014ca:	d106      	bne.n	80014da <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80014cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80014d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80014d6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80014d8:	e01e      	b.n	8001518 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	2b12      	cmp	r3, #18
 80014e0:	d11a      	bne.n	8001518 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80014e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80014ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80014ec:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80014ee:	e013      	b.n	8001518 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f4:	f043 0220 	orr.w	r2, r3, #32
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001502:	e00a      	b.n	800151a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001508:	f043 0220 	orr.w	r2, r3, #32
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001510:	2301      	movs	r3, #1
 8001512:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001516:	e000      	b.n	800151a <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001518:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2200      	movs	r2, #0
 800151e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001522:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001526:	4618      	mov	r0, r3
 8001528:	376c      	adds	r7, #108	; 0x6c
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	50000400 	.word	0x50000400
 8001538:	50000500 	.word	0x50000500
 800153c:	20000000 	.word	0x20000000
 8001540:	431bde83 	.word	0x431bde83

08001544 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800154c:	2300      	movs	r3, #0
 800154e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	f003 0303 	and.w	r3, r3, #3
 800155a:	2b01      	cmp	r3, #1
 800155c:	d108      	bne.n	8001570 <ADC_Disable+0x2c>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0301 	and.w	r3, r3, #1
 8001568:	2b01      	cmp	r3, #1
 800156a:	d101      	bne.n	8001570 <ADC_Disable+0x2c>
 800156c:	2301      	movs	r3, #1
 800156e:	e000      	b.n	8001572 <ADC_Disable+0x2e>
 8001570:	2300      	movs	r3, #0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d040      	beq.n	80015f8 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	f003 030d 	and.w	r3, r3, #13
 8001580:	2b01      	cmp	r3, #1
 8001582:	d10f      	bne.n	80015a4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	689a      	ldr	r2, [r3, #8]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f042 0202 	orr.w	r2, r2, #2
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2203      	movs	r2, #3
 800159a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800159c:	f7ff fabe 	bl	8000b1c <HAL_GetTick>
 80015a0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80015a2:	e022      	b.n	80015ea <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a8:	f043 0210 	orr.w	r2, r3, #16
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b4:	f043 0201 	orr.w	r2, r3, #1
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	e01c      	b.n	80015fa <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80015c0:	f7ff faac 	bl	8000b1c <HAL_GetTick>
 80015c4:	4602      	mov	r2, r0
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d90d      	bls.n	80015ea <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d2:	f043 0210 	orr.w	r2, r3, #16
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015de:	f043 0201 	orr.w	r2, r3, #1
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e007      	b.n	80015fa <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	f003 0301 	and.w	r3, r3, #1
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d0e3      	beq.n	80015c0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
	...

08001604 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f003 0307 	and.w	r3, r3, #7
 8001612:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001614:	4b0c      	ldr	r3, [pc, #48]	; (8001648 <__NVIC_SetPriorityGrouping+0x44>)
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800161a:	68ba      	ldr	r2, [r7, #8]
 800161c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001620:	4013      	ands	r3, r2
 8001622:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800162c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001630:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001634:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001636:	4a04      	ldr	r2, [pc, #16]	; (8001648 <__NVIC_SetPriorityGrouping+0x44>)
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	60d3      	str	r3, [r2, #12]
}
 800163c:	bf00      	nop
 800163e:	3714      	adds	r7, #20
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr
 8001648:	e000ed00 	.word	0xe000ed00

0800164c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001650:	4b04      	ldr	r3, [pc, #16]	; (8001664 <__NVIC_GetPriorityGrouping+0x18>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	0a1b      	lsrs	r3, r3, #8
 8001656:	f003 0307 	and.w	r3, r3, #7
}
 800165a:	4618      	mov	r0, r3
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	4603      	mov	r3, r0
 8001670:	6039      	str	r1, [r7, #0]
 8001672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001678:	2b00      	cmp	r3, #0
 800167a:	db0a      	blt.n	8001692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	b2da      	uxtb	r2, r3
 8001680:	490c      	ldr	r1, [pc, #48]	; (80016b4 <__NVIC_SetPriority+0x4c>)
 8001682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001686:	0112      	lsls	r2, r2, #4
 8001688:	b2d2      	uxtb	r2, r2
 800168a:	440b      	add	r3, r1
 800168c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001690:	e00a      	b.n	80016a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	b2da      	uxtb	r2, r3
 8001696:	4908      	ldr	r1, [pc, #32]	; (80016b8 <__NVIC_SetPriority+0x50>)
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	f003 030f 	and.w	r3, r3, #15
 800169e:	3b04      	subs	r3, #4
 80016a0:	0112      	lsls	r2, r2, #4
 80016a2:	b2d2      	uxtb	r2, r2
 80016a4:	440b      	add	r3, r1
 80016a6:	761a      	strb	r2, [r3, #24]
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	e000e100 	.word	0xe000e100
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016bc:	b480      	push	{r7}
 80016be:	b089      	sub	sp, #36	; 0x24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	f1c3 0307 	rsb	r3, r3, #7
 80016d6:	2b04      	cmp	r3, #4
 80016d8:	bf28      	it	cs
 80016da:	2304      	movcs	r3, #4
 80016dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	3304      	adds	r3, #4
 80016e2:	2b06      	cmp	r3, #6
 80016e4:	d902      	bls.n	80016ec <NVIC_EncodePriority+0x30>
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	3b03      	subs	r3, #3
 80016ea:	e000      	b.n	80016ee <NVIC_EncodePriority+0x32>
 80016ec:	2300      	movs	r3, #0
 80016ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	fa02 f303 	lsl.w	r3, r2, r3
 80016fa:	43da      	mvns	r2, r3
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	401a      	ands	r2, r3
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001704:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	fa01 f303 	lsl.w	r3, r1, r3
 800170e:	43d9      	mvns	r1, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001714:	4313      	orrs	r3, r2
         );
}
 8001716:	4618      	mov	r0, r3
 8001718:	3724      	adds	r7, #36	; 0x24
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
	...

08001724 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	3b01      	subs	r3, #1
 8001730:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001734:	d301      	bcc.n	800173a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001736:	2301      	movs	r3, #1
 8001738:	e00f      	b.n	800175a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800173a:	4a0a      	ldr	r2, [pc, #40]	; (8001764 <SysTick_Config+0x40>)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	3b01      	subs	r3, #1
 8001740:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001742:	210f      	movs	r1, #15
 8001744:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001748:	f7ff ff8e 	bl	8001668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800174c:	4b05      	ldr	r3, [pc, #20]	; (8001764 <SysTick_Config+0x40>)
 800174e:	2200      	movs	r2, #0
 8001750:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001752:	4b04      	ldr	r3, [pc, #16]	; (8001764 <SysTick_Config+0x40>)
 8001754:	2207      	movs	r2, #7
 8001756:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001758:	2300      	movs	r3, #0
}
 800175a:	4618      	mov	r0, r3
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	e000e010 	.word	0xe000e010

08001768 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f7ff ff47 	bl	8001604 <__NVIC_SetPriorityGrouping>
}
 8001776:	bf00      	nop
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}

0800177e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800177e:	b580      	push	{r7, lr}
 8001780:	b086      	sub	sp, #24
 8001782:	af00      	add	r7, sp, #0
 8001784:	4603      	mov	r3, r0
 8001786:	60b9      	str	r1, [r7, #8]
 8001788:	607a      	str	r2, [r7, #4]
 800178a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001790:	f7ff ff5c 	bl	800164c <__NVIC_GetPriorityGrouping>
 8001794:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	68b9      	ldr	r1, [r7, #8]
 800179a:	6978      	ldr	r0, [r7, #20]
 800179c:	f7ff ff8e 	bl	80016bc <NVIC_EncodePriority>
 80017a0:	4602      	mov	r2, r0
 80017a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017a6:	4611      	mov	r1, r2
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff ff5d 	bl	8001668 <__NVIC_SetPriority>
}
 80017ae:	bf00      	nop
 80017b0:	3718      	adds	r7, #24
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}

080017b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b082      	sub	sp, #8
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f7ff ffb0 	bl	8001724 <SysTick_Config>
 80017c4:	4603      	mov	r3, r0
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
	...

080017d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b087      	sub	sp, #28
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017da:	2300      	movs	r3, #0
 80017dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017de:	e160      	b.n	8001aa2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	2101      	movs	r1, #1
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	fa01 f303 	lsl.w	r3, r1, r3
 80017ec:	4013      	ands	r3, r2
 80017ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	f000 8152 	beq.w	8001a9c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d003      	beq.n	8001808 <HAL_GPIO_Init+0x38>
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	2b12      	cmp	r3, #18
 8001806:	d123      	bne.n	8001850 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	08da      	lsrs	r2, r3, #3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	3208      	adds	r2, #8
 8001810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001814:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	f003 0307 	and.w	r3, r3, #7
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	220f      	movs	r2, #15
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	43db      	mvns	r3, r3
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	4013      	ands	r3, r2
 800182a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	691a      	ldr	r2, [r3, #16]
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	f003 0307 	and.w	r3, r3, #7
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	fa02 f303 	lsl.w	r3, r2, r3
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	4313      	orrs	r3, r2
 8001840:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	08da      	lsrs	r2, r3, #3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	3208      	adds	r2, #8
 800184a:	6939      	ldr	r1, [r7, #16]
 800184c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	2203      	movs	r2, #3
 800185c:	fa02 f303 	lsl.w	r3, r2, r3
 8001860:	43db      	mvns	r3, r3
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	4013      	ands	r3, r2
 8001866:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f003 0203 	and.w	r2, r3, #3
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	693a      	ldr	r2, [r7, #16]
 800187a:	4313      	orrs	r3, r2
 800187c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d00b      	beq.n	80018a4 <HAL_GPIO_Init+0xd4>
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	2b02      	cmp	r3, #2
 8001892:	d007      	beq.n	80018a4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001898:	2b11      	cmp	r3, #17
 800189a:	d003      	beq.n	80018a4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	2b12      	cmp	r3, #18
 80018a2:	d130      	bne.n	8001906 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	005b      	lsls	r3, r3, #1
 80018ae:	2203      	movs	r2, #3
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	43db      	mvns	r3, r3
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	4013      	ands	r3, r2
 80018ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	68da      	ldr	r2, [r3, #12]
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018da:	2201      	movs	r2, #1
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	fa02 f303 	lsl.w	r3, r2, r3
 80018e2:	43db      	mvns	r3, r3
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	4013      	ands	r3, r2
 80018e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	091b      	lsrs	r3, r3, #4
 80018f0:	f003 0201 	and.w	r2, r3, #1
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	693a      	ldr	r2, [r7, #16]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	68db      	ldr	r3, [r3, #12]
 800190a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	2203      	movs	r2, #3
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	43db      	mvns	r3, r3
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	4013      	ands	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	689a      	ldr	r2, [r3, #8]
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	fa02 f303 	lsl.w	r3, r2, r3
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	4313      	orrs	r3, r2
 800192e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800193e:	2b00      	cmp	r3, #0
 8001940:	f000 80ac 	beq.w	8001a9c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001944:	4b5e      	ldr	r3, [pc, #376]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	4a5d      	ldr	r2, [pc, #372]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 800194a:	f043 0301 	orr.w	r3, r3, #1
 800194e:	6193      	str	r3, [r2, #24]
 8001950:	4b5b      	ldr	r3, [pc, #364]	; (8001ac0 <HAL_GPIO_Init+0x2f0>)
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	f003 0301 	and.w	r3, r3, #1
 8001958:	60bb      	str	r3, [r7, #8]
 800195a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800195c:	4a59      	ldr	r2, [pc, #356]	; (8001ac4 <HAL_GPIO_Init+0x2f4>)
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	089b      	lsrs	r3, r3, #2
 8001962:	3302      	adds	r3, #2
 8001964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001968:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	f003 0303 	and.w	r3, r3, #3
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	220f      	movs	r2, #15
 8001974:	fa02 f303 	lsl.w	r3, r2, r3
 8001978:	43db      	mvns	r3, r3
 800197a:	693a      	ldr	r2, [r7, #16]
 800197c:	4013      	ands	r3, r2
 800197e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001986:	d025      	beq.n	80019d4 <HAL_GPIO_Init+0x204>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	4a4f      	ldr	r2, [pc, #316]	; (8001ac8 <HAL_GPIO_Init+0x2f8>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d01f      	beq.n	80019d0 <HAL_GPIO_Init+0x200>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	4a4e      	ldr	r2, [pc, #312]	; (8001acc <HAL_GPIO_Init+0x2fc>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d019      	beq.n	80019cc <HAL_GPIO_Init+0x1fc>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	4a4d      	ldr	r2, [pc, #308]	; (8001ad0 <HAL_GPIO_Init+0x300>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d013      	beq.n	80019c8 <HAL_GPIO_Init+0x1f8>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	4a4c      	ldr	r2, [pc, #304]	; (8001ad4 <HAL_GPIO_Init+0x304>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d00d      	beq.n	80019c4 <HAL_GPIO_Init+0x1f4>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	4a4b      	ldr	r2, [pc, #300]	; (8001ad8 <HAL_GPIO_Init+0x308>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d007      	beq.n	80019c0 <HAL_GPIO_Init+0x1f0>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4a4a      	ldr	r2, [pc, #296]	; (8001adc <HAL_GPIO_Init+0x30c>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d101      	bne.n	80019bc <HAL_GPIO_Init+0x1ec>
 80019b8:	2306      	movs	r3, #6
 80019ba:	e00c      	b.n	80019d6 <HAL_GPIO_Init+0x206>
 80019bc:	2307      	movs	r3, #7
 80019be:	e00a      	b.n	80019d6 <HAL_GPIO_Init+0x206>
 80019c0:	2305      	movs	r3, #5
 80019c2:	e008      	b.n	80019d6 <HAL_GPIO_Init+0x206>
 80019c4:	2304      	movs	r3, #4
 80019c6:	e006      	b.n	80019d6 <HAL_GPIO_Init+0x206>
 80019c8:	2303      	movs	r3, #3
 80019ca:	e004      	b.n	80019d6 <HAL_GPIO_Init+0x206>
 80019cc:	2302      	movs	r3, #2
 80019ce:	e002      	b.n	80019d6 <HAL_GPIO_Init+0x206>
 80019d0:	2301      	movs	r3, #1
 80019d2:	e000      	b.n	80019d6 <HAL_GPIO_Init+0x206>
 80019d4:	2300      	movs	r3, #0
 80019d6:	697a      	ldr	r2, [r7, #20]
 80019d8:	f002 0203 	and.w	r2, r2, #3
 80019dc:	0092      	lsls	r2, r2, #2
 80019de:	4093      	lsls	r3, r2
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	4313      	orrs	r3, r2
 80019e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80019e6:	4937      	ldr	r1, [pc, #220]	; (8001ac4 <HAL_GPIO_Init+0x2f4>)
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	089b      	lsrs	r3, r3, #2
 80019ec:	3302      	adds	r3, #2
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019f4:	4b3a      	ldr	r3, [pc, #232]	; (8001ae0 <HAL_GPIO_Init+0x310>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	43db      	mvns	r3, r3
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	4013      	ands	r3, r2
 8001a02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d003      	beq.n	8001a18 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001a10:	693a      	ldr	r2, [r7, #16]
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a18:	4a31      	ldr	r2, [pc, #196]	; (8001ae0 <HAL_GPIO_Init+0x310>)
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001a1e:	4b30      	ldr	r3, [pc, #192]	; (8001ae0 <HAL_GPIO_Init+0x310>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	43db      	mvns	r3, r3
 8001a28:	693a      	ldr	r2, [r7, #16]
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d003      	beq.n	8001a42 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a42:	4a27      	ldr	r2, [pc, #156]	; (8001ae0 <HAL_GPIO_Init+0x310>)
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a48:	4b25      	ldr	r3, [pc, #148]	; (8001ae0 <HAL_GPIO_Init+0x310>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	43db      	mvns	r3, r3
 8001a52:	693a      	ldr	r2, [r7, #16]
 8001a54:	4013      	ands	r3, r2
 8001a56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d003      	beq.n	8001a6c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001a64:	693a      	ldr	r2, [r7, #16]
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001a6c:	4a1c      	ldr	r2, [pc, #112]	; (8001ae0 <HAL_GPIO_Init+0x310>)
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a72:	4b1b      	ldr	r3, [pc, #108]	; (8001ae0 <HAL_GPIO_Init+0x310>)
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	43db      	mvns	r3, r3
 8001a7c:	693a      	ldr	r2, [r7, #16]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d003      	beq.n	8001a96 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	4313      	orrs	r3, r2
 8001a94:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a96:	4a12      	ldr	r2, [pc, #72]	; (8001ae0 <HAL_GPIO_Init+0x310>)
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	fa22 f303 	lsr.w	r3, r2, r3
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	f47f ae97 	bne.w	80017e0 <HAL_GPIO_Init+0x10>
  }
}
 8001ab2:	bf00      	nop
 8001ab4:	371c      	adds	r7, #28
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	40010000 	.word	0x40010000
 8001ac8:	48000400 	.word	0x48000400
 8001acc:	48000800 	.word	0x48000800
 8001ad0:	48000c00 	.word	0x48000c00
 8001ad4:	48001000 	.word	0x48001000
 8001ad8:	48001400 	.word	0x48001400
 8001adc:	48001800 	.word	0x48001800
 8001ae0:	40010400 	.word	0x40010400

08001ae4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	1d3b      	adds	r3, r7, #4
 8001aee:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001af0:	1d3b      	adds	r3, r7, #4
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d102      	bne.n	8001afe <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	f000 bf01 	b.w	8002900 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001afe:	1d3b      	adds	r3, r7, #4
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f003 0301 	and.w	r3, r3, #1
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	f000 8160 	beq.w	8001dce <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b0e:	4bae      	ldr	r3, [pc, #696]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f003 030c 	and.w	r3, r3, #12
 8001b16:	2b04      	cmp	r3, #4
 8001b18:	d00c      	beq.n	8001b34 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b1a:	4bab      	ldr	r3, [pc, #684]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f003 030c 	and.w	r3, r3, #12
 8001b22:	2b08      	cmp	r3, #8
 8001b24:	d159      	bne.n	8001bda <HAL_RCC_OscConfig+0xf6>
 8001b26:	4ba8      	ldr	r3, [pc, #672]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001b2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b32:	d152      	bne.n	8001bda <HAL_RCC_OscConfig+0xf6>
 8001b34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b38:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b3c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001b40:	fa93 f3a3 	rbit	r3, r3
 8001b44:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  return result;
 8001b48:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b4c:	fab3 f383 	clz	r3, r3
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	095b      	lsrs	r3, r3, #5
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	f043 0301 	orr.w	r3, r3, #1
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d102      	bne.n	8001b66 <HAL_RCC_OscConfig+0x82>
 8001b60:	4b99      	ldr	r3, [pc, #612]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	e015      	b.n	8001b92 <HAL_RCC_OscConfig+0xae>
 8001b66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b6a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b6e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001b72:	fa93 f3a3 	rbit	r3, r3
 8001b76:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001b7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b7e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001b82:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001b86:	fa93 f3a3 	rbit	r3, r3
 8001b8a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001b8e:	4b8e      	ldr	r3, [pc, #568]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b92:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b96:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001b9a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001b9e:	fa92 f2a2 	rbit	r2, r2
 8001ba2:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8001ba6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001baa:	fab2 f282 	clz	r2, r2
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	f042 0220 	orr.w	r2, r2, #32
 8001bb4:	b2d2      	uxtb	r2, r2
 8001bb6:	f002 021f 	and.w	r2, r2, #31
 8001bba:	2101      	movs	r1, #1
 8001bbc:	fa01 f202 	lsl.w	r2, r1, r2
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	f000 8102 	beq.w	8001dcc <HAL_RCC_OscConfig+0x2e8>
 8001bc8:	1d3b      	adds	r3, r7, #4
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	f040 80fc 	bne.w	8001dcc <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	f000 be93 	b.w	8002900 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bda:	1d3b      	adds	r3, r7, #4
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001be4:	d106      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x110>
 8001be6:	4b78      	ldr	r3, [pc, #480]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a77      	ldr	r2, [pc, #476]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001bec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	e030      	b.n	8001c56 <HAL_RCC_OscConfig+0x172>
 8001bf4:	1d3b      	adds	r3, r7, #4
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d10c      	bne.n	8001c18 <HAL_RCC_OscConfig+0x134>
 8001bfe:	4b72      	ldr	r3, [pc, #456]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a71      	ldr	r2, [pc, #452]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001c04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c08:	6013      	str	r3, [r2, #0]
 8001c0a:	4b6f      	ldr	r3, [pc, #444]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a6e      	ldr	r2, [pc, #440]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001c10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	e01e      	b.n	8001c56 <HAL_RCC_OscConfig+0x172>
 8001c18:	1d3b      	adds	r3, r7, #4
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c22:	d10c      	bne.n	8001c3e <HAL_RCC_OscConfig+0x15a>
 8001c24:	4b68      	ldr	r3, [pc, #416]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a67      	ldr	r2, [pc, #412]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001c2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c2e:	6013      	str	r3, [r2, #0]
 8001c30:	4b65      	ldr	r3, [pc, #404]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a64      	ldr	r2, [pc, #400]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001c36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c3a:	6013      	str	r3, [r2, #0]
 8001c3c:	e00b      	b.n	8001c56 <HAL_RCC_OscConfig+0x172>
 8001c3e:	4b62      	ldr	r3, [pc, #392]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a61      	ldr	r2, [pc, #388]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001c44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c48:	6013      	str	r3, [r2, #0]
 8001c4a:	4b5f      	ldr	r3, [pc, #380]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a5e      	ldr	r2, [pc, #376]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001c50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c54:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c56:	1d3b      	adds	r3, r7, #4
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d059      	beq.n	8001d14 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c60:	f7fe ff5c 	bl	8000b1c <HAL_GetTick>
 8001c64:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c68:	e00a      	b.n	8001c80 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c6a:	f7fe ff57 	bl	8000b1c <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	2b64      	cmp	r3, #100	; 0x64
 8001c78:	d902      	bls.n	8001c80 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	f000 be40 	b.w	8002900 <HAL_RCC_OscConfig+0xe1c>
 8001c80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c84:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c88:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001c8c:	fa93 f3a3 	rbit	r3, r3
 8001c90:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001c94:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c98:	fab3 f383 	clz	r3, r3
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	095b      	lsrs	r3, r3, #5
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	f043 0301 	orr.w	r3, r3, #1
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d102      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x1ce>
 8001cac:	4b46      	ldr	r3, [pc, #280]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	e015      	b.n	8001cde <HAL_RCC_OscConfig+0x1fa>
 8001cb2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cb6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cba:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001cbe:	fa93 f3a3 	rbit	r3, r3
 8001cc2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001cc6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cca:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001cce:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001cd2:	fa93 f3a3 	rbit	r3, r3
 8001cd6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001cda:	4b3b      	ldr	r3, [pc, #236]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cde:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001ce2:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001ce6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001cea:	fa92 f2a2 	rbit	r2, r2
 8001cee:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001cf2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001cf6:	fab2 f282 	clz	r2, r2
 8001cfa:	b2d2      	uxtb	r2, r2
 8001cfc:	f042 0220 	orr.w	r2, r2, #32
 8001d00:	b2d2      	uxtb	r2, r2
 8001d02:	f002 021f 	and.w	r2, r2, #31
 8001d06:	2101      	movs	r1, #1
 8001d08:	fa01 f202 	lsl.w	r2, r1, r2
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d0ab      	beq.n	8001c6a <HAL_RCC_OscConfig+0x186>
 8001d12:	e05c      	b.n	8001dce <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d14:	f7fe ff02 	bl	8000b1c <HAL_GetTick>
 8001d18:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d1c:	e00a      	b.n	8001d34 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d1e:	f7fe fefd 	bl	8000b1c <HAL_GetTick>
 8001d22:	4602      	mov	r2, r0
 8001d24:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b64      	cmp	r3, #100	; 0x64
 8001d2c:	d902      	bls.n	8001d34 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	f000 bde6 	b.w	8002900 <HAL_RCC_OscConfig+0xe1c>
 8001d34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d38:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001d40:	fa93 f3a3 	rbit	r3, r3
 8001d44:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8001d48:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d4c:	fab3 f383 	clz	r3, r3
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	095b      	lsrs	r3, r3, #5
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	f043 0301 	orr.w	r3, r3, #1
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d102      	bne.n	8001d66 <HAL_RCC_OscConfig+0x282>
 8001d60:	4b19      	ldr	r3, [pc, #100]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	e015      	b.n	8001d92 <HAL_RCC_OscConfig+0x2ae>
 8001d66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d6a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d6e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001d72:	fa93 f3a3 	rbit	r3, r3
 8001d76:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001d7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d7e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001d82:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001d86:	fa93 f3a3 	rbit	r3, r3
 8001d8a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001d8e:	4b0e      	ldr	r3, [pc, #56]	; (8001dc8 <HAL_RCC_OscConfig+0x2e4>)
 8001d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d92:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d96:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001d9a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001d9e:	fa92 f2a2 	rbit	r2, r2
 8001da2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001da6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001daa:	fab2 f282 	clz	r2, r2
 8001dae:	b2d2      	uxtb	r2, r2
 8001db0:	f042 0220 	orr.w	r2, r2, #32
 8001db4:	b2d2      	uxtb	r2, r2
 8001db6:	f002 021f 	and.w	r2, r2, #31
 8001dba:	2101      	movs	r1, #1
 8001dbc:	fa01 f202 	lsl.w	r2, r1, r2
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d1ab      	bne.n	8001d1e <HAL_RCC_OscConfig+0x23a>
 8001dc6:	e002      	b.n	8001dce <HAL_RCC_OscConfig+0x2ea>
 8001dc8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dce:	1d3b      	adds	r3, r7, #4
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0302 	and.w	r3, r3, #2
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	f000 8170 	beq.w	80020be <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001dde:	4bd0      	ldr	r3, [pc, #832]	; (8002120 <HAL_RCC_OscConfig+0x63c>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f003 030c 	and.w	r3, r3, #12
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d00c      	beq.n	8001e04 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001dea:	4bcd      	ldr	r3, [pc, #820]	; (8002120 <HAL_RCC_OscConfig+0x63c>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f003 030c 	and.w	r3, r3, #12
 8001df2:	2b08      	cmp	r3, #8
 8001df4:	d16d      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x3ee>
 8001df6:	4bca      	ldr	r3, [pc, #808]	; (8002120 <HAL_RCC_OscConfig+0x63c>)
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001dfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e02:	d166      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x3ee>
 8001e04:	2302      	movs	r3, #2
 8001e06:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e0a:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001e0e:	fa93 f3a3 	rbit	r3, r3
 8001e12:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001e16:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e1a:	fab3 f383 	clz	r3, r3
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	095b      	lsrs	r3, r3, #5
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	f043 0301 	orr.w	r3, r3, #1
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d102      	bne.n	8001e34 <HAL_RCC_OscConfig+0x350>
 8001e2e:	4bbc      	ldr	r3, [pc, #752]	; (8002120 <HAL_RCC_OscConfig+0x63c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	e013      	b.n	8001e5c <HAL_RCC_OscConfig+0x378>
 8001e34:	2302      	movs	r3, #2
 8001e36:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001e3e:	fa93 f3a3 	rbit	r3, r3
 8001e42:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001e46:	2302      	movs	r3, #2
 8001e48:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001e4c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001e50:	fa93 f3a3 	rbit	r3, r3
 8001e54:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001e58:	4bb1      	ldr	r3, [pc, #708]	; (8002120 <HAL_RCC_OscConfig+0x63c>)
 8001e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e5c:	2202      	movs	r2, #2
 8001e5e:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001e62:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001e66:	fa92 f2a2 	rbit	r2, r2
 8001e6a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001e6e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001e72:	fab2 f282 	clz	r2, r2
 8001e76:	b2d2      	uxtb	r2, r2
 8001e78:	f042 0220 	orr.w	r2, r2, #32
 8001e7c:	b2d2      	uxtb	r2, r2
 8001e7e:	f002 021f 	and.w	r2, r2, #31
 8001e82:	2101      	movs	r1, #1
 8001e84:	fa01 f202 	lsl.w	r2, r1, r2
 8001e88:	4013      	ands	r3, r2
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d007      	beq.n	8001e9e <HAL_RCC_OscConfig+0x3ba>
 8001e8e:	1d3b      	adds	r3, r7, #4
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d002      	beq.n	8001e9e <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	f000 bd31 	b.w	8002900 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e9e:	4ba0      	ldr	r3, [pc, #640]	; (8002120 <HAL_RCC_OscConfig+0x63c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ea6:	1d3b      	adds	r3, r7, #4
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	691b      	ldr	r3, [r3, #16]
 8001eac:	21f8      	movs	r1, #248	; 0xf8
 8001eae:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb2:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001eb6:	fa91 f1a1 	rbit	r1, r1
 8001eba:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001ebe:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001ec2:	fab1 f181 	clz	r1, r1
 8001ec6:	b2c9      	uxtb	r1, r1
 8001ec8:	408b      	lsls	r3, r1
 8001eca:	4995      	ldr	r1, [pc, #596]	; (8002120 <HAL_RCC_OscConfig+0x63c>)
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ed0:	e0f5      	b.n	80020be <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ed2:	1d3b      	adds	r3, r7, #4
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	f000 8085 	beq.w	8001fe8 <HAL_RCC_OscConfig+0x504>
 8001ede:	2301      	movs	r3, #1
 8001ee0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001ee8:	fa93 f3a3 	rbit	r3, r3
 8001eec:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001ef0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ef4:	fab3 f383 	clz	r3, r3
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001efe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	461a      	mov	r2, r3
 8001f06:	2301      	movs	r3, #1
 8001f08:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f0a:	f7fe fe07 	bl	8000b1c <HAL_GetTick>
 8001f0e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f12:	e00a      	b.n	8001f2a <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f14:	f7fe fe02 	bl	8000b1c <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d902      	bls.n	8001f2a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	f000 bceb 	b.w	8002900 <HAL_RCC_OscConfig+0xe1c>
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f30:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001f34:	fa93 f3a3 	rbit	r3, r3
 8001f38:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001f3c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f40:	fab3 f383 	clz	r3, r3
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	095b      	lsrs	r3, r3, #5
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	f043 0301 	orr.w	r3, r3, #1
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d102      	bne.n	8001f5a <HAL_RCC_OscConfig+0x476>
 8001f54:	4b72      	ldr	r3, [pc, #456]	; (8002120 <HAL_RCC_OscConfig+0x63c>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	e013      	b.n	8001f82 <HAL_RCC_OscConfig+0x49e>
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f60:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001f64:	fa93 f3a3 	rbit	r3, r3
 8001f68:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001f72:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001f76:	fa93 f3a3 	rbit	r3, r3
 8001f7a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001f7e:	4b68      	ldr	r3, [pc, #416]	; (8002120 <HAL_RCC_OscConfig+0x63c>)
 8001f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f82:	2202      	movs	r2, #2
 8001f84:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001f88:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001f8c:	fa92 f2a2 	rbit	r2, r2
 8001f90:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001f94:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001f98:	fab2 f282 	clz	r2, r2
 8001f9c:	b2d2      	uxtb	r2, r2
 8001f9e:	f042 0220 	orr.w	r2, r2, #32
 8001fa2:	b2d2      	uxtb	r2, r2
 8001fa4:	f002 021f 	and.w	r2, r2, #31
 8001fa8:	2101      	movs	r1, #1
 8001faa:	fa01 f202 	lsl.w	r2, r1, r2
 8001fae:	4013      	ands	r3, r2
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d0af      	beq.n	8001f14 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fb4:	4b5a      	ldr	r3, [pc, #360]	; (8002120 <HAL_RCC_OscConfig+0x63c>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fbc:	1d3b      	adds	r3, r7, #4
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	21f8      	movs	r1, #248	; 0xf8
 8001fc4:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc8:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001fcc:	fa91 f1a1 	rbit	r1, r1
 8001fd0:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001fd4:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001fd8:	fab1 f181 	clz	r1, r1
 8001fdc:	b2c9      	uxtb	r1, r1
 8001fde:	408b      	lsls	r3, r1
 8001fe0:	494f      	ldr	r1, [pc, #316]	; (8002120 <HAL_RCC_OscConfig+0x63c>)
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	600b      	str	r3, [r1, #0]
 8001fe6:	e06a      	b.n	80020be <HAL_RCC_OscConfig+0x5da>
 8001fe8:	2301      	movs	r3, #1
 8001fea:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fee:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001ff2:	fa93 f3a3 	rbit	r3, r3
 8001ff6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001ffa:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ffe:	fab3 f383 	clz	r3, r3
 8002002:	b2db      	uxtb	r3, r3
 8002004:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002008:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	461a      	mov	r2, r3
 8002010:	2300      	movs	r3, #0
 8002012:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002014:	f7fe fd82 	bl	8000b1c <HAL_GetTick>
 8002018:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800201c:	e00a      	b.n	8002034 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800201e:	f7fe fd7d 	bl	8000b1c <HAL_GetTick>
 8002022:	4602      	mov	r2, r0
 8002024:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	2b02      	cmp	r3, #2
 800202c:	d902      	bls.n	8002034 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 800202e:	2303      	movs	r3, #3
 8002030:	f000 bc66 	b.w	8002900 <HAL_RCC_OscConfig+0xe1c>
 8002034:	2302      	movs	r3, #2
 8002036:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800203a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800203e:	fa93 f3a3 	rbit	r3, r3
 8002042:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8002046:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800204a:	fab3 f383 	clz	r3, r3
 800204e:	b2db      	uxtb	r3, r3
 8002050:	095b      	lsrs	r3, r3, #5
 8002052:	b2db      	uxtb	r3, r3
 8002054:	f043 0301 	orr.w	r3, r3, #1
 8002058:	b2db      	uxtb	r3, r3
 800205a:	2b01      	cmp	r3, #1
 800205c:	d102      	bne.n	8002064 <HAL_RCC_OscConfig+0x580>
 800205e:	4b30      	ldr	r3, [pc, #192]	; (8002120 <HAL_RCC_OscConfig+0x63c>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	e013      	b.n	800208c <HAL_RCC_OscConfig+0x5a8>
 8002064:	2302      	movs	r3, #2
 8002066:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800206a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800206e:	fa93 f3a3 	rbit	r3, r3
 8002072:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002076:	2302      	movs	r3, #2
 8002078:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800207c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002080:	fa93 f3a3 	rbit	r3, r3
 8002084:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002088:	4b25      	ldr	r3, [pc, #148]	; (8002120 <HAL_RCC_OscConfig+0x63c>)
 800208a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800208c:	2202      	movs	r2, #2
 800208e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002092:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002096:	fa92 f2a2 	rbit	r2, r2
 800209a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800209e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80020a2:	fab2 f282 	clz	r2, r2
 80020a6:	b2d2      	uxtb	r2, r2
 80020a8:	f042 0220 	orr.w	r2, r2, #32
 80020ac:	b2d2      	uxtb	r2, r2
 80020ae:	f002 021f 	and.w	r2, r2, #31
 80020b2:	2101      	movs	r1, #1
 80020b4:	fa01 f202 	lsl.w	r2, r1, r2
 80020b8:	4013      	ands	r3, r2
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1af      	bne.n	800201e <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020be:	1d3b      	adds	r3, r7, #4
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0308 	and.w	r3, r3, #8
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	f000 80da 	beq.w	8002282 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020ce:	1d3b      	adds	r3, r7, #4
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	695b      	ldr	r3, [r3, #20]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d069      	beq.n	80021ac <HAL_RCC_OscConfig+0x6c8>
 80020d8:	2301      	movs	r3, #1
 80020da:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80020e2:	fa93 f3a3 	rbit	r3, r3
 80020e6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80020ea:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020ee:	fab3 f383 	clz	r3, r3
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	461a      	mov	r2, r3
 80020f6:	4b0b      	ldr	r3, [pc, #44]	; (8002124 <HAL_RCC_OscConfig+0x640>)
 80020f8:	4413      	add	r3, r2
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	461a      	mov	r2, r3
 80020fe:	2301      	movs	r3, #1
 8002100:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002102:	f7fe fd0b 	bl	8000b1c <HAL_GetTick>
 8002106:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800210a:	e00d      	b.n	8002128 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800210c:	f7fe fd06 	bl	8000b1c <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d905      	bls.n	8002128 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 800211c:	2303      	movs	r3, #3
 800211e:	e3ef      	b.n	8002900 <HAL_RCC_OscConfig+0xe1c>
 8002120:	40021000 	.word	0x40021000
 8002124:	10908120 	.word	0x10908120
 8002128:	2302      	movs	r3, #2
 800212a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800212e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002132:	fa93 f2a3 	rbit	r2, r3
 8002136:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800213a:	601a      	str	r2, [r3, #0]
 800213c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002140:	2202      	movs	r2, #2
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	fa93 f2a3 	rbit	r2, r3
 800214e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002158:	2202      	movs	r2, #2
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	fa93 f2a3 	rbit	r2, r3
 8002166:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800216a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800216c:	4ba4      	ldr	r3, [pc, #656]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 800216e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002170:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002174:	2102      	movs	r1, #2
 8002176:	6019      	str	r1, [r3, #0]
 8002178:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	fa93 f1a3 	rbit	r1, r3
 8002182:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002186:	6019      	str	r1, [r3, #0]
  return result;
 8002188:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	fab3 f383 	clz	r3, r3
 8002192:	b2db      	uxtb	r3, r3
 8002194:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002198:	b2db      	uxtb	r3, r3
 800219a:	f003 031f 	and.w	r3, r3, #31
 800219e:	2101      	movs	r1, #1
 80021a0:	fa01 f303 	lsl.w	r3, r1, r3
 80021a4:	4013      	ands	r3, r2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d0b0      	beq.n	800210c <HAL_RCC_OscConfig+0x628>
 80021aa:	e06a      	b.n	8002282 <HAL_RCC_OscConfig+0x79e>
 80021ac:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80021b0:	2201      	movs	r2, #1
 80021b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	fa93 f2a3 	rbit	r2, r3
 80021be:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80021c2:	601a      	str	r2, [r3, #0]
  return result;
 80021c4:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80021c8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021ca:	fab3 f383 	clz	r3, r3
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	461a      	mov	r2, r3
 80021d2:	4b8c      	ldr	r3, [pc, #560]	; (8002404 <HAL_RCC_OscConfig+0x920>)
 80021d4:	4413      	add	r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	461a      	mov	r2, r3
 80021da:	2300      	movs	r3, #0
 80021dc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021de:	f7fe fc9d 	bl	8000b1c <HAL_GetTick>
 80021e2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021e6:	e009      	b.n	80021fc <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021e8:	f7fe fc98 	bl	8000b1c <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d901      	bls.n	80021fc <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	e381      	b.n	8002900 <HAL_RCC_OscConfig+0xe1c>
 80021fc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002200:	2202      	movs	r2, #2
 8002202:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002204:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	fa93 f2a3 	rbit	r2, r3
 800220e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002218:	2202      	movs	r2, #2
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	fa93 f2a3 	rbit	r2, r3
 8002226:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002230:	2202      	movs	r2, #2
 8002232:	601a      	str	r2, [r3, #0]
 8002234:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	fa93 f2a3 	rbit	r2, r3
 800223e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002242:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002244:	4b6e      	ldr	r3, [pc, #440]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 8002246:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002248:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800224c:	2102      	movs	r1, #2
 800224e:	6019      	str	r1, [r3, #0]
 8002250:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	fa93 f1a3 	rbit	r1, r3
 800225a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800225e:	6019      	str	r1, [r3, #0]
  return result;
 8002260:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	fab3 f383 	clz	r3, r3
 800226a:	b2db      	uxtb	r3, r3
 800226c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002270:	b2db      	uxtb	r3, r3
 8002272:	f003 031f 	and.w	r3, r3, #31
 8002276:	2101      	movs	r1, #1
 8002278:	fa01 f303 	lsl.w	r3, r1, r3
 800227c:	4013      	ands	r3, r2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1b2      	bne.n	80021e8 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002282:	1d3b      	adds	r3, r7, #4
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 0304 	and.w	r3, r3, #4
 800228c:	2b00      	cmp	r3, #0
 800228e:	f000 8157 	beq.w	8002540 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002292:	2300      	movs	r3, #0
 8002294:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002298:	4b59      	ldr	r3, [pc, #356]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 800229a:	69db      	ldr	r3, [r3, #28]
 800229c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d112      	bne.n	80022ca <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022a4:	4b56      	ldr	r3, [pc, #344]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 80022a6:	69db      	ldr	r3, [r3, #28]
 80022a8:	4a55      	ldr	r2, [pc, #340]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 80022aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022ae:	61d3      	str	r3, [r2, #28]
 80022b0:	4b53      	ldr	r3, [pc, #332]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 80022b2:	69db      	ldr	r3, [r3, #28]
 80022b4:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80022b8:	f107 030c 	add.w	r3, r7, #12
 80022bc:	601a      	str	r2, [r3, #0]
 80022be:	f107 030c 	add.w	r3, r7, #12
 80022c2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80022c4:	2301      	movs	r3, #1
 80022c6:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ca:	4b4f      	ldr	r3, [pc, #316]	; (8002408 <HAL_RCC_OscConfig+0x924>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d11a      	bne.n	800230c <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022d6:	4b4c      	ldr	r3, [pc, #304]	; (8002408 <HAL_RCC_OscConfig+0x924>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a4b      	ldr	r2, [pc, #300]	; (8002408 <HAL_RCC_OscConfig+0x924>)
 80022dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022e0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022e2:	f7fe fc1b 	bl	8000b1c <HAL_GetTick>
 80022e6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ea:	e009      	b.n	8002300 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ec:	f7fe fc16 	bl	8000b1c <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b64      	cmp	r3, #100	; 0x64
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e2ff      	b.n	8002900 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002300:	4b41      	ldr	r3, [pc, #260]	; (8002408 <HAL_RCC_OscConfig+0x924>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002308:	2b00      	cmp	r3, #0
 800230a:	d0ef      	beq.n	80022ec <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800230c:	1d3b      	adds	r3, r7, #4
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	2b01      	cmp	r3, #1
 8002314:	d106      	bne.n	8002324 <HAL_RCC_OscConfig+0x840>
 8002316:	4b3a      	ldr	r3, [pc, #232]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 8002318:	6a1b      	ldr	r3, [r3, #32]
 800231a:	4a39      	ldr	r2, [pc, #228]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 800231c:	f043 0301 	orr.w	r3, r3, #1
 8002320:	6213      	str	r3, [r2, #32]
 8002322:	e02f      	b.n	8002384 <HAL_RCC_OscConfig+0x8a0>
 8002324:	1d3b      	adds	r3, r7, #4
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d10c      	bne.n	8002348 <HAL_RCC_OscConfig+0x864>
 800232e:	4b34      	ldr	r3, [pc, #208]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 8002330:	6a1b      	ldr	r3, [r3, #32]
 8002332:	4a33      	ldr	r2, [pc, #204]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 8002334:	f023 0301 	bic.w	r3, r3, #1
 8002338:	6213      	str	r3, [r2, #32]
 800233a:	4b31      	ldr	r3, [pc, #196]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 800233c:	6a1b      	ldr	r3, [r3, #32]
 800233e:	4a30      	ldr	r2, [pc, #192]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 8002340:	f023 0304 	bic.w	r3, r3, #4
 8002344:	6213      	str	r3, [r2, #32]
 8002346:	e01d      	b.n	8002384 <HAL_RCC_OscConfig+0x8a0>
 8002348:	1d3b      	adds	r3, r7, #4
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	2b05      	cmp	r3, #5
 8002350:	d10c      	bne.n	800236c <HAL_RCC_OscConfig+0x888>
 8002352:	4b2b      	ldr	r3, [pc, #172]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 8002354:	6a1b      	ldr	r3, [r3, #32]
 8002356:	4a2a      	ldr	r2, [pc, #168]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 8002358:	f043 0304 	orr.w	r3, r3, #4
 800235c:	6213      	str	r3, [r2, #32]
 800235e:	4b28      	ldr	r3, [pc, #160]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 8002360:	6a1b      	ldr	r3, [r3, #32]
 8002362:	4a27      	ldr	r2, [pc, #156]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 8002364:	f043 0301 	orr.w	r3, r3, #1
 8002368:	6213      	str	r3, [r2, #32]
 800236a:	e00b      	b.n	8002384 <HAL_RCC_OscConfig+0x8a0>
 800236c:	4b24      	ldr	r3, [pc, #144]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 800236e:	6a1b      	ldr	r3, [r3, #32]
 8002370:	4a23      	ldr	r2, [pc, #140]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 8002372:	f023 0301 	bic.w	r3, r3, #1
 8002376:	6213      	str	r3, [r2, #32]
 8002378:	4b21      	ldr	r3, [pc, #132]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 800237a:	6a1b      	ldr	r3, [r3, #32]
 800237c:	4a20      	ldr	r2, [pc, #128]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 800237e:	f023 0304 	bic.w	r3, r3, #4
 8002382:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002384:	1d3b      	adds	r3, r7, #4
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d06a      	beq.n	8002464 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800238e:	f7fe fbc5 	bl	8000b1c <HAL_GetTick>
 8002392:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002396:	e00b      	b.n	80023b0 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002398:	f7fe fbc0 	bl	8000b1c <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d901      	bls.n	80023b0 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e2a7      	b.n	8002900 <HAL_RCC_OscConfig+0xe1c>
 80023b0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80023b4:	2202      	movs	r2, #2
 80023b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023b8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	fa93 f2a3 	rbit	r2, r3
 80023c2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80023cc:	2202      	movs	r2, #2
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	fa93 f2a3 	rbit	r2, r3
 80023da:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80023de:	601a      	str	r2, [r3, #0]
  return result;
 80023e0:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80023e4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023e6:	fab3 f383 	clz	r3, r3
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	095b      	lsrs	r3, r3, #5
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	f043 0302 	orr.w	r3, r3, #2
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d108      	bne.n	800240c <HAL_RCC_OscConfig+0x928>
 80023fa:	4b01      	ldr	r3, [pc, #4]	; (8002400 <HAL_RCC_OscConfig+0x91c>)
 80023fc:	6a1b      	ldr	r3, [r3, #32]
 80023fe:	e013      	b.n	8002428 <HAL_RCC_OscConfig+0x944>
 8002400:	40021000 	.word	0x40021000
 8002404:	10908120 	.word	0x10908120
 8002408:	40007000 	.word	0x40007000
 800240c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002410:	2202      	movs	r2, #2
 8002412:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002414:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	fa93 f2a3 	rbit	r2, r3
 800241e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	4bc0      	ldr	r3, [pc, #768]	; (8002728 <HAL_RCC_OscConfig+0xc44>)
 8002426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002428:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800242c:	2102      	movs	r1, #2
 800242e:	6011      	str	r1, [r2, #0]
 8002430:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002434:	6812      	ldr	r2, [r2, #0]
 8002436:	fa92 f1a2 	rbit	r1, r2
 800243a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800243e:	6011      	str	r1, [r2, #0]
  return result;
 8002440:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002444:	6812      	ldr	r2, [r2, #0]
 8002446:	fab2 f282 	clz	r2, r2
 800244a:	b2d2      	uxtb	r2, r2
 800244c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002450:	b2d2      	uxtb	r2, r2
 8002452:	f002 021f 	and.w	r2, r2, #31
 8002456:	2101      	movs	r1, #1
 8002458:	fa01 f202 	lsl.w	r2, r1, r2
 800245c:	4013      	ands	r3, r2
 800245e:	2b00      	cmp	r3, #0
 8002460:	d09a      	beq.n	8002398 <HAL_RCC_OscConfig+0x8b4>
 8002462:	e063      	b.n	800252c <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002464:	f7fe fb5a 	bl	8000b1c <HAL_GetTick>
 8002468:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800246c:	e00b      	b.n	8002486 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800246e:	f7fe fb55 	bl	8000b1c <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	f241 3288 	movw	r2, #5000	; 0x1388
 800247e:	4293      	cmp	r3, r2
 8002480:	d901      	bls.n	8002486 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e23c      	b.n	8002900 <HAL_RCC_OscConfig+0xe1c>
 8002486:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800248a:	2202      	movs	r2, #2
 800248c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800248e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	fa93 f2a3 	rbit	r2, r3
 8002498:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800249c:	601a      	str	r2, [r3, #0]
 800249e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80024a2:	2202      	movs	r2, #2
 80024a4:	601a      	str	r2, [r3, #0]
 80024a6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	fa93 f2a3 	rbit	r2, r3
 80024b0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80024b4:	601a      	str	r2, [r3, #0]
  return result;
 80024b6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80024ba:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024bc:	fab3 f383 	clz	r3, r3
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	095b      	lsrs	r3, r3, #5
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	f043 0302 	orr.w	r3, r3, #2
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d102      	bne.n	80024d6 <HAL_RCC_OscConfig+0x9f2>
 80024d0:	4b95      	ldr	r3, [pc, #596]	; (8002728 <HAL_RCC_OscConfig+0xc44>)
 80024d2:	6a1b      	ldr	r3, [r3, #32]
 80024d4:	e00d      	b.n	80024f2 <HAL_RCC_OscConfig+0xa0e>
 80024d6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80024da:	2202      	movs	r2, #2
 80024dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024de:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	fa93 f2a3 	rbit	r2, r3
 80024e8:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80024ec:	601a      	str	r2, [r3, #0]
 80024ee:	4b8e      	ldr	r3, [pc, #568]	; (8002728 <HAL_RCC_OscConfig+0xc44>)
 80024f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f2:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80024f6:	2102      	movs	r1, #2
 80024f8:	6011      	str	r1, [r2, #0]
 80024fa:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80024fe:	6812      	ldr	r2, [r2, #0]
 8002500:	fa92 f1a2 	rbit	r1, r2
 8002504:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002508:	6011      	str	r1, [r2, #0]
  return result;
 800250a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800250e:	6812      	ldr	r2, [r2, #0]
 8002510:	fab2 f282 	clz	r2, r2
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800251a:	b2d2      	uxtb	r2, r2
 800251c:	f002 021f 	and.w	r2, r2, #31
 8002520:	2101      	movs	r1, #1
 8002522:	fa01 f202 	lsl.w	r2, r1, r2
 8002526:	4013      	ands	r3, r2
 8002528:	2b00      	cmp	r3, #0
 800252a:	d1a0      	bne.n	800246e <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800252c:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8002530:	2b01      	cmp	r3, #1
 8002532:	d105      	bne.n	8002540 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002534:	4b7c      	ldr	r3, [pc, #496]	; (8002728 <HAL_RCC_OscConfig+0xc44>)
 8002536:	69db      	ldr	r3, [r3, #28]
 8002538:	4a7b      	ldr	r2, [pc, #492]	; (8002728 <HAL_RCC_OscConfig+0xc44>)
 800253a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800253e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002540:	1d3b      	adds	r3, r7, #4
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	2b00      	cmp	r3, #0
 8002548:	f000 81d9 	beq.w	80028fe <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800254c:	4b76      	ldr	r3, [pc, #472]	; (8002728 <HAL_RCC_OscConfig+0xc44>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f003 030c 	and.w	r3, r3, #12
 8002554:	2b08      	cmp	r3, #8
 8002556:	f000 81a6 	beq.w	80028a6 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800255a:	1d3b      	adds	r3, r7, #4
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	2b02      	cmp	r3, #2
 8002562:	f040 811e 	bne.w	80027a2 <HAL_RCC_OscConfig+0xcbe>
 8002566:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800256a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800256e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002570:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	fa93 f2a3 	rbit	r2, r3
 800257a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800257e:	601a      	str	r2, [r3, #0]
  return result;
 8002580:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002584:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002586:	fab3 f383 	clz	r3, r3
 800258a:	b2db      	uxtb	r3, r3
 800258c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002590:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	461a      	mov	r2, r3
 8002598:	2300      	movs	r3, #0
 800259a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800259c:	f7fe fabe 	bl	8000b1c <HAL_GetTick>
 80025a0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025a4:	e009      	b.n	80025ba <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025a6:	f7fe fab9 	bl	8000b1c <HAL_GetTick>
 80025aa:	4602      	mov	r2, r0
 80025ac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e1a2      	b.n	8002900 <HAL_RCC_OscConfig+0xe1c>
 80025ba:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80025be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	fa93 f2a3 	rbit	r2, r3
 80025ce:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80025d2:	601a      	str	r2, [r3, #0]
  return result;
 80025d4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80025d8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025da:	fab3 f383 	clz	r3, r3
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	095b      	lsrs	r3, r3, #5
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	f043 0301 	orr.w	r3, r3, #1
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d102      	bne.n	80025f4 <HAL_RCC_OscConfig+0xb10>
 80025ee:	4b4e      	ldr	r3, [pc, #312]	; (8002728 <HAL_RCC_OscConfig+0xc44>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	e01b      	b.n	800262c <HAL_RCC_OscConfig+0xb48>
 80025f4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80025f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025fe:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	fa93 f2a3 	rbit	r2, r3
 8002608:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800260c:	601a      	str	r2, [r3, #0]
 800260e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002612:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002616:	601a      	str	r2, [r3, #0]
 8002618:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	fa93 f2a3 	rbit	r2, r3
 8002622:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	4b3f      	ldr	r3, [pc, #252]	; (8002728 <HAL_RCC_OscConfig+0xc44>)
 800262a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800262c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002630:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002634:	6011      	str	r1, [r2, #0]
 8002636:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800263a:	6812      	ldr	r2, [r2, #0]
 800263c:	fa92 f1a2 	rbit	r1, r2
 8002640:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002644:	6011      	str	r1, [r2, #0]
  return result;
 8002646:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800264a:	6812      	ldr	r2, [r2, #0]
 800264c:	fab2 f282 	clz	r2, r2
 8002650:	b2d2      	uxtb	r2, r2
 8002652:	f042 0220 	orr.w	r2, r2, #32
 8002656:	b2d2      	uxtb	r2, r2
 8002658:	f002 021f 	and.w	r2, r2, #31
 800265c:	2101      	movs	r1, #1
 800265e:	fa01 f202 	lsl.w	r2, r1, r2
 8002662:	4013      	ands	r3, r2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d19e      	bne.n	80025a6 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002668:	4b2f      	ldr	r3, [pc, #188]	; (8002728 <HAL_RCC_OscConfig+0xc44>)
 800266a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266c:	f023 020f 	bic.w	r2, r3, #15
 8002670:	1d3b      	adds	r3, r7, #4
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002676:	492c      	ldr	r1, [pc, #176]	; (8002728 <HAL_RCC_OscConfig+0xc44>)
 8002678:	4313      	orrs	r3, r2
 800267a:	62cb      	str	r3, [r1, #44]	; 0x2c
 800267c:	4b2a      	ldr	r3, [pc, #168]	; (8002728 <HAL_RCC_OscConfig+0xc44>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8002684:	1d3b      	adds	r3, r7, #4
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	6a19      	ldr	r1, [r3, #32]
 800268a:	1d3b      	adds	r3, r7, #4
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	69db      	ldr	r3, [r3, #28]
 8002690:	430b      	orrs	r3, r1
 8002692:	4925      	ldr	r1, [pc, #148]	; (8002728 <HAL_RCC_OscConfig+0xc44>)
 8002694:	4313      	orrs	r3, r2
 8002696:	604b      	str	r3, [r1, #4]
 8002698:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800269c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80026a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	fa93 f2a3 	rbit	r2, r3
 80026ac:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80026b0:	601a      	str	r2, [r3, #0]
  return result;
 80026b2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80026b6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026b8:	fab3 f383 	clz	r3, r3
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80026c2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	461a      	mov	r2, r3
 80026ca:	2301      	movs	r3, #1
 80026cc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ce:	f7fe fa25 	bl	8000b1c <HAL_GetTick>
 80026d2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026d6:	e009      	b.n	80026ec <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026d8:	f7fe fa20 	bl	8000b1c <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d901      	bls.n	80026ec <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e109      	b.n	8002900 <HAL_RCC_OscConfig+0xe1c>
 80026ec:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80026f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	fa93 f2a3 	rbit	r2, r3
 8002700:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002704:	601a      	str	r2, [r3, #0]
  return result;
 8002706:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800270a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800270c:	fab3 f383 	clz	r3, r3
 8002710:	b2db      	uxtb	r3, r3
 8002712:	095b      	lsrs	r3, r3, #5
 8002714:	b2db      	uxtb	r3, r3
 8002716:	f043 0301 	orr.w	r3, r3, #1
 800271a:	b2db      	uxtb	r3, r3
 800271c:	2b01      	cmp	r3, #1
 800271e:	d105      	bne.n	800272c <HAL_RCC_OscConfig+0xc48>
 8002720:	4b01      	ldr	r3, [pc, #4]	; (8002728 <HAL_RCC_OscConfig+0xc44>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	e01e      	b.n	8002764 <HAL_RCC_OscConfig+0xc80>
 8002726:	bf00      	nop
 8002728:	40021000 	.word	0x40021000
 800272c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002730:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002734:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002736:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	fa93 f2a3 	rbit	r2, r3
 8002740:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002744:	601a      	str	r2, [r3, #0]
 8002746:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800274a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800274e:	601a      	str	r2, [r3, #0]
 8002750:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	fa93 f2a3 	rbit	r2, r3
 800275a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	4b6a      	ldr	r3, [pc, #424]	; (800290c <HAL_RCC_OscConfig+0xe28>)
 8002762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002764:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002768:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800276c:	6011      	str	r1, [r2, #0]
 800276e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002772:	6812      	ldr	r2, [r2, #0]
 8002774:	fa92 f1a2 	rbit	r1, r2
 8002778:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800277c:	6011      	str	r1, [r2, #0]
  return result;
 800277e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002782:	6812      	ldr	r2, [r2, #0]
 8002784:	fab2 f282 	clz	r2, r2
 8002788:	b2d2      	uxtb	r2, r2
 800278a:	f042 0220 	orr.w	r2, r2, #32
 800278e:	b2d2      	uxtb	r2, r2
 8002790:	f002 021f 	and.w	r2, r2, #31
 8002794:	2101      	movs	r1, #1
 8002796:	fa01 f202 	lsl.w	r2, r1, r2
 800279a:	4013      	ands	r3, r2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d09b      	beq.n	80026d8 <HAL_RCC_OscConfig+0xbf4>
 80027a0:	e0ad      	b.n	80028fe <HAL_RCC_OscConfig+0xe1a>
 80027a2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80027a6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80027aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	fa93 f2a3 	rbit	r2, r3
 80027b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80027ba:	601a      	str	r2, [r3, #0]
  return result;
 80027bc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80027c0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027c2:	fab3 f383 	clz	r3, r3
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80027cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	461a      	mov	r2, r3
 80027d4:	2300      	movs	r3, #0
 80027d6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d8:	f7fe f9a0 	bl	8000b1c <HAL_GetTick>
 80027dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027e0:	e009      	b.n	80027f6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027e2:	f7fe f99b 	bl	8000b1c <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d901      	bls.n	80027f6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e084      	b.n	8002900 <HAL_RCC_OscConfig+0xe1c>
 80027f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002800:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	fa93 f2a3 	rbit	r2, r3
 800280a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800280e:	601a      	str	r2, [r3, #0]
  return result;
 8002810:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002814:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002816:	fab3 f383 	clz	r3, r3
 800281a:	b2db      	uxtb	r3, r3
 800281c:	095b      	lsrs	r3, r3, #5
 800281e:	b2db      	uxtb	r3, r3
 8002820:	f043 0301 	orr.w	r3, r3, #1
 8002824:	b2db      	uxtb	r3, r3
 8002826:	2b01      	cmp	r3, #1
 8002828:	d102      	bne.n	8002830 <HAL_RCC_OscConfig+0xd4c>
 800282a:	4b38      	ldr	r3, [pc, #224]	; (800290c <HAL_RCC_OscConfig+0xe28>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	e01b      	b.n	8002868 <HAL_RCC_OscConfig+0xd84>
 8002830:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002834:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002838:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800283a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	fa93 f2a3 	rbit	r2, r3
 8002844:	f107 0320 	add.w	r3, r7, #32
 8002848:	601a      	str	r2, [r3, #0]
 800284a:	f107 031c 	add.w	r3, r7, #28
 800284e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	f107 031c 	add.w	r3, r7, #28
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	fa93 f2a3 	rbit	r2, r3
 800285e:	f107 0318 	add.w	r3, r7, #24
 8002862:	601a      	str	r2, [r3, #0]
 8002864:	4b29      	ldr	r3, [pc, #164]	; (800290c <HAL_RCC_OscConfig+0xe28>)
 8002866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002868:	f107 0214 	add.w	r2, r7, #20
 800286c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002870:	6011      	str	r1, [r2, #0]
 8002872:	f107 0214 	add.w	r2, r7, #20
 8002876:	6812      	ldr	r2, [r2, #0]
 8002878:	fa92 f1a2 	rbit	r1, r2
 800287c:	f107 0210 	add.w	r2, r7, #16
 8002880:	6011      	str	r1, [r2, #0]
  return result;
 8002882:	f107 0210 	add.w	r2, r7, #16
 8002886:	6812      	ldr	r2, [r2, #0]
 8002888:	fab2 f282 	clz	r2, r2
 800288c:	b2d2      	uxtb	r2, r2
 800288e:	f042 0220 	orr.w	r2, r2, #32
 8002892:	b2d2      	uxtb	r2, r2
 8002894:	f002 021f 	and.w	r2, r2, #31
 8002898:	2101      	movs	r1, #1
 800289a:	fa01 f202 	lsl.w	r2, r1, r2
 800289e:	4013      	ands	r3, r2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d19e      	bne.n	80027e2 <HAL_RCC_OscConfig+0xcfe>
 80028a4:	e02b      	b.n	80028fe <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028a6:	1d3b      	adds	r3, r7, #4
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d101      	bne.n	80028b4 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e025      	b.n	8002900 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80028b4:	4b15      	ldr	r3, [pc, #84]	; (800290c <HAL_RCC_OscConfig+0xe28>)
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80028bc:	4b13      	ldr	r3, [pc, #76]	; (800290c <HAL_RCC_OscConfig+0xe28>)
 80028be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c0:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80028c4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80028c8:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80028cc:	1d3b      	adds	r3, r7, #4
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	69db      	ldr	r3, [r3, #28]
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d111      	bne.n	80028fa <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80028d6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80028da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80028de:	1d3b      	adds	r3, r7, #4
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d108      	bne.n	80028fa <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80028e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80028ec:	f003 020f 	and.w	r2, r3, #15
 80028f0:	1d3b      	adds	r3, r7, #4
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d001      	beq.n	80028fe <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e000      	b.n	8002900 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 80028fe:	2300      	movs	r3, #0
}
 8002900:	4618      	mov	r0, r3
 8002902:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40021000 	.word	0x40021000

08002910 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b09e      	sub	sp, #120	; 0x78
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800291a:	2300      	movs	r3, #0
 800291c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e162      	b.n	8002bee <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002928:	4b90      	ldr	r3, [pc, #576]	; (8002b6c <HAL_RCC_ClockConfig+0x25c>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	683a      	ldr	r2, [r7, #0]
 8002932:	429a      	cmp	r2, r3
 8002934:	d910      	bls.n	8002958 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002936:	4b8d      	ldr	r3, [pc, #564]	; (8002b6c <HAL_RCC_ClockConfig+0x25c>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f023 0207 	bic.w	r2, r3, #7
 800293e:	498b      	ldr	r1, [pc, #556]	; (8002b6c <HAL_RCC_ClockConfig+0x25c>)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	4313      	orrs	r3, r2
 8002944:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002946:	4b89      	ldr	r3, [pc, #548]	; (8002b6c <HAL_RCC_ClockConfig+0x25c>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0307 	and.w	r3, r3, #7
 800294e:	683a      	ldr	r2, [r7, #0]
 8002950:	429a      	cmp	r2, r3
 8002952:	d001      	beq.n	8002958 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e14a      	b.n	8002bee <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b00      	cmp	r3, #0
 8002962:	d008      	beq.n	8002976 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002964:	4b82      	ldr	r3, [pc, #520]	; (8002b70 <HAL_RCC_ClockConfig+0x260>)
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	497f      	ldr	r1, [pc, #508]	; (8002b70 <HAL_RCC_ClockConfig+0x260>)
 8002972:	4313      	orrs	r3, r2
 8002974:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	2b00      	cmp	r3, #0
 8002980:	f000 80dc 	beq.w	8002b3c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d13c      	bne.n	8002a06 <HAL_RCC_ClockConfig+0xf6>
 800298c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002990:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002992:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002994:	fa93 f3a3 	rbit	r3, r3
 8002998:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800299a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800299c:	fab3 f383 	clz	r3, r3
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	095b      	lsrs	r3, r3, #5
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	f043 0301 	orr.w	r3, r3, #1
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d102      	bne.n	80029b6 <HAL_RCC_ClockConfig+0xa6>
 80029b0:	4b6f      	ldr	r3, [pc, #444]	; (8002b70 <HAL_RCC_ClockConfig+0x260>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	e00f      	b.n	80029d6 <HAL_RCC_ClockConfig+0xc6>
 80029b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029ba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80029be:	fa93 f3a3 	rbit	r3, r3
 80029c2:	667b      	str	r3, [r7, #100]	; 0x64
 80029c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029c8:	663b      	str	r3, [r7, #96]	; 0x60
 80029ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029cc:	fa93 f3a3 	rbit	r3, r3
 80029d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80029d2:	4b67      	ldr	r3, [pc, #412]	; (8002b70 <HAL_RCC_ClockConfig+0x260>)
 80029d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80029da:	65ba      	str	r2, [r7, #88]	; 0x58
 80029dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80029de:	fa92 f2a2 	rbit	r2, r2
 80029e2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80029e4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80029e6:	fab2 f282 	clz	r2, r2
 80029ea:	b2d2      	uxtb	r2, r2
 80029ec:	f042 0220 	orr.w	r2, r2, #32
 80029f0:	b2d2      	uxtb	r2, r2
 80029f2:	f002 021f 	and.w	r2, r2, #31
 80029f6:	2101      	movs	r1, #1
 80029f8:	fa01 f202 	lsl.w	r2, r1, r2
 80029fc:	4013      	ands	r3, r2
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d17b      	bne.n	8002afa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e0f3      	b.n	8002bee <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d13c      	bne.n	8002a88 <HAL_RCC_ClockConfig+0x178>
 8002a0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a12:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a16:	fa93 f3a3 	rbit	r3, r3
 8002a1a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002a1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a1e:	fab3 f383 	clz	r3, r3
 8002a22:	b2db      	uxtb	r3, r3
 8002a24:	095b      	lsrs	r3, r3, #5
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	f043 0301 	orr.w	r3, r3, #1
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d102      	bne.n	8002a38 <HAL_RCC_ClockConfig+0x128>
 8002a32:	4b4f      	ldr	r3, [pc, #316]	; (8002b70 <HAL_RCC_ClockConfig+0x260>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	e00f      	b.n	8002a58 <HAL_RCC_ClockConfig+0x148>
 8002a38:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a3c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a40:	fa93 f3a3 	rbit	r3, r3
 8002a44:	647b      	str	r3, [r7, #68]	; 0x44
 8002a46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a4a:	643b      	str	r3, [r7, #64]	; 0x40
 8002a4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a4e:	fa93 f3a3 	rbit	r3, r3
 8002a52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a54:	4b46      	ldr	r3, [pc, #280]	; (8002b70 <HAL_RCC_ClockConfig+0x260>)
 8002a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a5c:	63ba      	str	r2, [r7, #56]	; 0x38
 8002a5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a60:	fa92 f2a2 	rbit	r2, r2
 8002a64:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002a66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a68:	fab2 f282 	clz	r2, r2
 8002a6c:	b2d2      	uxtb	r2, r2
 8002a6e:	f042 0220 	orr.w	r2, r2, #32
 8002a72:	b2d2      	uxtb	r2, r2
 8002a74:	f002 021f 	and.w	r2, r2, #31
 8002a78:	2101      	movs	r1, #1
 8002a7a:	fa01 f202 	lsl.w	r2, r1, r2
 8002a7e:	4013      	ands	r3, r2
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d13a      	bne.n	8002afa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e0b2      	b.n	8002bee <HAL_RCC_ClockConfig+0x2de>
 8002a88:	2302      	movs	r3, #2
 8002a8a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a8e:	fa93 f3a3 	rbit	r3, r3
 8002a92:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a96:	fab3 f383 	clz	r3, r3
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	095b      	lsrs	r3, r3, #5
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	f043 0301 	orr.w	r3, r3, #1
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d102      	bne.n	8002ab0 <HAL_RCC_ClockConfig+0x1a0>
 8002aaa:	4b31      	ldr	r3, [pc, #196]	; (8002b70 <HAL_RCC_ClockConfig+0x260>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	e00d      	b.n	8002acc <HAL_RCC_ClockConfig+0x1bc>
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ab6:	fa93 f3a3 	rbit	r3, r3
 8002aba:	627b      	str	r3, [r7, #36]	; 0x24
 8002abc:	2302      	movs	r3, #2
 8002abe:	623b      	str	r3, [r7, #32]
 8002ac0:	6a3b      	ldr	r3, [r7, #32]
 8002ac2:	fa93 f3a3 	rbit	r3, r3
 8002ac6:	61fb      	str	r3, [r7, #28]
 8002ac8:	4b29      	ldr	r3, [pc, #164]	; (8002b70 <HAL_RCC_ClockConfig+0x260>)
 8002aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002acc:	2202      	movs	r2, #2
 8002ace:	61ba      	str	r2, [r7, #24]
 8002ad0:	69ba      	ldr	r2, [r7, #24]
 8002ad2:	fa92 f2a2 	rbit	r2, r2
 8002ad6:	617a      	str	r2, [r7, #20]
  return result;
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	fab2 f282 	clz	r2, r2
 8002ade:	b2d2      	uxtb	r2, r2
 8002ae0:	f042 0220 	orr.w	r2, r2, #32
 8002ae4:	b2d2      	uxtb	r2, r2
 8002ae6:	f002 021f 	and.w	r2, r2, #31
 8002aea:	2101      	movs	r1, #1
 8002aec:	fa01 f202 	lsl.w	r2, r1, r2
 8002af0:	4013      	ands	r3, r2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d101      	bne.n	8002afa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e079      	b.n	8002bee <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002afa:	4b1d      	ldr	r3, [pc, #116]	; (8002b70 <HAL_RCC_ClockConfig+0x260>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f023 0203 	bic.w	r2, r3, #3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	491a      	ldr	r1, [pc, #104]	; (8002b70 <HAL_RCC_ClockConfig+0x260>)
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b0c:	f7fe f806 	bl	8000b1c <HAL_GetTick>
 8002b10:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b12:	e00a      	b.n	8002b2a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b14:	f7fe f802 	bl	8000b1c <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e061      	b.n	8002bee <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b2a:	4b11      	ldr	r3, [pc, #68]	; (8002b70 <HAL_RCC_ClockConfig+0x260>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f003 020c 	and.w	r2, r3, #12
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d1eb      	bne.n	8002b14 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b3c:	4b0b      	ldr	r3, [pc, #44]	; (8002b6c <HAL_RCC_ClockConfig+0x25c>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0307 	and.w	r3, r3, #7
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d214      	bcs.n	8002b74 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b4a:	4b08      	ldr	r3, [pc, #32]	; (8002b6c <HAL_RCC_ClockConfig+0x25c>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f023 0207 	bic.w	r2, r3, #7
 8002b52:	4906      	ldr	r1, [pc, #24]	; (8002b6c <HAL_RCC_ClockConfig+0x25c>)
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b5a:	4b04      	ldr	r3, [pc, #16]	; (8002b6c <HAL_RCC_ClockConfig+0x25c>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0307 	and.w	r3, r3, #7
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d005      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e040      	b.n	8002bee <HAL_RCC_ClockConfig+0x2de>
 8002b6c:	40022000 	.word	0x40022000
 8002b70:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0304 	and.w	r3, r3, #4
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d008      	beq.n	8002b92 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b80:	4b1d      	ldr	r3, [pc, #116]	; (8002bf8 <HAL_RCC_ClockConfig+0x2e8>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	491a      	ldr	r1, [pc, #104]	; (8002bf8 <HAL_RCC_ClockConfig+0x2e8>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0308 	and.w	r3, r3, #8
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d009      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b9e:	4b16      	ldr	r3, [pc, #88]	; (8002bf8 <HAL_RCC_ClockConfig+0x2e8>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	4912      	ldr	r1, [pc, #72]	; (8002bf8 <HAL_RCC_ClockConfig+0x2e8>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002bb2:	f000 f829 	bl	8002c08 <HAL_RCC_GetSysClockFreq>
 8002bb6:	4601      	mov	r1, r0
 8002bb8:	4b0f      	ldr	r3, [pc, #60]	; (8002bf8 <HAL_RCC_ClockConfig+0x2e8>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bc0:	22f0      	movs	r2, #240	; 0xf0
 8002bc2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	fa92 f2a2 	rbit	r2, r2
 8002bca:	60fa      	str	r2, [r7, #12]
  return result;
 8002bcc:	68fa      	ldr	r2, [r7, #12]
 8002bce:	fab2 f282 	clz	r2, r2
 8002bd2:	b2d2      	uxtb	r2, r2
 8002bd4:	40d3      	lsrs	r3, r2
 8002bd6:	4a09      	ldr	r2, [pc, #36]	; (8002bfc <HAL_RCC_ClockConfig+0x2ec>)
 8002bd8:	5cd3      	ldrb	r3, [r2, r3]
 8002bda:	fa21 f303 	lsr.w	r3, r1, r3
 8002bde:	4a08      	ldr	r2, [pc, #32]	; (8002c00 <HAL_RCC_ClockConfig+0x2f0>)
 8002be0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002be2:	4b08      	ldr	r3, [pc, #32]	; (8002c04 <HAL_RCC_ClockConfig+0x2f4>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7fd ff54 	bl	8000a94 <HAL_InitTick>
  
  return HAL_OK;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3778      	adds	r7, #120	; 0x78
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	40021000 	.word	0x40021000
 8002bfc:	08004cdc 	.word	0x08004cdc
 8002c00:	20000000 	.word	0x20000000
 8002c04:	20000004 	.word	0x20000004

08002c08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b08b      	sub	sp, #44	; 0x2c
 8002c0c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	61fb      	str	r3, [r7, #28]
 8002c12:	2300      	movs	r3, #0
 8002c14:	61bb      	str	r3, [r7, #24]
 8002c16:	2300      	movs	r3, #0
 8002c18:	627b      	str	r3, [r7, #36]	; 0x24
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002c22:	4b2a      	ldr	r3, [pc, #168]	; (8002ccc <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	f003 030c 	and.w	r3, r3, #12
 8002c2e:	2b04      	cmp	r3, #4
 8002c30:	d002      	beq.n	8002c38 <HAL_RCC_GetSysClockFreq+0x30>
 8002c32:	2b08      	cmp	r3, #8
 8002c34:	d003      	beq.n	8002c3e <HAL_RCC_GetSysClockFreq+0x36>
 8002c36:	e03f      	b.n	8002cb8 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c38:	4b25      	ldr	r3, [pc, #148]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002c3a:	623b      	str	r3, [r7, #32]
      break;
 8002c3c:	e03f      	b.n	8002cbe <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002c44:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002c48:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4a:	68ba      	ldr	r2, [r7, #8]
 8002c4c:	fa92 f2a2 	rbit	r2, r2
 8002c50:	607a      	str	r2, [r7, #4]
  return result;
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	fab2 f282 	clz	r2, r2
 8002c58:	b2d2      	uxtb	r2, r2
 8002c5a:	40d3      	lsrs	r3, r2
 8002c5c:	4a1d      	ldr	r2, [pc, #116]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002c5e:	5cd3      	ldrb	r3, [r2, r3]
 8002c60:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002c62:	4b1a      	ldr	r3, [pc, #104]	; (8002ccc <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c66:	f003 030f 	and.w	r3, r3, #15
 8002c6a:	220f      	movs	r2, #15
 8002c6c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	fa92 f2a2 	rbit	r2, r2
 8002c74:	60fa      	str	r2, [r7, #12]
  return result;
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	fab2 f282 	clz	r2, r2
 8002c7c:	b2d2      	uxtb	r2, r2
 8002c7e:	40d3      	lsrs	r3, r2
 8002c80:	4a15      	ldr	r2, [pc, #84]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002c82:	5cd3      	ldrb	r3, [r2, r3]
 8002c84:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d008      	beq.n	8002ca2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c90:	4a0f      	ldr	r2, [pc, #60]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	fb02 f303 	mul.w	r3, r2, r3
 8002c9e:	627b      	str	r3, [r7, #36]	; 0x24
 8002ca0:	e007      	b.n	8002cb2 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002ca2:	4a0b      	ldr	r2, [pc, #44]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	fbb2 f2f3 	udiv	r2, r2, r3
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	fb02 f303 	mul.w	r3, r2, r3
 8002cb0:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb4:	623b      	str	r3, [r7, #32]
      break;
 8002cb6:	e002      	b.n	8002cbe <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002cb8:	4b05      	ldr	r3, [pc, #20]	; (8002cd0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002cba:	623b      	str	r3, [r7, #32]
      break;
 8002cbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cbe:	6a3b      	ldr	r3, [r7, #32]
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	372c      	adds	r7, #44	; 0x2c
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	007a1200 	.word	0x007a1200
 8002cd4:	08004cf4 	.word	0x08004cf4
 8002cd8:	08004d04 	.word	0x08004d04

08002cdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ce0:	4b03      	ldr	r3, [pc, #12]	; (8002cf0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	20000000 	.word	0x20000000

08002cf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002cfa:	f7ff ffef 	bl	8002cdc <HAL_RCC_GetHCLKFreq>
 8002cfe:	4601      	mov	r1, r0
 8002d00:	4b0b      	ldr	r3, [pc, #44]	; (8002d30 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002d08:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002d0c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	fa92 f2a2 	rbit	r2, r2
 8002d14:	603a      	str	r2, [r7, #0]
  return result;
 8002d16:	683a      	ldr	r2, [r7, #0]
 8002d18:	fab2 f282 	clz	r2, r2
 8002d1c:	b2d2      	uxtb	r2, r2
 8002d1e:	40d3      	lsrs	r3, r2
 8002d20:	4a04      	ldr	r2, [pc, #16]	; (8002d34 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002d22:	5cd3      	ldrb	r3, [r2, r3]
 8002d24:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3708      	adds	r7, #8
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40021000 	.word	0x40021000
 8002d34:	08004cec 	.word	0x08004cec

08002d38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002d3e:	f7ff ffcd 	bl	8002cdc <HAL_RCC_GetHCLKFreq>
 8002d42:	4601      	mov	r1, r0
 8002d44:	4b0b      	ldr	r3, [pc, #44]	; (8002d74 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002d4c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002d50:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	fa92 f2a2 	rbit	r2, r2
 8002d58:	603a      	str	r2, [r7, #0]
  return result;
 8002d5a:	683a      	ldr	r2, [r7, #0]
 8002d5c:	fab2 f282 	clz	r2, r2
 8002d60:	b2d2      	uxtb	r2, r2
 8002d62:	40d3      	lsrs	r3, r2
 8002d64:	4a04      	ldr	r2, [pc, #16]	; (8002d78 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002d66:	5cd3      	ldrb	r3, [r2, r3]
 8002d68:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3708      	adds	r7, #8
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	40021000 	.word	0x40021000
 8002d78:	08004cec 	.word	0x08004cec

08002d7c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b092      	sub	sp, #72	; 0x48
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d84:	2300      	movs	r3, #0
 8002d86:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	f000 80d7 	beq.w	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002da0:	4b4e      	ldr	r3, [pc, #312]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002da2:	69db      	ldr	r3, [r3, #28]
 8002da4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d10e      	bne.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dac:	4b4b      	ldr	r3, [pc, #300]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dae:	69db      	ldr	r3, [r3, #28]
 8002db0:	4a4a      	ldr	r2, [pc, #296]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002db2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002db6:	61d3      	str	r3, [r2, #28]
 8002db8:	4b48      	ldr	r3, [pc, #288]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dba:	69db      	ldr	r3, [r3, #28]
 8002dbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dc0:	60bb      	str	r3, [r7, #8]
 8002dc2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dca:	4b45      	ldr	r3, [pc, #276]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d118      	bne.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dd6:	4b42      	ldr	r3, [pc, #264]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a41      	ldr	r2, [pc, #260]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ddc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002de0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002de2:	f7fd fe9b 	bl	8000b1c <HAL_GetTick>
 8002de6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de8:	e008      	b.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dea:	f7fd fe97 	bl	8000b1c <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b64      	cmp	r3, #100	; 0x64
 8002df6:	d901      	bls.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e1d6      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dfc:	4b38      	ldr	r3, [pc, #224]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d0f0      	beq.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e08:	4b34      	ldr	r3, [pc, #208]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e0a:	6a1b      	ldr	r3, [r3, #32]
 8002e0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e10:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f000 8084 	beq.w	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e22:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d07c      	beq.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e28:	4b2c      	ldr	r3, [pc, #176]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e30:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e32:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e36:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e3a:	fa93 f3a3 	rbit	r3, r3
 8002e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e42:	fab3 f383 	clz	r3, r3
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	461a      	mov	r2, r3
 8002e4a:	4b26      	ldr	r3, [pc, #152]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e4c:	4413      	add	r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	461a      	mov	r2, r3
 8002e52:	2301      	movs	r3, #1
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e5a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e5e:	fa93 f3a3 	rbit	r3, r3
 8002e62:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e66:	fab3 f383 	clz	r3, r3
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	4b1d      	ldr	r3, [pc, #116]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e70:	4413      	add	r3, r2
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	461a      	mov	r2, r3
 8002e76:	2300      	movs	r3, #0
 8002e78:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e7a:	4a18      	ldr	r2, [pc, #96]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e7e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d04b      	beq.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e8a:	f7fd fe47 	bl	8000b1c <HAL_GetTick>
 8002e8e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e90:	e00a      	b.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e92:	f7fd fe43 	bl	8000b1c <HAL_GetTick>
 8002e96:	4602      	mov	r2, r0
 8002e98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d901      	bls.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e180      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eae:	fa93 f3a3 	rbit	r3, r3
 8002eb2:	627b      	str	r3, [r7, #36]	; 0x24
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	623b      	str	r3, [r7, #32]
 8002eb8:	6a3b      	ldr	r3, [r7, #32]
 8002eba:	fa93 f3a3 	rbit	r3, r3
 8002ebe:	61fb      	str	r3, [r7, #28]
  return result;
 8002ec0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ec2:	fab3 f383 	clz	r3, r3
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	095b      	lsrs	r3, r3, #5
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	f043 0302 	orr.w	r3, r3, #2
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d108      	bne.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002ed6:	4b01      	ldr	r3, [pc, #4]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ed8:	6a1b      	ldr	r3, [r3, #32]
 8002eda:	e00d      	b.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	40007000 	.word	0x40007000
 8002ee4:	10908100 	.word	0x10908100
 8002ee8:	2302      	movs	r3, #2
 8002eea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	fa93 f3a3 	rbit	r3, r3
 8002ef2:	617b      	str	r3, [r7, #20]
 8002ef4:	4ba0      	ldr	r3, [pc, #640]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef8:	2202      	movs	r2, #2
 8002efa:	613a      	str	r2, [r7, #16]
 8002efc:	693a      	ldr	r2, [r7, #16]
 8002efe:	fa92 f2a2 	rbit	r2, r2
 8002f02:	60fa      	str	r2, [r7, #12]
  return result;
 8002f04:	68fa      	ldr	r2, [r7, #12]
 8002f06:	fab2 f282 	clz	r2, r2
 8002f0a:	b2d2      	uxtb	r2, r2
 8002f0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f10:	b2d2      	uxtb	r2, r2
 8002f12:	f002 021f 	and.w	r2, r2, #31
 8002f16:	2101      	movs	r1, #1
 8002f18:	fa01 f202 	lsl.w	r2, r1, r2
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d0b7      	beq.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002f22:	4b95      	ldr	r3, [pc, #596]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f24:	6a1b      	ldr	r3, [r3, #32]
 8002f26:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	4992      	ldr	r1, [pc, #584]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f30:	4313      	orrs	r3, r2
 8002f32:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f34:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d105      	bne.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f3c:	4b8e      	ldr	r3, [pc, #568]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f3e:	69db      	ldr	r3, [r3, #28]
 8002f40:	4a8d      	ldr	r2, [pc, #564]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f46:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d008      	beq.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f54:	4b88      	ldr	r3, [pc, #544]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f58:	f023 0203 	bic.w	r2, r3, #3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	4985      	ldr	r1, [pc, #532]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0302 	and.w	r3, r3, #2
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d008      	beq.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f72:	4b81      	ldr	r3, [pc, #516]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f76:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	497e      	ldr	r1, [pc, #504]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0304 	and.w	r3, r3, #4
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d008      	beq.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f90:	4b79      	ldr	r3, [pc, #484]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f94:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	691b      	ldr	r3, [r3, #16]
 8002f9c:	4976      	ldr	r1, [pc, #472]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0320 	and.w	r3, r3, #32
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d008      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fae:	4b72      	ldr	r3, [pc, #456]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb2:	f023 0210 	bic.w	r2, r3, #16
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	496f      	ldr	r1, [pc, #444]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d008      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002fcc:	4b6a      	ldr	r3, [pc, #424]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fd8:	4967      	ldr	r1, [pc, #412]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d008      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002fea:	4b63      	ldr	r3, [pc, #396]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	f023 0220 	bic.w	r2, r3, #32
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
 8002ff6:	4960      	ldr	r1, [pc, #384]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d008      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003008:	4b5b      	ldr	r3, [pc, #364]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800300a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003014:	4958      	ldr	r1, [pc, #352]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003016:	4313      	orrs	r3, r2
 8003018:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0308 	and.w	r3, r3, #8
 8003022:	2b00      	cmp	r3, #0
 8003024:	d008      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003026:	4b54      	ldr	r3, [pc, #336]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	695b      	ldr	r3, [r3, #20]
 8003032:	4951      	ldr	r1, [pc, #324]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003034:	4313      	orrs	r3, r2
 8003036:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0310 	and.w	r3, r3, #16
 8003040:	2b00      	cmp	r3, #0
 8003042:	d008      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003044:	4b4c      	ldr	r3, [pc, #304]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003048:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	699b      	ldr	r3, [r3, #24]
 8003050:	4949      	ldr	r1, [pc, #292]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003052:	4313      	orrs	r3, r2
 8003054:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800305e:	2b00      	cmp	r3, #0
 8003060:	d008      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003062:	4b45      	ldr	r3, [pc, #276]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800306e:	4942      	ldr	r1, [pc, #264]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003070:	4313      	orrs	r3, r2
 8003072:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800307c:	2b00      	cmp	r3, #0
 800307e:	d008      	beq.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003080:	4b3d      	ldr	r3, [pc, #244]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003084:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800308c:	493a      	ldr	r1, [pc, #232]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800308e:	4313      	orrs	r3, r2
 8003090:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800309a:	2b00      	cmp	r3, #0
 800309c:	d008      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800309e:	4b36      	ldr	r3, [pc, #216]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a2:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030aa:	4933      	ldr	r1, [pc, #204]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d008      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80030bc:	4b2e      	ldr	r3, [pc, #184]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030c8:	492b      	ldr	r1, [pc, #172]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d008      	beq.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80030da:	4b27      	ldr	r3, [pc, #156]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030de:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e6:	4924      	ldr	r1, [pc, #144]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d008      	beq.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80030f8:	4b1f      	ldr	r3, [pc, #124]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003104:	491c      	ldr	r1, [pc, #112]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003106:	4313      	orrs	r3, r2
 8003108:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d008      	beq.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003116:	4b18      	ldr	r3, [pc, #96]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003122:	4915      	ldr	r1, [pc, #84]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003124:	4313      	orrs	r3, r2
 8003126:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d008      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003134:	4b10      	ldr	r3, [pc, #64]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003138:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003140:	490d      	ldr	r1, [pc, #52]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003142:	4313      	orrs	r3, r2
 8003144:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d008      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003152:	4b09      	ldr	r3, [pc, #36]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003156:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800315e:	4906      	ldr	r1, [pc, #24]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003160:	4313      	orrs	r3, r2
 8003162:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d00c      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003170:	4b01      	ldr	r3, [pc, #4]	; (8003178 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003174:	e002      	b.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x400>
 8003176:	bf00      	nop
 8003178:	40021000 	.word	0x40021000
 800317c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003184:	490b      	ldr	r1, [pc, #44]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003186:	4313      	orrs	r3, r2
 8003188:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d008      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003196:	4b07      	ldr	r3, [pc, #28]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031a2:	4904      	ldr	r1, [pc, #16]	; (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80031a4:	4313      	orrs	r3, r2
 80031a6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3748      	adds	r7, #72	; 0x48
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	40021000 	.word	0x40021000

080031b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d101      	bne.n	80031ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e01d      	b.n	8003206 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d106      	bne.n	80031e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7fd fb54 	bl	800088c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2202      	movs	r2, #2
 80031e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	3304      	adds	r3, #4
 80031f4:	4619      	mov	r1, r3
 80031f6:	4610      	mov	r0, r2
 80031f8:	f000 f982 	bl	8003500 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	3708      	adds	r7, #8
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
	...

08003210 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2201      	movs	r2, #1
 8003220:	6839      	ldr	r1, [r7, #0]
 8003222:	4618      	mov	r0, r3
 8003224:	f000 fd10 	bl	8003c48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a21      	ldr	r2, [pc, #132]	; (80032b4 <HAL_TIM_PWM_Start+0xa4>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d018      	beq.n	8003264 <HAL_TIM_PWM_Start+0x54>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a20      	ldr	r2, [pc, #128]	; (80032b8 <HAL_TIM_PWM_Start+0xa8>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d013      	beq.n	8003264 <HAL_TIM_PWM_Start+0x54>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a1e      	ldr	r2, [pc, #120]	; (80032bc <HAL_TIM_PWM_Start+0xac>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d00e      	beq.n	8003264 <HAL_TIM_PWM_Start+0x54>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a1d      	ldr	r2, [pc, #116]	; (80032c0 <HAL_TIM_PWM_Start+0xb0>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d009      	beq.n	8003264 <HAL_TIM_PWM_Start+0x54>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a1b      	ldr	r2, [pc, #108]	; (80032c4 <HAL_TIM_PWM_Start+0xb4>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d004      	beq.n	8003264 <HAL_TIM_PWM_Start+0x54>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a1a      	ldr	r2, [pc, #104]	; (80032c8 <HAL_TIM_PWM_Start+0xb8>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d101      	bne.n	8003268 <HAL_TIM_PWM_Start+0x58>
 8003264:	2301      	movs	r3, #1
 8003266:	e000      	b.n	800326a <HAL_TIM_PWM_Start+0x5a>
 8003268:	2300      	movs	r3, #0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d007      	beq.n	800327e <HAL_TIM_PWM_Start+0x6e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800327c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	689a      	ldr	r2, [r3, #8]
 8003284:	4b11      	ldr	r3, [pc, #68]	; (80032cc <HAL_TIM_PWM_Start+0xbc>)
 8003286:	4013      	ands	r3, r2
 8003288:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2b06      	cmp	r3, #6
 800328e:	d00b      	beq.n	80032a8 <HAL_TIM_PWM_Start+0x98>
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003296:	d007      	beq.n	80032a8 <HAL_TIM_PWM_Start+0x98>
  {
    __HAL_TIM_ENABLE(htim);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f042 0201 	orr.w	r2, r2, #1
 80032a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	40012c00 	.word	0x40012c00
 80032b8:	40013400 	.word	0x40013400
 80032bc:	40014000 	.word	0x40014000
 80032c0:	40014400 	.word	0x40014400
 80032c4:	40014800 	.word	0x40014800
 80032c8:	40015000 	.word	0x40015000
 80032cc:	00010007 	.word	0x00010007

080032d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d101      	bne.n	80032ea <HAL_TIM_PWM_ConfigChannel+0x1a>
 80032e6:	2302      	movs	r3, #2
 80032e8:	e105      	b.n	80034f6 <HAL_TIM_PWM_ConfigChannel+0x226>
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2202      	movs	r2, #2
 80032f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2b14      	cmp	r3, #20
 80032fe:	f200 80f0 	bhi.w	80034e2 <HAL_TIM_PWM_ConfigChannel+0x212>
 8003302:	a201      	add	r2, pc, #4	; (adr r2, 8003308 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003308:	0800335d 	.word	0x0800335d
 800330c:	080034e3 	.word	0x080034e3
 8003310:	080034e3 	.word	0x080034e3
 8003314:	080034e3 	.word	0x080034e3
 8003318:	0800339d 	.word	0x0800339d
 800331c:	080034e3 	.word	0x080034e3
 8003320:	080034e3 	.word	0x080034e3
 8003324:	080034e3 	.word	0x080034e3
 8003328:	080033df 	.word	0x080033df
 800332c:	080034e3 	.word	0x080034e3
 8003330:	080034e3 	.word	0x080034e3
 8003334:	080034e3 	.word	0x080034e3
 8003338:	0800341f 	.word	0x0800341f
 800333c:	080034e3 	.word	0x080034e3
 8003340:	080034e3 	.word	0x080034e3
 8003344:	080034e3 	.word	0x080034e3
 8003348:	08003461 	.word	0x08003461
 800334c:	080034e3 	.word	0x080034e3
 8003350:	080034e3 	.word	0x080034e3
 8003354:	080034e3 	.word	0x080034e3
 8003358:	080034a1 	.word	0x080034a1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	68b9      	ldr	r1, [r7, #8]
 8003362:	4618      	mov	r0, r3
 8003364:	f000 f96a 	bl	800363c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	699a      	ldr	r2, [r3, #24]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f042 0208 	orr.w	r2, r2, #8
 8003376:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	699a      	ldr	r2, [r3, #24]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0204 	bic.w	r2, r2, #4
 8003386:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6999      	ldr	r1, [r3, #24]
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	691a      	ldr	r2, [r3, #16]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	430a      	orrs	r2, r1
 8003398:	619a      	str	r2, [r3, #24]
      break;
 800339a:	e0a3      	b.n	80034e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	68b9      	ldr	r1, [r7, #8]
 80033a2:	4618      	mov	r0, r3
 80033a4:	f000 f9e4 	bl	8003770 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	699a      	ldr	r2, [r3, #24]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	699a      	ldr	r2, [r3, #24]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	6999      	ldr	r1, [r3, #24]
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	021a      	lsls	r2, r3, #8
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	619a      	str	r2, [r3, #24]
      break;
 80033dc:	e082      	b.n	80034e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	68b9      	ldr	r1, [r7, #8]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f000 fa57 	bl	8003898 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	69da      	ldr	r2, [r3, #28]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f042 0208 	orr.w	r2, r2, #8
 80033f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	69da      	ldr	r2, [r3, #28]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f022 0204 	bic.w	r2, r2, #4
 8003408:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	69d9      	ldr	r1, [r3, #28]
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	691a      	ldr	r2, [r3, #16]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	430a      	orrs	r2, r1
 800341a:	61da      	str	r2, [r3, #28]
      break;
 800341c:	e062      	b.n	80034e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	68b9      	ldr	r1, [r7, #8]
 8003424:	4618      	mov	r0, r3
 8003426:	f000 fac9 	bl	80039bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	69da      	ldr	r2, [r3, #28]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003438:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	69da      	ldr	r2, [r3, #28]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003448:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	69d9      	ldr	r1, [r3, #28]
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	691b      	ldr	r3, [r3, #16]
 8003454:	021a      	lsls	r2, r3, #8
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	430a      	orrs	r2, r1
 800345c:	61da      	str	r2, [r3, #28]
      break;
 800345e:	e041      	b.n	80034e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68b9      	ldr	r1, [r7, #8]
 8003466:	4618      	mov	r0, r3
 8003468:	f000 fb18 	bl	8003a9c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f042 0208 	orr.w	r2, r2, #8
 800347a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 0204 	bic.w	r2, r2, #4
 800348a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	691a      	ldr	r2, [r3, #16]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	430a      	orrs	r2, r1
 800349c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800349e:	e021      	b.n	80034e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68b9      	ldr	r1, [r7, #8]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f000 fb62 	bl	8003b70 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034ba:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034ca:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	021a      	lsls	r2, r3, #8
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	430a      	orrs	r2, r1
 80034de:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80034e0:	e000      	b.n	80034e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 80034e2:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3710      	adds	r7, #16
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop

08003500 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003500:	b480      	push	{r7}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4a42      	ldr	r2, [pc, #264]	; (800361c <TIM_Base_SetConfig+0x11c>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d013      	beq.n	8003540 <TIM_Base_SetConfig+0x40>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800351e:	d00f      	beq.n	8003540 <TIM_Base_SetConfig+0x40>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	4a3f      	ldr	r2, [pc, #252]	; (8003620 <TIM_Base_SetConfig+0x120>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d00b      	beq.n	8003540 <TIM_Base_SetConfig+0x40>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4a3e      	ldr	r2, [pc, #248]	; (8003624 <TIM_Base_SetConfig+0x124>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d007      	beq.n	8003540 <TIM_Base_SetConfig+0x40>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	4a3d      	ldr	r2, [pc, #244]	; (8003628 <TIM_Base_SetConfig+0x128>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d003      	beq.n	8003540 <TIM_Base_SetConfig+0x40>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	4a3c      	ldr	r2, [pc, #240]	; (800362c <TIM_Base_SetConfig+0x12c>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d108      	bne.n	8003552 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003546:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	68fa      	ldr	r2, [r7, #12]
 800354e:	4313      	orrs	r3, r2
 8003550:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4a31      	ldr	r2, [pc, #196]	; (800361c <TIM_Base_SetConfig+0x11c>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d01f      	beq.n	800359a <TIM_Base_SetConfig+0x9a>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003560:	d01b      	beq.n	800359a <TIM_Base_SetConfig+0x9a>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a2e      	ldr	r2, [pc, #184]	; (8003620 <TIM_Base_SetConfig+0x120>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d017      	beq.n	800359a <TIM_Base_SetConfig+0x9a>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a2d      	ldr	r2, [pc, #180]	; (8003624 <TIM_Base_SetConfig+0x124>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d013      	beq.n	800359a <TIM_Base_SetConfig+0x9a>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a2c      	ldr	r2, [pc, #176]	; (8003628 <TIM_Base_SetConfig+0x128>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d00f      	beq.n	800359a <TIM_Base_SetConfig+0x9a>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a2c      	ldr	r2, [pc, #176]	; (8003630 <TIM_Base_SetConfig+0x130>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d00b      	beq.n	800359a <TIM_Base_SetConfig+0x9a>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a2b      	ldr	r2, [pc, #172]	; (8003634 <TIM_Base_SetConfig+0x134>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d007      	beq.n	800359a <TIM_Base_SetConfig+0x9a>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a2a      	ldr	r2, [pc, #168]	; (8003638 <TIM_Base_SetConfig+0x138>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d003      	beq.n	800359a <TIM_Base_SetConfig+0x9a>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a25      	ldr	r2, [pc, #148]	; (800362c <TIM_Base_SetConfig+0x12c>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d108      	bne.n	80035ac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	68fa      	ldr	r2, [r7, #12]
 80035be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	689a      	ldr	r2, [r3, #8]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4a12      	ldr	r2, [pc, #72]	; (800361c <TIM_Base_SetConfig+0x11c>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d013      	beq.n	8003600 <TIM_Base_SetConfig+0x100>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	4a13      	ldr	r2, [pc, #76]	; (8003628 <TIM_Base_SetConfig+0x128>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d00f      	beq.n	8003600 <TIM_Base_SetConfig+0x100>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4a13      	ldr	r2, [pc, #76]	; (8003630 <TIM_Base_SetConfig+0x130>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d00b      	beq.n	8003600 <TIM_Base_SetConfig+0x100>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a12      	ldr	r2, [pc, #72]	; (8003634 <TIM_Base_SetConfig+0x134>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d007      	beq.n	8003600 <TIM_Base_SetConfig+0x100>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	4a11      	ldr	r2, [pc, #68]	; (8003638 <TIM_Base_SetConfig+0x138>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d003      	beq.n	8003600 <TIM_Base_SetConfig+0x100>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4a0c      	ldr	r2, [pc, #48]	; (800362c <TIM_Base_SetConfig+0x12c>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d103      	bne.n	8003608 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	691a      	ldr	r2, [r3, #16]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	615a      	str	r2, [r3, #20]
}
 800360e:	bf00      	nop
 8003610:	3714      	adds	r7, #20
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	40012c00 	.word	0x40012c00
 8003620:	40000400 	.word	0x40000400
 8003624:	40000800 	.word	0x40000800
 8003628:	40013400 	.word	0x40013400
 800362c:	40015000 	.word	0x40015000
 8003630:	40014000 	.word	0x40014000
 8003634:	40014400 	.word	0x40014400
 8003638:	40014800 	.word	0x40014800

0800363c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800363c:	b480      	push	{r7}
 800363e:	b087      	sub	sp, #28
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a1b      	ldr	r3, [r3, #32]
 800364a:	f023 0201 	bic.w	r2, r3, #1
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a1b      	ldr	r3, [r3, #32]
 8003656:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	699b      	ldr	r3, [r3, #24]
 8003662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800366a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800366e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f023 0303 	bic.w	r3, r3, #3
 8003676:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68fa      	ldr	r2, [r7, #12]
 800367e:	4313      	orrs	r3, r2
 8003680:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	f023 0302 	bic.w	r3, r3, #2
 8003688:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	697a      	ldr	r2, [r7, #20]
 8003690:	4313      	orrs	r3, r2
 8003692:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a30      	ldr	r2, [pc, #192]	; (8003758 <TIM_OC1_SetConfig+0x11c>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d013      	beq.n	80036c4 <TIM_OC1_SetConfig+0x88>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a2f      	ldr	r2, [pc, #188]	; (800375c <TIM_OC1_SetConfig+0x120>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d00f      	beq.n	80036c4 <TIM_OC1_SetConfig+0x88>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a2e      	ldr	r2, [pc, #184]	; (8003760 <TIM_OC1_SetConfig+0x124>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d00b      	beq.n	80036c4 <TIM_OC1_SetConfig+0x88>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a2d      	ldr	r2, [pc, #180]	; (8003764 <TIM_OC1_SetConfig+0x128>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d007      	beq.n	80036c4 <TIM_OC1_SetConfig+0x88>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	4a2c      	ldr	r2, [pc, #176]	; (8003768 <TIM_OC1_SetConfig+0x12c>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d003      	beq.n	80036c4 <TIM_OC1_SetConfig+0x88>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	4a2b      	ldr	r2, [pc, #172]	; (800376c <TIM_OC1_SetConfig+0x130>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d10c      	bne.n	80036de <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	f023 0308 	bic.w	r3, r3, #8
 80036ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	697a      	ldr	r2, [r7, #20]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	f023 0304 	bic.w	r3, r3, #4
 80036dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a1d      	ldr	r2, [pc, #116]	; (8003758 <TIM_OC1_SetConfig+0x11c>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d013      	beq.n	800370e <TIM_OC1_SetConfig+0xd2>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a1c      	ldr	r2, [pc, #112]	; (800375c <TIM_OC1_SetConfig+0x120>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d00f      	beq.n	800370e <TIM_OC1_SetConfig+0xd2>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a1b      	ldr	r2, [pc, #108]	; (8003760 <TIM_OC1_SetConfig+0x124>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d00b      	beq.n	800370e <TIM_OC1_SetConfig+0xd2>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a1a      	ldr	r2, [pc, #104]	; (8003764 <TIM_OC1_SetConfig+0x128>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d007      	beq.n	800370e <TIM_OC1_SetConfig+0xd2>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a19      	ldr	r2, [pc, #100]	; (8003768 <TIM_OC1_SetConfig+0x12c>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d003      	beq.n	800370e <TIM_OC1_SetConfig+0xd2>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a18      	ldr	r2, [pc, #96]	; (800376c <TIM_OC1_SetConfig+0x130>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d111      	bne.n	8003732 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003714:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800371c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	693a      	ldr	r2, [r7, #16]
 8003724:	4313      	orrs	r3, r2
 8003726:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	699b      	ldr	r3, [r3, #24]
 800372c:	693a      	ldr	r2, [r7, #16]
 800372e:	4313      	orrs	r3, r2
 8003730:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	693a      	ldr	r2, [r7, #16]
 8003736:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	697a      	ldr	r2, [r7, #20]
 800374a:	621a      	str	r2, [r3, #32]
}
 800374c:	bf00      	nop
 800374e:	371c      	adds	r7, #28
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr
 8003758:	40012c00 	.word	0x40012c00
 800375c:	40013400 	.word	0x40013400
 8003760:	40014000 	.word	0x40014000
 8003764:	40014400 	.word	0x40014400
 8003768:	40014800 	.word	0x40014800
 800376c:	40015000 	.word	0x40015000

08003770 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003770:	b480      	push	{r7}
 8003772:	b087      	sub	sp, #28
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a1b      	ldr	r3, [r3, #32]
 800377e:	f023 0210 	bic.w	r2, r3, #16
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	699b      	ldr	r3, [r3, #24]
 8003796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800379e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	021b      	lsls	r3, r3, #8
 80037b2:	68fa      	ldr	r2, [r7, #12]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	f023 0320 	bic.w	r3, r3, #32
 80037be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	011b      	lsls	r3, r3, #4
 80037c6:	697a      	ldr	r2, [r7, #20]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	4a2c      	ldr	r2, [pc, #176]	; (8003880 <TIM_OC2_SetConfig+0x110>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d007      	beq.n	80037e4 <TIM_OC2_SetConfig+0x74>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	4a2b      	ldr	r2, [pc, #172]	; (8003884 <TIM_OC2_SetConfig+0x114>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d003      	beq.n	80037e4 <TIM_OC2_SetConfig+0x74>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	4a2a      	ldr	r2, [pc, #168]	; (8003888 <TIM_OC2_SetConfig+0x118>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d10d      	bne.n	8003800 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	011b      	lsls	r3, r3, #4
 80037f2:	697a      	ldr	r2, [r7, #20]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	4a1f      	ldr	r2, [pc, #124]	; (8003880 <TIM_OC2_SetConfig+0x110>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d013      	beq.n	8003830 <TIM_OC2_SetConfig+0xc0>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4a1e      	ldr	r2, [pc, #120]	; (8003884 <TIM_OC2_SetConfig+0x114>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d00f      	beq.n	8003830 <TIM_OC2_SetConfig+0xc0>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4a1e      	ldr	r2, [pc, #120]	; (800388c <TIM_OC2_SetConfig+0x11c>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d00b      	beq.n	8003830 <TIM_OC2_SetConfig+0xc0>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	4a1d      	ldr	r2, [pc, #116]	; (8003890 <TIM_OC2_SetConfig+0x120>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d007      	beq.n	8003830 <TIM_OC2_SetConfig+0xc0>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4a1c      	ldr	r2, [pc, #112]	; (8003894 <TIM_OC2_SetConfig+0x124>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d003      	beq.n	8003830 <TIM_OC2_SetConfig+0xc0>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4a17      	ldr	r2, [pc, #92]	; (8003888 <TIM_OC2_SetConfig+0x118>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d113      	bne.n	8003858 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003836:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800383e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	695b      	ldr	r3, [r3, #20]
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	4313      	orrs	r3, r2
 800384a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	009b      	lsls	r3, r3, #2
 8003852:	693a      	ldr	r2, [r7, #16]
 8003854:	4313      	orrs	r3, r2
 8003856:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	693a      	ldr	r2, [r7, #16]
 800385c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685a      	ldr	r2, [r3, #4]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	697a      	ldr	r2, [r7, #20]
 8003870:	621a      	str	r2, [r3, #32]
}
 8003872:	bf00      	nop
 8003874:	371c      	adds	r7, #28
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	40012c00 	.word	0x40012c00
 8003884:	40013400 	.word	0x40013400
 8003888:	40015000 	.word	0x40015000
 800388c:	40014000 	.word	0x40014000
 8003890:	40014400 	.word	0x40014400
 8003894:	40014800 	.word	0x40014800

08003898 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003898:	b480      	push	{r7}
 800389a:	b087      	sub	sp, #28
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6a1b      	ldr	r3, [r3, #32]
 80038b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	69db      	ldr	r3, [r3, #28]
 80038be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f023 0303 	bic.w	r3, r3, #3
 80038d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	68fa      	ldr	r2, [r7, #12]
 80038da:	4313      	orrs	r3, r2
 80038dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80038e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	021b      	lsls	r3, r3, #8
 80038ec:	697a      	ldr	r2, [r7, #20]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a2b      	ldr	r2, [pc, #172]	; (80039a4 <TIM_OC3_SetConfig+0x10c>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d007      	beq.n	800390a <TIM_OC3_SetConfig+0x72>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a2a      	ldr	r2, [pc, #168]	; (80039a8 <TIM_OC3_SetConfig+0x110>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d003      	beq.n	800390a <TIM_OC3_SetConfig+0x72>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a29      	ldr	r2, [pc, #164]	; (80039ac <TIM_OC3_SetConfig+0x114>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d10d      	bne.n	8003926 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003910:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	68db      	ldr	r3, [r3, #12]
 8003916:	021b      	lsls	r3, r3, #8
 8003918:	697a      	ldr	r2, [r7, #20]
 800391a:	4313      	orrs	r3, r2
 800391c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003924:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a1e      	ldr	r2, [pc, #120]	; (80039a4 <TIM_OC3_SetConfig+0x10c>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d013      	beq.n	8003956 <TIM_OC3_SetConfig+0xbe>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a1d      	ldr	r2, [pc, #116]	; (80039a8 <TIM_OC3_SetConfig+0x110>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d00f      	beq.n	8003956 <TIM_OC3_SetConfig+0xbe>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a1d      	ldr	r2, [pc, #116]	; (80039b0 <TIM_OC3_SetConfig+0x118>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d00b      	beq.n	8003956 <TIM_OC3_SetConfig+0xbe>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a1c      	ldr	r2, [pc, #112]	; (80039b4 <TIM_OC3_SetConfig+0x11c>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d007      	beq.n	8003956 <TIM_OC3_SetConfig+0xbe>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a1b      	ldr	r2, [pc, #108]	; (80039b8 <TIM_OC3_SetConfig+0x120>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d003      	beq.n	8003956 <TIM_OC3_SetConfig+0xbe>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a16      	ldr	r2, [pc, #88]	; (80039ac <TIM_OC3_SetConfig+0x114>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d113      	bne.n	800397e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800395c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003964:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	695b      	ldr	r3, [r3, #20]
 800396a:	011b      	lsls	r3, r3, #4
 800396c:	693a      	ldr	r2, [r7, #16]
 800396e:	4313      	orrs	r3, r2
 8003970:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	011b      	lsls	r3, r3, #4
 8003978:	693a      	ldr	r2, [r7, #16]
 800397a:	4313      	orrs	r3, r2
 800397c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	693a      	ldr	r2, [r7, #16]
 8003982:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	68fa      	ldr	r2, [r7, #12]
 8003988:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	685a      	ldr	r2, [r3, #4]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	697a      	ldr	r2, [r7, #20]
 8003996:	621a      	str	r2, [r3, #32]
}
 8003998:	bf00      	nop
 800399a:	371c      	adds	r7, #28
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr
 80039a4:	40012c00 	.word	0x40012c00
 80039a8:	40013400 	.word	0x40013400
 80039ac:	40015000 	.word	0x40015000
 80039b0:	40014000 	.word	0x40014000
 80039b4:	40014400 	.word	0x40014400
 80039b8:	40014800 	.word	0x40014800

080039bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039bc:	b480      	push	{r7}
 80039be:	b087      	sub	sp, #28
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a1b      	ldr	r3, [r3, #32]
 80039d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	69db      	ldr	r3, [r3, #28]
 80039e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80039ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80039ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	021b      	lsls	r3, r3, #8
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	031b      	lsls	r3, r3, #12
 8003a12:	693a      	ldr	r2, [r7, #16]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a1a      	ldr	r2, [pc, #104]	; (8003a84 <TIM_OC4_SetConfig+0xc8>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d013      	beq.n	8003a48 <TIM_OC4_SetConfig+0x8c>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	4a19      	ldr	r2, [pc, #100]	; (8003a88 <TIM_OC4_SetConfig+0xcc>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d00f      	beq.n	8003a48 <TIM_OC4_SetConfig+0x8c>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a18      	ldr	r2, [pc, #96]	; (8003a8c <TIM_OC4_SetConfig+0xd0>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d00b      	beq.n	8003a48 <TIM_OC4_SetConfig+0x8c>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	4a17      	ldr	r2, [pc, #92]	; (8003a90 <TIM_OC4_SetConfig+0xd4>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d007      	beq.n	8003a48 <TIM_OC4_SetConfig+0x8c>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4a16      	ldr	r2, [pc, #88]	; (8003a94 <TIM_OC4_SetConfig+0xd8>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d003      	beq.n	8003a48 <TIM_OC4_SetConfig+0x8c>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4a15      	ldr	r2, [pc, #84]	; (8003a98 <TIM_OC4_SetConfig+0xdc>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d109      	bne.n	8003a5c <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	695b      	ldr	r3, [r3, #20]
 8003a54:	019b      	lsls	r3, r3, #6
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	685a      	ldr	r2, [r3, #4]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	621a      	str	r2, [r3, #32]
}
 8003a76:	bf00      	nop
 8003a78:	371c      	adds	r7, #28
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	40012c00 	.word	0x40012c00
 8003a88:	40013400 	.word	0x40013400
 8003a8c:	40014000 	.word	0x40014000
 8003a90:	40014400 	.word	0x40014400
 8003a94:	40014800 	.word	0x40014800
 8003a98:	40015000 	.word	0x40015000

08003a9c <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b087      	sub	sp, #28
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a1b      	ldr	r3, [r3, #32]
 8003ab6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003aca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ace:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	68fa      	ldr	r2, [r7, #12]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003ae0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	041b      	lsls	r3, r3, #16
 8003ae8:	693a      	ldr	r2, [r7, #16]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a19      	ldr	r2, [pc, #100]	; (8003b58 <TIM_OC5_SetConfig+0xbc>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d013      	beq.n	8003b1e <TIM_OC5_SetConfig+0x82>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a18      	ldr	r2, [pc, #96]	; (8003b5c <TIM_OC5_SetConfig+0xc0>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d00f      	beq.n	8003b1e <TIM_OC5_SetConfig+0x82>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a17      	ldr	r2, [pc, #92]	; (8003b60 <TIM_OC5_SetConfig+0xc4>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d00b      	beq.n	8003b1e <TIM_OC5_SetConfig+0x82>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a16      	ldr	r2, [pc, #88]	; (8003b64 <TIM_OC5_SetConfig+0xc8>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d007      	beq.n	8003b1e <TIM_OC5_SetConfig+0x82>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a15      	ldr	r2, [pc, #84]	; (8003b68 <TIM_OC5_SetConfig+0xcc>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d003      	beq.n	8003b1e <TIM_OC5_SetConfig+0x82>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a14      	ldr	r2, [pc, #80]	; (8003b6c <TIM_OC5_SetConfig+0xd0>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d109      	bne.n	8003b32 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b24:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	021b      	lsls	r3, r3, #8
 8003b2c:	697a      	ldr	r2, [r7, #20]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	697a      	ldr	r2, [r7, #20]
 8003b36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	685a      	ldr	r2, [r3, #4]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	621a      	str	r2, [r3, #32]
}
 8003b4c:	bf00      	nop
 8003b4e:	371c      	adds	r7, #28
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr
 8003b58:	40012c00 	.word	0x40012c00
 8003b5c:	40013400 	.word	0x40013400
 8003b60:	40014000 	.word	0x40014000
 8003b64:	40014400 	.word	0x40014400
 8003b68:	40014800 	.word	0x40014800
 8003b6c:	40015000 	.word	0x40015000

08003b70 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b087      	sub	sp, #28
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a1b      	ldr	r3, [r3, #32]
 8003b7e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a1b      	ldr	r3, [r3, #32]
 8003b8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ba2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	021b      	lsls	r3, r3, #8
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003bb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	051b      	lsls	r3, r3, #20
 8003bbe:	693a      	ldr	r2, [r7, #16]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a1a      	ldr	r2, [pc, #104]	; (8003c30 <TIM_OC6_SetConfig+0xc0>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d013      	beq.n	8003bf4 <TIM_OC6_SetConfig+0x84>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a19      	ldr	r2, [pc, #100]	; (8003c34 <TIM_OC6_SetConfig+0xc4>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d00f      	beq.n	8003bf4 <TIM_OC6_SetConfig+0x84>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	4a18      	ldr	r2, [pc, #96]	; (8003c38 <TIM_OC6_SetConfig+0xc8>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d00b      	beq.n	8003bf4 <TIM_OC6_SetConfig+0x84>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	4a17      	ldr	r2, [pc, #92]	; (8003c3c <TIM_OC6_SetConfig+0xcc>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d007      	beq.n	8003bf4 <TIM_OC6_SetConfig+0x84>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	4a16      	ldr	r2, [pc, #88]	; (8003c40 <TIM_OC6_SetConfig+0xd0>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d003      	beq.n	8003bf4 <TIM_OC6_SetConfig+0x84>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	4a15      	ldr	r2, [pc, #84]	; (8003c44 <TIM_OC6_SetConfig+0xd4>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d109      	bne.n	8003c08 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bfa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	695b      	ldr	r3, [r3, #20]
 8003c00:	029b      	lsls	r3, r3, #10
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	697a      	ldr	r2, [r7, #20]
 8003c0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	68fa      	ldr	r2, [r7, #12]
 8003c12:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	685a      	ldr	r2, [r3, #4]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	621a      	str	r2, [r3, #32]
}
 8003c22:	bf00      	nop
 8003c24:	371c      	adds	r7, #28
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	40012c00 	.word	0x40012c00
 8003c34:	40013400 	.word	0x40013400
 8003c38:	40014000 	.word	0x40014000
 8003c3c:	40014400 	.word	0x40014400
 8003c40:	40014800 	.word	0x40014800
 8003c44:	40015000 	.word	0x40015000

08003c48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b087      	sub	sp, #28
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	f003 031f 	and.w	r3, r3, #31
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6a1a      	ldr	r2, [r3, #32]
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	43db      	mvns	r3, r3
 8003c6a:	401a      	ands	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6a1a      	ldr	r2, [r3, #32]
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	f003 031f 	and.w	r3, r3, #31
 8003c7a:	6879      	ldr	r1, [r7, #4]
 8003c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c80:	431a      	orrs	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	621a      	str	r2, [r3, #32]
}
 8003c86:	bf00      	nop
 8003c88:	371c      	adds	r7, #28
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
	...

08003c94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b085      	sub	sp, #20
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d101      	bne.n	8003cac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ca8:	2302      	movs	r3, #2
 8003caa:	e06d      	b.n	8003d88 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a30      	ldr	r2, [pc, #192]	; (8003d94 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d009      	beq.n	8003cea <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a2f      	ldr	r2, [pc, #188]	; (8003d98 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d004      	beq.n	8003cea <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a2d      	ldr	r2, [pc, #180]	; (8003d9c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d108      	bne.n	8003cfc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003cf0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	68fa      	ldr	r2, [r7, #12]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68fa      	ldr	r2, [r7, #12]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68fa      	ldr	r2, [r7, #12]
 8003d14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a1e      	ldr	r2, [pc, #120]	; (8003d94 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d01d      	beq.n	8003d5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d28:	d018      	beq.n	8003d5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a1c      	ldr	r2, [pc, #112]	; (8003da0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d013      	beq.n	8003d5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a1a      	ldr	r2, [pc, #104]	; (8003da4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d00e      	beq.n	8003d5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a15      	ldr	r2, [pc, #84]	; (8003d98 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d009      	beq.n	8003d5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a16      	ldr	r2, [pc, #88]	; (8003da8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d004      	beq.n	8003d5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a11      	ldr	r2, [pc, #68]	; (8003d9c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d10c      	bne.n	8003d76 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d62:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	68ba      	ldr	r2, [r7, #8]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	68ba      	ldr	r2, [r7, #8]
 8003d74:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3714      	adds	r7, #20
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr
 8003d94:	40012c00 	.word	0x40012c00
 8003d98:	40013400 	.word	0x40013400
 8003d9c:	40015000 	.word	0x40015000
 8003da0:	40000400 	.word	0x40000400
 8003da4:	40000800 	.word	0x40000800
 8003da8:	40014000 	.word	0x40014000

08003dac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d101      	bne.n	8003dbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e040      	b.n	8003e40 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d106      	bne.n	8003dd4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7fc fdde 	bl	8000990 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2224      	movs	r2, #36	; 0x24
 8003dd8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f022 0201 	bic.w	r2, r2, #1
 8003de8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 f82c 	bl	8003e48 <UART_SetConfig>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d101      	bne.n	8003dfa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e022      	b.n	8003e40 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d002      	beq.n	8003e08 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 fa3a 	bl	800427c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	689a      	ldr	r2, [r3, #8]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f042 0201 	orr.w	r2, r2, #1
 8003e36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	f000 fac1 	bl	80043c0 <UART_CheckIdleState>
 8003e3e:	4603      	mov	r3, r0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3708      	adds	r7, #8
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b088      	sub	sp, #32
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003e50:	2300      	movs	r3, #0
 8003e52:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e54:	2300      	movs	r3, #0
 8003e56:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	689a      	ldr	r2, [r3, #8]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	431a      	orrs	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	431a      	orrs	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	69db      	ldr	r3, [r3, #28]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	4bac      	ldr	r3, [pc, #688]	; (8004128 <UART_SetConfig+0x2e0>)
 8003e78:	4013      	ands	r3, r2
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	6812      	ldr	r2, [r2, #0]
 8003e7e:	6939      	ldr	r1, [r7, #16]
 8003e80:	430b      	orrs	r3, r1
 8003e82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	68da      	ldr	r2, [r3, #12]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	430a      	orrs	r2, r1
 8003e98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	699b      	ldr	r3, [r3, #24]
 8003e9e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a1b      	ldr	r3, [r3, #32]
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	693a      	ldr	r2, [r7, #16]
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a9a      	ldr	r2, [pc, #616]	; (800412c <UART_SetConfig+0x2e4>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d121      	bne.n	8003f0c <UART_SetConfig+0xc4>
 8003ec8:	4b99      	ldr	r3, [pc, #612]	; (8004130 <UART_SetConfig+0x2e8>)
 8003eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ecc:	f003 0303 	and.w	r3, r3, #3
 8003ed0:	2b03      	cmp	r3, #3
 8003ed2:	d817      	bhi.n	8003f04 <UART_SetConfig+0xbc>
 8003ed4:	a201      	add	r2, pc, #4	; (adr r2, 8003edc <UART_SetConfig+0x94>)
 8003ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eda:	bf00      	nop
 8003edc:	08003eed 	.word	0x08003eed
 8003ee0:	08003ef9 	.word	0x08003ef9
 8003ee4:	08003eff 	.word	0x08003eff
 8003ee8:	08003ef3 	.word	0x08003ef3
 8003eec:	2301      	movs	r3, #1
 8003eee:	77fb      	strb	r3, [r7, #31]
 8003ef0:	e0b2      	b.n	8004058 <UART_SetConfig+0x210>
 8003ef2:	2302      	movs	r3, #2
 8003ef4:	77fb      	strb	r3, [r7, #31]
 8003ef6:	e0af      	b.n	8004058 <UART_SetConfig+0x210>
 8003ef8:	2304      	movs	r3, #4
 8003efa:	77fb      	strb	r3, [r7, #31]
 8003efc:	e0ac      	b.n	8004058 <UART_SetConfig+0x210>
 8003efe:	2308      	movs	r3, #8
 8003f00:	77fb      	strb	r3, [r7, #31]
 8003f02:	e0a9      	b.n	8004058 <UART_SetConfig+0x210>
 8003f04:	2310      	movs	r3, #16
 8003f06:	77fb      	strb	r3, [r7, #31]
 8003f08:	bf00      	nop
 8003f0a:	e0a5      	b.n	8004058 <UART_SetConfig+0x210>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a88      	ldr	r2, [pc, #544]	; (8004134 <UART_SetConfig+0x2ec>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d123      	bne.n	8003f5e <UART_SetConfig+0x116>
 8003f16:	4b86      	ldr	r3, [pc, #536]	; (8004130 <UART_SetConfig+0x2e8>)
 8003f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f22:	d012      	beq.n	8003f4a <UART_SetConfig+0x102>
 8003f24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f28:	d802      	bhi.n	8003f30 <UART_SetConfig+0xe8>
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d007      	beq.n	8003f3e <UART_SetConfig+0xf6>
 8003f2e:	e012      	b.n	8003f56 <UART_SetConfig+0x10e>
 8003f30:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003f34:	d00c      	beq.n	8003f50 <UART_SetConfig+0x108>
 8003f36:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003f3a:	d003      	beq.n	8003f44 <UART_SetConfig+0xfc>
 8003f3c:	e00b      	b.n	8003f56 <UART_SetConfig+0x10e>
 8003f3e:	2300      	movs	r3, #0
 8003f40:	77fb      	strb	r3, [r7, #31]
 8003f42:	e089      	b.n	8004058 <UART_SetConfig+0x210>
 8003f44:	2302      	movs	r3, #2
 8003f46:	77fb      	strb	r3, [r7, #31]
 8003f48:	e086      	b.n	8004058 <UART_SetConfig+0x210>
 8003f4a:	2304      	movs	r3, #4
 8003f4c:	77fb      	strb	r3, [r7, #31]
 8003f4e:	e083      	b.n	8004058 <UART_SetConfig+0x210>
 8003f50:	2308      	movs	r3, #8
 8003f52:	77fb      	strb	r3, [r7, #31]
 8003f54:	e080      	b.n	8004058 <UART_SetConfig+0x210>
 8003f56:	2310      	movs	r3, #16
 8003f58:	77fb      	strb	r3, [r7, #31]
 8003f5a:	bf00      	nop
 8003f5c:	e07c      	b.n	8004058 <UART_SetConfig+0x210>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a75      	ldr	r2, [pc, #468]	; (8004138 <UART_SetConfig+0x2f0>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d123      	bne.n	8003fb0 <UART_SetConfig+0x168>
 8003f68:	4b71      	ldr	r3, [pc, #452]	; (8004130 <UART_SetConfig+0x2e8>)
 8003f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f6c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003f70:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003f74:	d012      	beq.n	8003f9c <UART_SetConfig+0x154>
 8003f76:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003f7a:	d802      	bhi.n	8003f82 <UART_SetConfig+0x13a>
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d007      	beq.n	8003f90 <UART_SetConfig+0x148>
 8003f80:	e012      	b.n	8003fa8 <UART_SetConfig+0x160>
 8003f82:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003f86:	d00c      	beq.n	8003fa2 <UART_SetConfig+0x15a>
 8003f88:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003f8c:	d003      	beq.n	8003f96 <UART_SetConfig+0x14e>
 8003f8e:	e00b      	b.n	8003fa8 <UART_SetConfig+0x160>
 8003f90:	2300      	movs	r3, #0
 8003f92:	77fb      	strb	r3, [r7, #31]
 8003f94:	e060      	b.n	8004058 <UART_SetConfig+0x210>
 8003f96:	2302      	movs	r3, #2
 8003f98:	77fb      	strb	r3, [r7, #31]
 8003f9a:	e05d      	b.n	8004058 <UART_SetConfig+0x210>
 8003f9c:	2304      	movs	r3, #4
 8003f9e:	77fb      	strb	r3, [r7, #31]
 8003fa0:	e05a      	b.n	8004058 <UART_SetConfig+0x210>
 8003fa2:	2308      	movs	r3, #8
 8003fa4:	77fb      	strb	r3, [r7, #31]
 8003fa6:	e057      	b.n	8004058 <UART_SetConfig+0x210>
 8003fa8:	2310      	movs	r3, #16
 8003faa:	77fb      	strb	r3, [r7, #31]
 8003fac:	bf00      	nop
 8003fae:	e053      	b.n	8004058 <UART_SetConfig+0x210>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a61      	ldr	r2, [pc, #388]	; (800413c <UART_SetConfig+0x2f4>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d123      	bne.n	8004002 <UART_SetConfig+0x1ba>
 8003fba:	4b5d      	ldr	r3, [pc, #372]	; (8004130 <UART_SetConfig+0x2e8>)
 8003fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fbe:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003fc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fc6:	d012      	beq.n	8003fee <UART_SetConfig+0x1a6>
 8003fc8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fcc:	d802      	bhi.n	8003fd4 <UART_SetConfig+0x18c>
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d007      	beq.n	8003fe2 <UART_SetConfig+0x19a>
 8003fd2:	e012      	b.n	8003ffa <UART_SetConfig+0x1b2>
 8003fd4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003fd8:	d00c      	beq.n	8003ff4 <UART_SetConfig+0x1ac>
 8003fda:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003fde:	d003      	beq.n	8003fe8 <UART_SetConfig+0x1a0>
 8003fe0:	e00b      	b.n	8003ffa <UART_SetConfig+0x1b2>
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	77fb      	strb	r3, [r7, #31]
 8003fe6:	e037      	b.n	8004058 <UART_SetConfig+0x210>
 8003fe8:	2302      	movs	r3, #2
 8003fea:	77fb      	strb	r3, [r7, #31]
 8003fec:	e034      	b.n	8004058 <UART_SetConfig+0x210>
 8003fee:	2304      	movs	r3, #4
 8003ff0:	77fb      	strb	r3, [r7, #31]
 8003ff2:	e031      	b.n	8004058 <UART_SetConfig+0x210>
 8003ff4:	2308      	movs	r3, #8
 8003ff6:	77fb      	strb	r3, [r7, #31]
 8003ff8:	e02e      	b.n	8004058 <UART_SetConfig+0x210>
 8003ffa:	2310      	movs	r3, #16
 8003ffc:	77fb      	strb	r3, [r7, #31]
 8003ffe:	bf00      	nop
 8004000:	e02a      	b.n	8004058 <UART_SetConfig+0x210>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a4e      	ldr	r2, [pc, #312]	; (8004140 <UART_SetConfig+0x2f8>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d123      	bne.n	8004054 <UART_SetConfig+0x20c>
 800400c:	4b48      	ldr	r3, [pc, #288]	; (8004130 <UART_SetConfig+0x2e8>)
 800400e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004010:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004014:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004018:	d012      	beq.n	8004040 <UART_SetConfig+0x1f8>
 800401a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800401e:	d802      	bhi.n	8004026 <UART_SetConfig+0x1de>
 8004020:	2b00      	cmp	r3, #0
 8004022:	d007      	beq.n	8004034 <UART_SetConfig+0x1ec>
 8004024:	e012      	b.n	800404c <UART_SetConfig+0x204>
 8004026:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800402a:	d00c      	beq.n	8004046 <UART_SetConfig+0x1fe>
 800402c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004030:	d003      	beq.n	800403a <UART_SetConfig+0x1f2>
 8004032:	e00b      	b.n	800404c <UART_SetConfig+0x204>
 8004034:	2300      	movs	r3, #0
 8004036:	77fb      	strb	r3, [r7, #31]
 8004038:	e00e      	b.n	8004058 <UART_SetConfig+0x210>
 800403a:	2302      	movs	r3, #2
 800403c:	77fb      	strb	r3, [r7, #31]
 800403e:	e00b      	b.n	8004058 <UART_SetConfig+0x210>
 8004040:	2304      	movs	r3, #4
 8004042:	77fb      	strb	r3, [r7, #31]
 8004044:	e008      	b.n	8004058 <UART_SetConfig+0x210>
 8004046:	2308      	movs	r3, #8
 8004048:	77fb      	strb	r3, [r7, #31]
 800404a:	e005      	b.n	8004058 <UART_SetConfig+0x210>
 800404c:	2310      	movs	r3, #16
 800404e:	77fb      	strb	r3, [r7, #31]
 8004050:	bf00      	nop
 8004052:	e001      	b.n	8004058 <UART_SetConfig+0x210>
 8004054:	2310      	movs	r3, #16
 8004056:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	69db      	ldr	r3, [r3, #28]
 800405c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004060:	f040 8090 	bne.w	8004184 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 8004064:	7ffb      	ldrb	r3, [r7, #31]
 8004066:	2b08      	cmp	r3, #8
 8004068:	d86c      	bhi.n	8004144 <UART_SetConfig+0x2fc>
 800406a:	a201      	add	r2, pc, #4	; (adr r2, 8004070 <UART_SetConfig+0x228>)
 800406c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004070:	08004095 	.word	0x08004095
 8004074:	080040b5 	.word	0x080040b5
 8004078:	080040d5 	.word	0x080040d5
 800407c:	08004145 	.word	0x08004145
 8004080:	080040f1 	.word	0x080040f1
 8004084:	08004145 	.word	0x08004145
 8004088:	08004145 	.word	0x08004145
 800408c:	08004145 	.word	0x08004145
 8004090:	08004111 	.word	0x08004111
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004094:	f7fe fe2e 	bl	8002cf4 <HAL_RCC_GetPCLK1Freq>
 8004098:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	005a      	lsls	r2, r3, #1
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	085b      	lsrs	r3, r3, #1
 80040a4:	441a      	add	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	61bb      	str	r3, [r7, #24]
        break;
 80040b2:	e04a      	b.n	800414a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040b4:	f7fe fe40 	bl	8002d38 <HAL_RCC_GetPCLK2Freq>
 80040b8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	005a      	lsls	r2, r3, #1
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	085b      	lsrs	r3, r3, #1
 80040c4:	441a      	add	r2, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	61bb      	str	r3, [r7, #24]
        break;
 80040d2:	e03a      	b.n	800414a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	085b      	lsrs	r3, r3, #1
 80040da:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80040de:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	6852      	ldr	r2, [r2, #4]
 80040e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	61bb      	str	r3, [r7, #24]
        break;
 80040ee:	e02c      	b.n	800414a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040f0:	f7fe fd8a 	bl	8002c08 <HAL_RCC_GetSysClockFreq>
 80040f4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	005a      	lsls	r2, r3, #1
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	085b      	lsrs	r3, r3, #1
 8004100:	441a      	add	r2, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	fbb2 f3f3 	udiv	r3, r2, r3
 800410a:	b29b      	uxth	r3, r3
 800410c:	61bb      	str	r3, [r7, #24]
        break;
 800410e:	e01c      	b.n	800414a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	085b      	lsrs	r3, r3, #1
 8004116:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004122:	b29b      	uxth	r3, r3
 8004124:	61bb      	str	r3, [r7, #24]
        break;
 8004126:	e010      	b.n	800414a <UART_SetConfig+0x302>
 8004128:	efff69f3 	.word	0xefff69f3
 800412c:	40013800 	.word	0x40013800
 8004130:	40021000 	.word	0x40021000
 8004134:	40004400 	.word	0x40004400
 8004138:	40004800 	.word	0x40004800
 800413c:	40004c00 	.word	0x40004c00
 8004140:	40005000 	.word	0x40005000
      default:
        ret = HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	75fb      	strb	r3, [r7, #23]
        break;
 8004148:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	2b0f      	cmp	r3, #15
 800414e:	d916      	bls.n	800417e <UART_SetConfig+0x336>
 8004150:	69bb      	ldr	r3, [r7, #24]
 8004152:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004156:	d212      	bcs.n	800417e <UART_SetConfig+0x336>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004158:	69bb      	ldr	r3, [r7, #24]
 800415a:	b29b      	uxth	r3, r3
 800415c:	f023 030f 	bic.w	r3, r3, #15
 8004160:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	085b      	lsrs	r3, r3, #1
 8004166:	b29b      	uxth	r3, r3
 8004168:	f003 0307 	and.w	r3, r3, #7
 800416c:	b29a      	uxth	r2, r3
 800416e:	897b      	ldrh	r3, [r7, #10]
 8004170:	4313      	orrs	r3, r2
 8004172:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	897a      	ldrh	r2, [r7, #10]
 800417a:	60da      	str	r2, [r3, #12]
 800417c:	e072      	b.n	8004264 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	75fb      	strb	r3, [r7, #23]
 8004182:	e06f      	b.n	8004264 <UART_SetConfig+0x41c>
    }
  }
  else
  {
    switch (clocksource)
 8004184:	7ffb      	ldrb	r3, [r7, #31]
 8004186:	2b08      	cmp	r3, #8
 8004188:	d85b      	bhi.n	8004242 <UART_SetConfig+0x3fa>
 800418a:	a201      	add	r2, pc, #4	; (adr r2, 8004190 <UART_SetConfig+0x348>)
 800418c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004190:	080041b5 	.word	0x080041b5
 8004194:	080041d3 	.word	0x080041d3
 8004198:	080041f1 	.word	0x080041f1
 800419c:	08004243 	.word	0x08004243
 80041a0:	0800420d 	.word	0x0800420d
 80041a4:	08004243 	.word	0x08004243
 80041a8:	08004243 	.word	0x08004243
 80041ac:	08004243 	.word	0x08004243
 80041b0:	0800422b 	.word	0x0800422b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041b4:	f7fe fd9e 	bl	8002cf4 <HAL_RCC_GetPCLK1Freq>
 80041b8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	085a      	lsrs	r2, r3, #1
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	441a      	add	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	61bb      	str	r3, [r7, #24]
        break;
 80041d0:	e03a      	b.n	8004248 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041d2:	f7fe fdb1 	bl	8002d38 <HAL_RCC_GetPCLK2Freq>
 80041d6:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	085a      	lsrs	r2, r3, #1
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	441a      	add	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	61bb      	str	r3, [r7, #24]
        break;
 80041ee:	e02b      	b.n	8004248 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	085b      	lsrs	r3, r3, #1
 80041f6:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80041fa:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	6852      	ldr	r2, [r2, #4]
 8004202:	fbb3 f3f2 	udiv	r3, r3, r2
 8004206:	b29b      	uxth	r3, r3
 8004208:	61bb      	str	r3, [r7, #24]
        break;
 800420a:	e01d      	b.n	8004248 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800420c:	f7fe fcfc 	bl	8002c08 <HAL_RCC_GetSysClockFreq>
 8004210:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	085a      	lsrs	r2, r3, #1
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	441a      	add	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	fbb2 f3f3 	udiv	r3, r2, r3
 8004224:	b29b      	uxth	r3, r3
 8004226:	61bb      	str	r3, [r7, #24]
        break;
 8004228:	e00e      	b.n	8004248 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	085b      	lsrs	r3, r3, #1
 8004230:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	fbb2 f3f3 	udiv	r3, r2, r3
 800423c:	b29b      	uxth	r3, r3
 800423e:	61bb      	str	r3, [r7, #24]
        break;
 8004240:	e002      	b.n	8004248 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	75fb      	strb	r3, [r7, #23]
        break;
 8004246:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	2b0f      	cmp	r3, #15
 800424c:	d908      	bls.n	8004260 <UART_SetConfig+0x418>
 800424e:	69bb      	ldr	r3, [r7, #24]
 8004250:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004254:	d204      	bcs.n	8004260 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	60da      	str	r2, [r3, #12]
 800425e:	e001      	b.n	8004264 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004270:	7dfb      	ldrb	r3, [r7, #23]
}
 8004272:	4618      	mov	r0, r3
 8004274:	3720      	adds	r7, #32
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop

0800427c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004288:	f003 0301 	and.w	r3, r3, #1
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00a      	beq.n	80042a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	430a      	orrs	r2, r1
 80042a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d00a      	beq.n	80042c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	430a      	orrs	r2, r1
 80042c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042cc:	f003 0304 	and.w	r3, r3, #4
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00a      	beq.n	80042ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	430a      	orrs	r2, r1
 80042e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ee:	f003 0308 	and.w	r3, r3, #8
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d00a      	beq.n	800430c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	430a      	orrs	r2, r1
 800430a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004310:	f003 0310 	and.w	r3, r3, #16
 8004314:	2b00      	cmp	r3, #0
 8004316:	d00a      	beq.n	800432e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	430a      	orrs	r2, r1
 800432c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004332:	f003 0320 	and.w	r3, r3, #32
 8004336:	2b00      	cmp	r3, #0
 8004338:	d00a      	beq.n	8004350 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	430a      	orrs	r2, r1
 800434e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004354:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004358:	2b00      	cmp	r3, #0
 800435a:	d01a      	beq.n	8004392 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	430a      	orrs	r2, r1
 8004370:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004376:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800437a:	d10a      	bne.n	8004392 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	430a      	orrs	r2, r1
 8004390:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004396:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800439a:	2b00      	cmp	r3, #0
 800439c:	d00a      	beq.n	80043b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	430a      	orrs	r2, r1
 80043b2:	605a      	str	r2, [r3, #4]
  }
}
 80043b4:	bf00      	nop
 80043b6:	370c      	adds	r7, #12
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b086      	sub	sp, #24
 80043c4:	af02      	add	r7, sp, #8
 80043c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80043ce:	f7fc fba5 	bl	8000b1c <HAL_GetTick>
 80043d2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0308 	and.w	r3, r3, #8
 80043de:	2b08      	cmp	r3, #8
 80043e0:	d10e      	bne.n	8004400 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043e2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043e6:	9300      	str	r3, [sp, #0]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 f82a 	bl	800444a <UART_WaitOnFlagUntilTimeout>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d001      	beq.n	8004400 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	e020      	b.n	8004442 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0304 	and.w	r3, r3, #4
 800440a:	2b04      	cmp	r3, #4
 800440c:	d10e      	bne.n	800442c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800440e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004412:	9300      	str	r3, [sp, #0]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2200      	movs	r2, #0
 8004418:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f000 f814 	bl	800444a <UART_WaitOnFlagUntilTimeout>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d001      	beq.n	800442c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e00a      	b.n	8004442 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2220      	movs	r2, #32
 8004430:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2220      	movs	r2, #32
 8004436:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004440:	2300      	movs	r3, #0
}
 8004442:	4618      	mov	r0, r3
 8004444:	3710      	adds	r7, #16
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}

0800444a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b084      	sub	sp, #16
 800444e:	af00      	add	r7, sp, #0
 8004450:	60f8      	str	r0, [r7, #12]
 8004452:	60b9      	str	r1, [r7, #8]
 8004454:	603b      	str	r3, [r7, #0]
 8004456:	4613      	mov	r3, r2
 8004458:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800445a:	e05d      	b.n	8004518 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004462:	d059      	beq.n	8004518 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004464:	f7fc fb5a 	bl	8000b1c <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	69ba      	ldr	r2, [r7, #24]
 8004470:	429a      	cmp	r2, r3
 8004472:	d302      	bcc.n	800447a <UART_WaitOnFlagUntilTimeout+0x30>
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d11b      	bne.n	80044b2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004488:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	689a      	ldr	r2, [r3, #8]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f022 0201 	bic.w	r2, r2, #1
 8004498:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2220      	movs	r2, #32
 800449e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2220      	movs	r2, #32
 80044a4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e042      	b.n	8004538 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0304 	and.w	r3, r3, #4
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d02b      	beq.n	8004518 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	69db      	ldr	r3, [r3, #28]
 80044c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80044ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044ce:	d123      	bne.n	8004518 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80044d8:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80044e8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	689a      	ldr	r2, [r3, #8]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f022 0201 	bic.w	r2, r2, #1
 80044f8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2220      	movs	r2, #32
 80044fe:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2220      	movs	r2, #32
 8004504:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2220      	movs	r2, #32
 800450a:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	e00f      	b.n	8004538 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	69da      	ldr	r2, [r3, #28]
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	4013      	ands	r3, r2
 8004522:	68ba      	ldr	r2, [r7, #8]
 8004524:	429a      	cmp	r2, r3
 8004526:	bf0c      	ite	eq
 8004528:	2301      	moveq	r3, #1
 800452a:	2300      	movne	r3, #0
 800452c:	b2db      	uxtb	r3, r3
 800452e:	461a      	mov	r2, r3
 8004530:	79fb      	ldrb	r3, [r7, #7]
 8004532:	429a      	cmp	r2, r3
 8004534:	d092      	beq.n	800445c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004536:	2300      	movs	r3, #0
}
 8004538:	4618      	mov	r0, r3
 800453a:	3710      	adds	r7, #16
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}

08004540 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8004548:	4b05      	ldr	r3, [pc, #20]	; (8004560 <LL_EXTI_EnableIT_0_31+0x20>)
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	4904      	ldr	r1, [pc, #16]	; (8004560 <LL_EXTI_EnableIT_0_31+0x20>)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4313      	orrs	r3, r2
 8004552:	600b      	str	r3, [r1, #0]
}
 8004554:	bf00      	nop
 8004556:	370c      	adds	r7, #12
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr
 8004560:	40010400 	.word	0x40010400

08004564 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800456c:	4b05      	ldr	r3, [pc, #20]	; (8004584 <LL_EXTI_EnableIT_32_63+0x20>)
 800456e:	6a1a      	ldr	r2, [r3, #32]
 8004570:	4904      	ldr	r1, [pc, #16]	; (8004584 <LL_EXTI_EnableIT_32_63+0x20>)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4313      	orrs	r3, r2
 8004576:	620b      	str	r3, [r1, #32]
}
 8004578:	bf00      	nop
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr
 8004584:	40010400 	.word	0x40010400

08004588 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8004590:	4b06      	ldr	r3, [pc, #24]	; (80045ac <LL_EXTI_DisableIT_0_31+0x24>)
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	43db      	mvns	r3, r3
 8004598:	4904      	ldr	r1, [pc, #16]	; (80045ac <LL_EXTI_DisableIT_0_31+0x24>)
 800459a:	4013      	ands	r3, r2
 800459c:	600b      	str	r3, [r1, #0]
}
 800459e:	bf00      	nop
 80045a0:	370c      	adds	r7, #12
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr
 80045aa:	bf00      	nop
 80045ac:	40010400 	.word	0x40010400

080045b0 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80045b8:	4b06      	ldr	r3, [pc, #24]	; (80045d4 <LL_EXTI_DisableIT_32_63+0x24>)
 80045ba:	6a1a      	ldr	r2, [r3, #32]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	43db      	mvns	r3, r3
 80045c0:	4904      	ldr	r1, [pc, #16]	; (80045d4 <LL_EXTI_DisableIT_32_63+0x24>)
 80045c2:	4013      	ands	r3, r2
 80045c4:	620b      	str	r3, [r1, #32]
}
 80045c6:	bf00      	nop
 80045c8:	370c      	adds	r7, #12
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	40010400 	.word	0x40010400

080045d8 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 80045e0:	4b05      	ldr	r3, [pc, #20]	; (80045f8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80045e2:	685a      	ldr	r2, [r3, #4]
 80045e4:	4904      	ldr	r1, [pc, #16]	; (80045f8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	604b      	str	r3, [r1, #4]

}
 80045ec:	bf00      	nop
 80045ee:	370c      	adds	r7, #12
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr
 80045f8:	40010400 	.word	0x40010400

080045fc <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8004604:	4b05      	ldr	r3, [pc, #20]	; (800461c <LL_EXTI_EnableEvent_32_63+0x20>)
 8004606:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004608:	4904      	ldr	r1, [pc, #16]	; (800461c <LL_EXTI_EnableEvent_32_63+0x20>)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4313      	orrs	r3, r2
 800460e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr
 800461c:	40010400 	.word	0x40010400

08004620 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8004628:	4b06      	ldr	r3, [pc, #24]	; (8004644 <LL_EXTI_DisableEvent_0_31+0x24>)
 800462a:	685a      	ldr	r2, [r3, #4]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	43db      	mvns	r3, r3
 8004630:	4904      	ldr	r1, [pc, #16]	; (8004644 <LL_EXTI_DisableEvent_0_31+0x24>)
 8004632:	4013      	ands	r3, r2
 8004634:	604b      	str	r3, [r1, #4]
}
 8004636:	bf00      	nop
 8004638:	370c      	adds	r7, #12
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr
 8004642:	bf00      	nop
 8004644:	40010400 	.word	0x40010400

08004648 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8004650:	4b06      	ldr	r3, [pc, #24]	; (800466c <LL_EXTI_DisableEvent_32_63+0x24>)
 8004652:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	43db      	mvns	r3, r3
 8004658:	4904      	ldr	r1, [pc, #16]	; (800466c <LL_EXTI_DisableEvent_32_63+0x24>)
 800465a:	4013      	ands	r3, r2
 800465c:	624b      	str	r3, [r1, #36]	; 0x24
}
 800465e:	bf00      	nop
 8004660:	370c      	adds	r7, #12
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr
 800466a:	bf00      	nop
 800466c:	40010400 	.word	0x40010400

08004670 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8004670:	b480      	push	{r7}
 8004672:	b083      	sub	sp, #12
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8004678:	4b05      	ldr	r3, [pc, #20]	; (8004690 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800467a:	689a      	ldr	r2, [r3, #8]
 800467c:	4904      	ldr	r1, [pc, #16]	; (8004690 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4313      	orrs	r3, r2
 8004682:	608b      	str	r3, [r1, #8]

}
 8004684:	bf00      	nop
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	40010400 	.word	0x40010400

08004694 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800469c:	4b05      	ldr	r3, [pc, #20]	; (80046b4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800469e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046a0:	4904      	ldr	r1, [pc, #16]	; (80046b4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	628b      	str	r3, [r1, #40]	; 0x28
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr
 80046b4:	40010400 	.word	0x40010400

080046b8 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80046c0:	4b06      	ldr	r3, [pc, #24]	; (80046dc <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80046c2:	689a      	ldr	r2, [r3, #8]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	43db      	mvns	r3, r3
 80046c8:	4904      	ldr	r1, [pc, #16]	; (80046dc <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80046ca:	4013      	ands	r3, r2
 80046cc:	608b      	str	r3, [r1, #8]

}
 80046ce:	bf00      	nop
 80046d0:	370c      	adds	r7, #12
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	40010400 	.word	0x40010400

080046e0 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80046e8:	4b06      	ldr	r3, [pc, #24]	; (8004704 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80046ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	43db      	mvns	r3, r3
 80046f0:	4904      	ldr	r1, [pc, #16]	; (8004704 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80046f2:	4013      	ands	r3, r2
 80046f4:	628b      	str	r3, [r1, #40]	; 0x28
}
 80046f6:	bf00      	nop
 80046f8:	370c      	adds	r7, #12
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	40010400 	.word	0x40010400

08004708 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8004710:	4b05      	ldr	r3, [pc, #20]	; (8004728 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8004712:	68da      	ldr	r2, [r3, #12]
 8004714:	4904      	ldr	r1, [pc, #16]	; (8004728 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4313      	orrs	r3, r2
 800471a:	60cb      	str	r3, [r1, #12]
}
 800471c:	bf00      	nop
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr
 8004728:	40010400 	.word	0x40010400

0800472c <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8004734:	4b05      	ldr	r3, [pc, #20]	; (800474c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8004736:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004738:	4904      	ldr	r1, [pc, #16]	; (800474c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4313      	orrs	r3, r2
 800473e:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr
 800474c:	40010400 	.word	0x40010400

08004750 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8004758:	4b06      	ldr	r3, [pc, #24]	; (8004774 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800475a:	68da      	ldr	r2, [r3, #12]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	43db      	mvns	r3, r3
 8004760:	4904      	ldr	r1, [pc, #16]	; (8004774 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8004762:	4013      	ands	r3, r2
 8004764:	60cb      	str	r3, [r1, #12]
}
 8004766:	bf00      	nop
 8004768:	370c      	adds	r7, #12
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	40010400 	.word	0x40010400

08004778 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8004780:	4b06      	ldr	r3, [pc, #24]	; (800479c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8004782:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	43db      	mvns	r3, r3
 8004788:	4904      	ldr	r1, [pc, #16]	; (800479c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800478a:	4013      	ands	r3, r2
 800478c:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800478e:	bf00      	nop
 8004790:	370c      	adds	r7, #12
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	40010400 	.word	0x40010400

080047a0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80047a8:	2300      	movs	r3, #0
 80047aa:	73fb      	strb	r3, [r7, #15]
#endif
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	7a1b      	ldrb	r3, [r3, #8]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f000 80c2 	beq.w	800493a <LL_EXTI_Init+0x19a>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d05b      	beq.n	8004876 <LL_EXTI_Init+0xd6>
    {
      switch (EXTI_InitStruct->Mode)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	7a5b      	ldrb	r3, [r3, #9]
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d00e      	beq.n	80047e4 <LL_EXTI_Init+0x44>
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d017      	beq.n	80047fa <LL_EXTI_Init+0x5a>
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d120      	bne.n	8004810 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7ff ff24 	bl	8004620 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4618      	mov	r0, r3
 80047de:	f7ff feaf 	bl	8004540 <LL_EXTI_EnableIT_0_31>
          break;
 80047e2:	e018      	b.n	8004816 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4618      	mov	r0, r3
 80047ea:	f7ff fecd 	bl	8004588 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7ff fef0 	bl	80045d8 <LL_EXTI_EnableEvent_0_31>
          break;
 80047f8:	e00d      	b.n	8004816 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4618      	mov	r0, r3
 8004800:	f7ff fe9e 	bl	8004540 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4618      	mov	r0, r3
 800480a:	f7ff fee5 	bl	80045d8 <LL_EXTI_EnableEvent_0_31>
          break;
 800480e:	e002      	b.n	8004816 <LL_EXTI_Init+0x76>
        default:
          status = ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	73fb      	strb	r3, [r7, #15]
          break;
 8004814:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	7a9b      	ldrb	r3, [r3, #10]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d02b      	beq.n	8004876 <LL_EXTI_Init+0xd6>
      {
        switch (EXTI_InitStruct->Trigger)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	7a9b      	ldrb	r3, [r3, #10]
 8004822:	2b02      	cmp	r3, #2
 8004824:	d00e      	beq.n	8004844 <LL_EXTI_Init+0xa4>
 8004826:	2b03      	cmp	r3, #3
 8004828:	d017      	beq.n	800485a <LL_EXTI_Init+0xba>
 800482a:	2b01      	cmp	r3, #1
 800482c:	d120      	bne.n	8004870 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4618      	mov	r0, r3
 8004834:	f7ff ff8c 	bl	8004750 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4618      	mov	r0, r3
 800483e:	f7ff ff17 	bl	8004670 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8004842:	e019      	b.n	8004878 <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4618      	mov	r0, r3
 800484a:	f7ff ff35 	bl	80046b8 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4618      	mov	r0, r3
 8004854:	f7ff ff58 	bl	8004708 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8004858:	e00e      	b.n	8004878 <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4618      	mov	r0, r3
 8004860:	f7ff ff06 	bl	8004670 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4618      	mov	r0, r3
 800486a:	f7ff ff4d 	bl	8004708 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800486e:	e003      	b.n	8004878 <LL_EXTI_Init+0xd8>
          default:
            status = ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	73fb      	strb	r3, [r7, #15]
            break;
 8004874:	e000      	b.n	8004878 <LL_EXTI_Init+0xd8>
        }
      }
 8004876:	bf00      	nop
    }
#if defined(EXTI_32_63_SUPPORT)
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d071      	beq.n	8004964 <LL_EXTI_Init+0x1c4>
    {
      switch (EXTI_InitStruct->Mode)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	7a5b      	ldrb	r3, [r3, #9]
 8004884:	2b01      	cmp	r3, #1
 8004886:	d00e      	beq.n	80048a6 <LL_EXTI_Init+0x106>
 8004888:	2b02      	cmp	r3, #2
 800488a:	d017      	beq.n	80048bc <LL_EXTI_Init+0x11c>
 800488c:	2b00      	cmp	r3, #0
 800488e:	d120      	bne.n	80048d2 <LL_EXTI_Init+0x132>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	4618      	mov	r0, r3
 8004896:	f7ff fed7 	bl	8004648 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	4618      	mov	r0, r3
 80048a0:	f7ff fe60 	bl	8004564 <LL_EXTI_EnableIT_32_63>
          break;
 80048a4:	e018      	b.n	80048d8 <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7ff fe80 	bl	80045b0 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	4618      	mov	r0, r3
 80048b6:	f7ff fea1 	bl	80045fc <LL_EXTI_EnableEvent_32_63>
          break;
 80048ba:	e00d      	b.n	80048d8 <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	4618      	mov	r0, r3
 80048c2:	f7ff fe4f 	bl	8004564 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	4618      	mov	r0, r3
 80048cc:	f7ff fe96 	bl	80045fc <LL_EXTI_EnableEvent_32_63>
          break;
 80048d0:	e002      	b.n	80048d8 <LL_EXTI_Init+0x138>
        default:
          status = ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	73fb      	strb	r3, [r7, #15]
          break;
 80048d6:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	7a9b      	ldrb	r3, [r3, #10]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d041      	beq.n	8004964 <LL_EXTI_Init+0x1c4>
      {
        switch (EXTI_InitStruct->Trigger)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	7a9b      	ldrb	r3, [r3, #10]
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	d00e      	beq.n	8004906 <LL_EXTI_Init+0x166>
 80048e8:	2b03      	cmp	r3, #3
 80048ea:	d017      	beq.n	800491c <LL_EXTI_Init+0x17c>
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d120      	bne.n	8004932 <LL_EXTI_Init+0x192>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	4618      	mov	r0, r3
 80048f6:	f7ff ff3f 	bl	8004778 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	4618      	mov	r0, r3
 8004900:	f7ff fec8 	bl	8004694 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8004904:	e02f      	b.n	8004966 <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	4618      	mov	r0, r3
 800490c:	f7ff fee8 	bl	80046e0 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	4618      	mov	r0, r3
 8004916:	f7ff ff09 	bl	800472c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800491a:	e024      	b.n	8004966 <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	4618      	mov	r0, r3
 8004922:	f7ff feb7 	bl	8004694 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	4618      	mov	r0, r3
 800492c:	f7ff fefe 	bl	800472c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8004930:	e019      	b.n	8004966 <LL_EXTI_Init+0x1c6>
          default:
            status = ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	73fb      	strb	r3, [r7, #15]
            break;
 8004936:	bf00      	nop
 8004938:	e015      	b.n	8004966 <LL_EXTI_Init+0x1c6>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4618      	mov	r0, r3
 8004940:	f7ff fe22 	bl	8004588 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4618      	mov	r0, r3
 800494a:	f7ff fe69 	bl	8004620 <LL_EXTI_DisableEvent_0_31>
#if defined(EXTI_32_63_SUPPORT)
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	4618      	mov	r0, r3
 8004954:	f7ff fe2c 	bl	80045b0 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	4618      	mov	r0, r3
 800495e:	f7ff fe73 	bl	8004648 <LL_EXTI_DisableEvent_32_63>
 8004962:	e000      	b.n	8004966 <LL_EXTI_Init+0x1c6>
      }
 8004964:	bf00      	nop
#endif
  }
  return status;
 8004966:	7bfb      	ldrb	r3, [r7, #15]
}
 8004968:	4618      	mov	r0, r3
 800496a:	3710      	adds	r7, #16
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <LL_GPIO_SetPinMode>:
{
 8004970:	b480      	push	{r7}
 8004972:	b089      	sub	sp, #36	; 0x24
 8004974:	af00      	add	r7, sp, #0
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	60b9      	str	r1, [r7, #8]
 800497a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	fa93 f3a3 	rbit	r3, r3
 800498a:	613b      	str	r3, [r7, #16]
  return result;
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	fab3 f383 	clz	r3, r3
 8004992:	b2db      	uxtb	r3, r3
 8004994:	005b      	lsls	r3, r3, #1
 8004996:	2103      	movs	r1, #3
 8004998:	fa01 f303 	lsl.w	r3, r1, r3
 800499c:	43db      	mvns	r3, r3
 800499e:	401a      	ands	r2, r3
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	fa93 f3a3 	rbit	r3, r3
 80049aa:	61bb      	str	r3, [r7, #24]
  return result;
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	fab3 f383 	clz	r3, r3
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	005b      	lsls	r3, r3, #1
 80049b6:	6879      	ldr	r1, [r7, #4]
 80049b8:	fa01 f303 	lsl.w	r3, r1, r3
 80049bc:	431a      	orrs	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	601a      	str	r2, [r3, #0]
}
 80049c2:	bf00      	nop
 80049c4:	3724      	adds	r7, #36	; 0x24
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr

080049ce <LL_GPIO_SetPinOutputType>:
{
 80049ce:	b480      	push	{r7}
 80049d0:	b085      	sub	sp, #20
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	60f8      	str	r0, [r7, #12]
 80049d6:	60b9      	str	r1, [r7, #8]
 80049d8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	685a      	ldr	r2, [r3, #4]
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	43db      	mvns	r3, r3
 80049e2:	401a      	ands	r2, r3
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	6879      	ldr	r1, [r7, #4]
 80049e8:	fb01 f303 	mul.w	r3, r1, r3
 80049ec:	431a      	orrs	r2, r3
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	605a      	str	r2, [r3, #4]
}
 80049f2:	bf00      	nop
 80049f4:	3714      	adds	r7, #20
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr

080049fe <LL_GPIO_SetPinSpeed>:
{
 80049fe:	b480      	push	{r7}
 8004a00:	b089      	sub	sp, #36	; 0x24
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	60f8      	str	r0, [r7, #12]
 8004a06:	60b9      	str	r1, [r7, #8]
 8004a08:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	689a      	ldr	r2, [r3, #8]
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	fa93 f3a3 	rbit	r3, r3
 8004a18:	613b      	str	r3, [r7, #16]
  return result;
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	fab3 f383 	clz	r3, r3
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	005b      	lsls	r3, r3, #1
 8004a24:	2103      	movs	r1, #3
 8004a26:	fa01 f303 	lsl.w	r3, r1, r3
 8004a2a:	43db      	mvns	r3, r3
 8004a2c:	401a      	ands	r2, r3
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	fa93 f3a3 	rbit	r3, r3
 8004a38:	61bb      	str	r3, [r7, #24]
  return result;
 8004a3a:	69bb      	ldr	r3, [r7, #24]
 8004a3c:	fab3 f383 	clz	r3, r3
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	005b      	lsls	r3, r3, #1
 8004a44:	6879      	ldr	r1, [r7, #4]
 8004a46:	fa01 f303 	lsl.w	r3, r1, r3
 8004a4a:	431a      	orrs	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	609a      	str	r2, [r3, #8]
}
 8004a50:	bf00      	nop
 8004a52:	3724      	adds	r7, #36	; 0x24
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <LL_GPIO_SetPinPull>:
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b089      	sub	sp, #36	; 0x24
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	60f8      	str	r0, [r7, #12]
 8004a64:	60b9      	str	r1, [r7, #8]
 8004a66:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	68da      	ldr	r2, [r3, #12]
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	fa93 f3a3 	rbit	r3, r3
 8004a76:	613b      	str	r3, [r7, #16]
  return result;
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	fab3 f383 	clz	r3, r3
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	005b      	lsls	r3, r3, #1
 8004a82:	2103      	movs	r1, #3
 8004a84:	fa01 f303 	lsl.w	r3, r1, r3
 8004a88:	43db      	mvns	r3, r3
 8004a8a:	401a      	ands	r2, r3
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	fa93 f3a3 	rbit	r3, r3
 8004a96:	61bb      	str	r3, [r7, #24]
  return result;
 8004a98:	69bb      	ldr	r3, [r7, #24]
 8004a9a:	fab3 f383 	clz	r3, r3
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	005b      	lsls	r3, r3, #1
 8004aa2:	6879      	ldr	r1, [r7, #4]
 8004aa4:	fa01 f303 	lsl.w	r3, r1, r3
 8004aa8:	431a      	orrs	r2, r3
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	60da      	str	r2, [r3, #12]
}
 8004aae:	bf00      	nop
 8004ab0:	3724      	adds	r7, #36	; 0x24
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr

08004aba <LL_GPIO_SetAFPin_0_7>:
{
 8004aba:	b480      	push	{r7}
 8004abc:	b089      	sub	sp, #36	; 0x24
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	60f8      	str	r0, [r7, #12]
 8004ac2:	60b9      	str	r1, [r7, #8]
 8004ac4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6a1a      	ldr	r2, [r3, #32]
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	fa93 f3a3 	rbit	r3, r3
 8004ad4:	613b      	str	r3, [r7, #16]
  return result;
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	fab3 f383 	clz	r3, r3
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	210f      	movs	r1, #15
 8004ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ae6:	43db      	mvns	r3, r3
 8004ae8:	401a      	ands	r2, r3
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aee:	69fb      	ldr	r3, [r7, #28]
 8004af0:	fa93 f3a3 	rbit	r3, r3
 8004af4:	61bb      	str	r3, [r7, #24]
  return result;
 8004af6:	69bb      	ldr	r3, [r7, #24]
 8004af8:	fab3 f383 	clz	r3, r3
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	6879      	ldr	r1, [r7, #4]
 8004b02:	fa01 f303 	lsl.w	r3, r1, r3
 8004b06:	431a      	orrs	r2, r3
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	621a      	str	r2, [r3, #32]
}
 8004b0c:	bf00      	nop
 8004b0e:	3724      	adds	r7, #36	; 0x24
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <LL_GPIO_SetAFPin_8_15>:
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b089      	sub	sp, #36	; 0x24
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	60f8      	str	r0, [r7, #12]
 8004b20:	60b9      	str	r1, [r7, #8]
 8004b22:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	0a1b      	lsrs	r3, r3, #8
 8004b2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	fa93 f3a3 	rbit	r3, r3
 8004b34:	613b      	str	r3, [r7, #16]
  return result;
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	fab3 f383 	clz	r3, r3
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	210f      	movs	r1, #15
 8004b42:	fa01 f303 	lsl.w	r3, r1, r3
 8004b46:	43db      	mvns	r3, r3
 8004b48:	401a      	ands	r2, r3
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	0a1b      	lsrs	r3, r3, #8
 8004b4e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	fa93 f3a3 	rbit	r3, r3
 8004b56:	61bb      	str	r3, [r7, #24]
  return result;
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	fab3 f383 	clz	r3, r3
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	6879      	ldr	r1, [r7, #4]
 8004b64:	fa01 f303 	lsl.w	r3, r1, r3
 8004b68:	431a      	orrs	r2, r3
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004b6e:	bf00      	nop
 8004b70:	3724      	adds	r7, #36	; 0x24
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr

08004b7a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8004b7a:	b580      	push	{r7, lr}
 8004b7c:	b088      	sub	sp, #32
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	6078      	str	r0, [r7, #4]
 8004b82:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	fa93 f3a3 	rbit	r3, r3
 8004b90:	613b      	str	r3, [r7, #16]
  return result;
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	fab3 f383 	clz	r3, r3
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8004b9c:	e049      	b.n	8004c32 <LL_GPIO_Init+0xb8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	2101      	movs	r1, #1
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8004baa:	4013      	ands	r3, r2
 8004bac:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d03b      	beq.n	8004c2c <LL_GPIO_Init+0xb2>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	461a      	mov	r2, r3
 8004bba:	69b9      	ldr	r1, [r7, #24]
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f7ff fed7 	bl	8004970 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d003      	beq.n	8004bd2 <LL_GPIO_Init+0x58>
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d106      	bne.n	8004be0 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	69b9      	ldr	r1, [r7, #24]
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f7ff ff0f 	bl	80049fe <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	691b      	ldr	r3, [r3, #16]
 8004be4:	461a      	mov	r2, r3
 8004be6:	69b9      	ldr	r1, [r7, #24]
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f7ff ff37 	bl	8004a5c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d11a      	bne.n	8004c2c <LL_GPIO_Init+0xb2>
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	fa93 f3a3 	rbit	r3, r3
 8004c00:	60bb      	str	r3, [r7, #8]
  return result;
 8004c02:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8004c04:	fab3 f383 	clz	r3, r3
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	2b07      	cmp	r3, #7
 8004c0c:	d807      	bhi.n	8004c1e <LL_GPIO_Init+0xa4>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	461a      	mov	r2, r3
 8004c14:	69b9      	ldr	r1, [r7, #24]
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f7ff ff4f 	bl	8004aba <LL_GPIO_SetAFPin_0_7>
 8004c1c:	e006      	b.n	8004c2c <LL_GPIO_Init+0xb2>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	695b      	ldr	r3, [r3, #20]
 8004c22:	461a      	mov	r2, r3
 8004c24:	69b9      	ldr	r1, [r7, #24]
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f7ff ff76 	bl	8004b18 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	3301      	adds	r3, #1
 8004c30:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	fa22 f303 	lsr.w	r3, r2, r3
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d1ae      	bne.n	8004b9e <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d003      	beq.n	8004c50 <LL_GPIO_Init+0xd6>
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	2b02      	cmp	r3, #2
 8004c4e:	d107      	bne.n	8004c60 <LL_GPIO_Init+0xe6>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	6819      	ldr	r1, [r3, #0]
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	461a      	mov	r2, r3
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f7ff feb7 	bl	80049ce <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3720      	adds	r7, #32
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
	...

08004c6c <__libc_init_array>:
 8004c6c:	b570      	push	{r4, r5, r6, lr}
 8004c6e:	4e0d      	ldr	r6, [pc, #52]	; (8004ca4 <__libc_init_array+0x38>)
 8004c70:	4c0d      	ldr	r4, [pc, #52]	; (8004ca8 <__libc_init_array+0x3c>)
 8004c72:	1ba4      	subs	r4, r4, r6
 8004c74:	10a4      	asrs	r4, r4, #2
 8004c76:	2500      	movs	r5, #0
 8004c78:	42a5      	cmp	r5, r4
 8004c7a:	d109      	bne.n	8004c90 <__libc_init_array+0x24>
 8004c7c:	4e0b      	ldr	r6, [pc, #44]	; (8004cac <__libc_init_array+0x40>)
 8004c7e:	4c0c      	ldr	r4, [pc, #48]	; (8004cb0 <__libc_init_array+0x44>)
 8004c80:	f000 f820 	bl	8004cc4 <_init>
 8004c84:	1ba4      	subs	r4, r4, r6
 8004c86:	10a4      	asrs	r4, r4, #2
 8004c88:	2500      	movs	r5, #0
 8004c8a:	42a5      	cmp	r5, r4
 8004c8c:	d105      	bne.n	8004c9a <__libc_init_array+0x2e>
 8004c8e:	bd70      	pop	{r4, r5, r6, pc}
 8004c90:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004c94:	4798      	blx	r3
 8004c96:	3501      	adds	r5, #1
 8004c98:	e7ee      	b.n	8004c78 <__libc_init_array+0xc>
 8004c9a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004c9e:	4798      	blx	r3
 8004ca0:	3501      	adds	r5, #1
 8004ca2:	e7f2      	b.n	8004c8a <__libc_init_array+0x1e>
 8004ca4:	08004d14 	.word	0x08004d14
 8004ca8:	08004d14 	.word	0x08004d14
 8004cac:	08004d14 	.word	0x08004d14
 8004cb0:	08004d18 	.word	0x08004d18

08004cb4 <memset>:
 8004cb4:	4402      	add	r2, r0
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d100      	bne.n	8004cbe <memset+0xa>
 8004cbc:	4770      	bx	lr
 8004cbe:	f803 1b01 	strb.w	r1, [r3], #1
 8004cc2:	e7f9      	b.n	8004cb8 <memset+0x4>

08004cc4 <_init>:
 8004cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cc6:	bf00      	nop
 8004cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cca:	bc08      	pop	{r3}
 8004ccc:	469e      	mov	lr, r3
 8004cce:	4770      	bx	lr

08004cd0 <_fini>:
 8004cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cd2:	bf00      	nop
 8004cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cd6:	bc08      	pop	{r3}
 8004cd8:	469e      	mov	lr, r3
 8004cda:	4770      	bx	lr
