/// Auto-generated register definitions for CAN1
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::can1 {

// ============================================================================
// CAN1 - Controller area network
// Base Address: 0x40006400
// ============================================================================

/// CAN1 Register Structure
struct CAN1_Registers {

    /// master control register
    /// Offset: 0x0000
    /// Reset value: 0x00010002
    /// Access: read-write
    volatile uint32_t MCR;

    /// master status register
    /// Offset: 0x0004
    /// Reset value: 0x00000C02
    volatile uint32_t MSR;

    /// transmit status register
    /// Offset: 0x0008
    /// Reset value: 0x1C000000
    volatile uint32_t TSR;

    /// receive FIFO 0 register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    volatile uint32_t RF0R;

    /// receive FIFO 1 register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    volatile uint32_t RF1R;

    /// interrupt enable register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IER;

    /// interrupt enable register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    volatile uint32_t ESR;

    /// bit timing register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t BTR;
    uint8_t RESERVED_0020[352]; ///< Reserved

    /// TX mailbox identifier register
    /// Offset: 0x0180
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TI0R;

    /// mailbox data length control and time stamp register
    /// Offset: 0x0184
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TDT0R;

    /// mailbox data low register
    /// Offset: 0x0188
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TDL0R;

    /// mailbox data high register
    /// Offset: 0x018C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TDH0R;

    /// mailbox identifier register
    /// Offset: 0x0190
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TI1R;

    /// mailbox data length control and time stamp register
    /// Offset: 0x0194
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TDT1R;

    /// mailbox data low register
    /// Offset: 0x0198
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TDL1R;

    /// mailbox data high register
    /// Offset: 0x019C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TDH1R;

    /// mailbox identifier register
    /// Offset: 0x01A0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TI2R;

    /// mailbox data length control and time stamp register
    /// Offset: 0x01A4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TDT2R;

    /// mailbox data low register
    /// Offset: 0x01A8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TDL2R;

    /// mailbox data high register
    /// Offset: 0x01AC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TDH2R;

    /// receive FIFO mailbox identifier register
    /// Offset: 0x01B0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RI0R;

    /// mailbox data high register
    /// Offset: 0x01B4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RDT0R;

    /// mailbox data high register
    /// Offset: 0x01B8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RDL0R;

    /// receive FIFO mailbox data high register
    /// Offset: 0x01BC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RDH0R;

    /// mailbox data high register
    /// Offset: 0x01C0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RI1R;

    /// mailbox data high register
    /// Offset: 0x01C4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RDT1R;

    /// mailbox data high register
    /// Offset: 0x01C8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RDL1R;

    /// mailbox data high register
    /// Offset: 0x01CC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RDH1R;
    uint8_t RESERVED_01D0[48]; ///< Reserved

    /// filter master register
    /// Offset: 0x0200
    /// Reset value: 0x2A1C0E01
    /// Access: read-write
    volatile uint32_t FMR;

    /// filter mode register
    /// Offset: 0x0204
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FM1R;
    uint8_t RESERVED_0208[4]; ///< Reserved

    /// filter scale register
    /// Offset: 0x020C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS1R;
    uint8_t RESERVED_0210[4]; ///< Reserved

    /// filter FIFO assignment register
    /// Offset: 0x0214
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FFA1R;
    uint8_t RESERVED_0218[4]; ///< Reserved

    /// filter activation register
    /// Offset: 0x021C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FA1R;
    uint8_t RESERVED_0220[32]; ///< Reserved

    /// Filter bank 0 register 1
    /// Offset: 0x0240
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F0R1;

    /// Filter bank 0 register 2
    /// Offset: 0x0244
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F0R2;

    /// Filter bank 1 register 1
    /// Offset: 0x0248
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F1R1;

    /// Filter bank 1 register 2
    /// Offset: 0x024C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F1R2;

    /// Filter bank 2 register 1
    /// Offset: 0x0250
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F2R1;

    /// Filter bank 2 register 2
    /// Offset: 0x0254
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F2R2;

    /// Filter bank 3 register 1
    /// Offset: 0x0258
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F3R1;

    /// Filter bank 3 register 2
    /// Offset: 0x025C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F3R2;

    /// Filter bank 4 register 1
    /// Offset: 0x0260
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F4R1;

    /// Filter bank 4 register 2
    /// Offset: 0x0264
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F4R2;

    /// Filter bank 5 register 1
    /// Offset: 0x0268
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F5R1;

    /// Filter bank 5 register 2
    /// Offset: 0x026C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F5R2;

    /// Filter bank 6 register 1
    /// Offset: 0x0270
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F6R1;

    /// Filter bank 6 register 2
    /// Offset: 0x0274
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F6R2;

    /// Filter bank 7 register 1
    /// Offset: 0x0278
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F7R1;

    /// Filter bank 7 register 2
    /// Offset: 0x027C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F7R2;

    /// Filter bank 8 register 1
    /// Offset: 0x0280
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F8R1;

    /// Filter bank 8 register 2
    /// Offset: 0x0284
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F8R2;

    /// Filter bank 9 register 1
    /// Offset: 0x0288
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F9R1;

    /// Filter bank 9 register 2
    /// Offset: 0x028C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F9R2;

    /// Filter bank 10 register 1
    /// Offset: 0x0290
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F10R1;

    /// Filter bank 10 register 2
    /// Offset: 0x0294
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F10R2;

    /// Filter bank 11 register 1
    /// Offset: 0x0298
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F11R1;

    /// Filter bank 11 register 2
    /// Offset: 0x029C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F11R2;

    /// Filter bank 4 register 1
    /// Offset: 0x02A0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F12R1;

    /// Filter bank 12 register 2
    /// Offset: 0x02A4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F12R2;

    /// Filter bank 13 register 1
    /// Offset: 0x02A8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F13R1;

    /// Filter bank 13 register 2
    /// Offset: 0x02AC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F13R2;

    /// Filter bank 14 register 1
    /// Offset: 0x02B0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F14R1;

    /// Filter bank 14 register 2
    /// Offset: 0x02B4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F14R2;

    /// Filter bank 15 register 1
    /// Offset: 0x02B8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F15R1;

    /// Filter bank 15 register 2
    /// Offset: 0x02BC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F15R2;

    /// Filter bank 16 register 1
    /// Offset: 0x02C0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F16R1;

    /// Filter bank 16 register 2
    /// Offset: 0x02C4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F16R2;

    /// Filter bank 17 register 1
    /// Offset: 0x02C8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F17R1;

    /// Filter bank 17 register 2
    /// Offset: 0x02CC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F17R2;

    /// Filter bank 18 register 1
    /// Offset: 0x02D0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F18R1;

    /// Filter bank 18 register 2
    /// Offset: 0x02D4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F18R2;

    /// Filter bank 19 register 1
    /// Offset: 0x02D8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F19R1;

    /// Filter bank 19 register 2
    /// Offset: 0x02DC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F19R2;

    /// Filter bank 20 register 1
    /// Offset: 0x02E0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F20R1;

    /// Filter bank 20 register 2
    /// Offset: 0x02E4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F20R2;

    /// Filter bank 21 register 1
    /// Offset: 0x02E8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F21R1;

    /// Filter bank 21 register 2
    /// Offset: 0x02EC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F21R2;

    /// Filter bank 22 register 1
    /// Offset: 0x02F0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F22R1;

    /// Filter bank 22 register 2
    /// Offset: 0x02F4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F22R2;

    /// Filter bank 23 register 1
    /// Offset: 0x02F8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F23R1;

    /// Filter bank 23 register 2
    /// Offset: 0x02FC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F23R2;

    /// Filter bank 24 register 1
    /// Offset: 0x0300
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F24R1;

    /// Filter bank 24 register 2
    /// Offset: 0x0304
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F24R2;

    /// Filter bank 25 register 1
    /// Offset: 0x0308
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F25R1;

    /// Filter bank 25 register 2
    /// Offset: 0x030C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F25R2;

    /// Filter bank 26 register 1
    /// Offset: 0x0310
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F26R1;

    /// Filter bank 26 register 2
    /// Offset: 0x0314
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F26R2;

    /// Filter bank 27 register 1
    /// Offset: 0x0318
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F27R1;

    /// Filter bank 27 register 2
    /// Offset: 0x031C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F27R2;
};

static_assert(sizeof(CAN1_Registers) >= 800, "CAN1_Registers size mismatch");

/// CAN1 peripheral instance
inline CAN1_Registers* CAN1() {
    return reinterpret_cast<CAN1_Registers*>(0x40006400);
}

}  // namespace alloy::hal::st::stm32f7::can1
