{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700868322104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700868322105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 20:25:22 2023 " "Processing started: Fri Nov 24 20:25:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700868322105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700868322105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJETO_5 -c PROJETO_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJETO_5 -c PROJETO_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700868322105 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700868322389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/subtrator_10_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/subtrator_10_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRATOR_10_BITS-ckt " "Found design unit 1: SUBTRATOR_10_BITS-ckt" {  } { { "arquivos VHDL/subtrator_10_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_10_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322693 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRATOR_10_BITS " "Found entity 1: SUBTRATOR_10_BITS" {  } { { "arquivos VHDL/subtrator_10_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_10_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/subtrator_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/subtrator_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRATOR_7_BITS-ckt " "Found design unit 1: SUBTRATOR_7_BITS-ckt" {  } { { "arquivos VHDL/subtrator_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_7_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322695 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRATOR_7_BITS " "Found entity 1: SUBTRATOR_7_BITS" {  } { { "arquivos VHDL/subtrator_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_7_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/subtrator_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/subtrator_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRATOR_1_BIT-ckt " "Found design unit 1: SUBTRATOR_1_BIT-ckt" {  } { { "arquivos VHDL/subtrator_1_bit.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_1_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322696 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRATOR_1_BIT " "Found entity 1: SUBTRATOR_1_BIT" {  } { { "arquivos VHDL/subtrator_1_bit.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/subtrator_1_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/registrador_10_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_10_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR_10_BITS-ckt " "Found design unit 1: REGISTRADOR_10_BITS-ckt" {  } { { "arquivos VHDL/registrador_10_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_10_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322698 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_10_BITS " "Found entity 1: REGISTRADOR_10_BITS" {  } { { "arquivos VHDL/registrador_10_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_10_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/registrador_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR_7_BITS-ckt " "Found design unit 1: REGISTRADOR_7_BITS-ckt" {  } { { "arquivos VHDL/registrador_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_7_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322699 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_7_BITS " "Found entity 1: REGISTRADOR_7_BITS" {  } { { "arquivos VHDL/registrador_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_7_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/registrador_3_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_3_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR_3_BITS-ckt " "Found design unit 1: REGISTRADOR_3_BITS-ckt" {  } { { "arquivos VHDL/registrador_3_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_3_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322700 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_3_BITS " "Found entity 1: REGISTRADOR_3_BITS" {  } { { "arquivos VHDL/registrador_3_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_3_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/registrador_2_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/registrador_2_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR_2_BITS-ckt " "Found design unit 1: REGISTRADOR_2_BITS-ckt" {  } { { "arquivos VHDL/registrador_2_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_2_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322701 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_2_BITS " "Found entity 1: REGISTRADOR_2_BITS" {  } { { "arquivos VHDL/registrador_2_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_2_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/mux_6x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_6x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_6x1-ckt " "Found design unit 1: mux_6x1-ckt" {  } { { "arquivos VHDL/Mux_6x1.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/Mux_6x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322702 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_6x1 " "Found entity 1: mux_6x1" {  } { { "arquivos VHDL/Mux_6x1.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/Mux_6x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/mux_2x1_7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_2x1_7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_7BITS-ckt " "Found design unit 1: mux_2x1_7BITS-ckt" {  } { { "arquivos VHDL/mux_2x1_7BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/mux_2x1_7BITS.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322703 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_7BITS " "Found entity 1: mux_2x1_7BITS" {  } { { "arquivos VHDL/mux_2x1_7BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/mux_2x1_7BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/mux_2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2x1_1bit-ckt " "Found design unit 1: MUX_2x1_1bit-ckt" {  } { { "arquivos VHDL/MUX_2x1_1bit.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MUX_2x1_1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322704 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x1_1bit " "Found entity 1: MUX_2x1_1bit" {  } { { "arquivos VHDL/MUX_2x1_1bit.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MUX_2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/mux_1x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/mux_1x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_1x2-ckt " "Found design unit 1: MUX_1x2-ckt" {  } { { "arquivos VHDL/MUX_1x2.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MUX_1x2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322705 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_1x2 " "Found entity 1: MUX_1x2" {  } { { "arquivos VHDL/MUX_1x2.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MUX_1x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/moeda_j.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/moeda_j.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOEDA_J-CKT " "Found design unit 1: MOEDA_J-CKT" {  } { { "arquivos VHDL/MOEDA_J.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322706 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOEDA_J " "Found entity 1: MOEDA_J" {  } { { "arquivos VHDL/MOEDA_J.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/MOEDA_J.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/m_j_7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/m_j_7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_J_7BITS-ckt " "Found design unit 1: M_J_7BITS-ckt" {  } { { "arquivos VHDL/M_J_7BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/M_J_7BITS.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322707 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_J_7BITS " "Found entity 1: M_J_7BITS" {  } { { "arquivos VHDL/M_J_7BITS.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/M_J_7BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffjk-logica " "Found design unit 1: ffjk-logica" {  } { { "arquivos VHDL/ffjk.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/ffjk.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322708 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffjk " "Found entity 1: ffjk" {  } { { "arquivos VHDL/ffjk.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/ffjk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-logica " "Found design unit 1: ffd-logica" {  } { { "arquivos VHDL/FFD.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/FFD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322709 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "arquivos VHDL/FFD.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/demux_1x6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/demux_1x6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demux_1x6-ckt " "Found design unit 1: Demux_1x6-ckt" {  } { { "arquivos VHDL/Demux_1x6.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/Demux_1x6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322710 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x6 " "Found entity 1: Demux_1x6" {  } { { "arquivos VHDL/Demux_1x6.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/Demux_1x6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/contador_up_dw_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/contador_up_dw_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_up_dw_7_bits-ckt " "Found design unit 1: contador_up_dw_7_bits-ckt" {  } { { "arquivos VHDL/contador_up_dw_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_up_dw_7_bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322712 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_up_dw_7_bits " "Found entity 1: contador_up_dw_7_bits" {  } { { "arquivos VHDL/contador_up_dw_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_up_dw_7_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/comparador_zero_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/comparador_zero_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARADOR_ZERO_10-CKT " "Found design unit 1: COMPARADOR_ZERO_10-CKT" {  } { { "arquivos VHDL/COMPARADOR_ZERO_10.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_ZERO_10.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322713 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARADOR_ZERO_10 " "Found entity 1: COMPARADOR_ZERO_10" {  } { { "arquivos VHDL/COMPARADOR_ZERO_10.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_ZERO_10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/comparador_zero_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/comparador_zero_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARADOR_ZERO_7-CKT " "Found design unit 1: COMPARADOR_ZERO_7-CKT" {  } { { "arquivos VHDL/COMPARADOR_ZERO_7.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_ZERO_7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322714 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARADOR_ZERO_7 " "Found entity 1: COMPARADOR_ZERO_7" {  } { { "arquivos VHDL/COMPARADOR_ZERO_7.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMPARADOR_ZERO_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/bnt_sincrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/bnt_sincrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bnt_sincrono-ckt " "Found design unit 1: bnt_sincrono-ckt" {  } { { "arquivos VHDL/bnt_sincrono.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/bnt_sincrono.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322715 ""} { "Info" "ISGN_ENTITY_NAME" "1 bnt_sincrono " "Found entity 1: bnt_sincrono" {  } { { "arquivos VHDL/bnt_sincrono.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/bnt_sincrono.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/contador_3_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/contador_3_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_3_bits-ckt " "Found design unit 1: contador_3_bits-ckt" {  } { { "arquivos VHDL/contador_3_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_3_bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322716 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_3_bits " "Found entity 1: contador_3_bits" {  } { { "arquivos VHDL/contador_3_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_3_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/valor_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/valor_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VALOR_M-ckt " "Found design unit 1: VALOR_M-ckt" {  } { { "arquivos VHDL/VALOR_M.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/VALOR_M.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322717 ""} { "Info" "ISGN_ENTITY_NAME" "1 VALOR_M " "Found entity 1: VALOR_M" {  } { { "arquivos VHDL/VALOR_M.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/VALOR_M.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/comp_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/comp_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP_5-CKT " "Found design unit 1: COMP_5-CKT" {  } { { "arquivos VHDL/COMP_5.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMP_5.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322718 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP_5 " "Found entity 1: COMP_5" {  } { { "arquivos VHDL/COMP_5.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/COMP_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/reg_estados_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/reg_estados_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_ESTADOS_2-CKT " "Found design unit 1: REG_ESTADOS_2-CKT" {  } { { "arquivos VHDL/REG_ESTADOS_2.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/REG_ESTADOS_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322719 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_ESTADOS_2 " "Found entity 1: REG_ESTADOS_2" {  } { { "arquivos VHDL/REG_ESTADOS_2.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/REG_ESTADOS_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/sinal_estado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/sinal_estado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SINAL_ESTADO-CKT " "Found design unit 1: SINAL_ESTADO-CKT" {  } { { "arquivos VHDL/SINAL_ESTADO.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/SINAL_ESTADO.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322720 ""} { "Info" "ISGN_ENTITY_NAME" "1 SINAL_ESTADO " "Found entity 1: SINAL_ESTADO" {  } { { "arquivos VHDL/SINAL_ESTADO.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/SINAL_ESTADO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/vt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/vt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VT-ckt " "Found design unit 1: VT-ckt" {  } { { "arquivos VHDL/VT.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/VT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322721 ""} { "Info" "ISGN_ENTITY_NAME" "1 VT " "Found entity 1: VT" {  } { { "arquivos VHDL/VT.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/VT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivos vhdl/contador_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arquivos vhdl/contador_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_7_bits-ckt " "Found design unit 1: contador_7_bits-ckt" {  } { { "arquivos VHDL/contador_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_7_bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322722 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_7_bits " "Found entity 1: contador_7_bits" {  } { { "arquivos VHDL/contador_7_bits.vhd" "" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/contador_7_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700868322722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700868322722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "M_J_7BITS " "Elaborating entity \"M_J_7BITS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700868322749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_7BITS mux_2x1_7BITS:U0 " "Elaborating entity \"mux_2x1_7BITS\" for hierarchy \"mux_2x1_7BITS:U0\"" {  } { { "arquivos VHDL/M_J_7BITS.vhd" "U0" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/M_J_7BITS.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700868322751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR_7_BITS REGISTRADOR_7_BITS:C0 " "Elaborating entity \"REGISTRADOR_7_BITS\" for hierarchy \"REGISTRADOR_7_BITS:C0\"" {  } { { "arquivos VHDL/M_J_7BITS.vhd" "C0" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/M_J_7BITS.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700868322753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd REGISTRADOR_7_BITS:C0\|ffd:FF6 " "Elaborating entity \"ffd\" for hierarchy \"REGISTRADOR_7_BITS:C0\|ffd:FF6\"" {  } { { "arquivos VHDL/registrador_7_bits.vhd" "FF6" { Text "D:/PROJETO_5/Projeto_5_CD/arquivos VHDL/registrador_7_bits.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700868322754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700868323119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700868323119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700868323134 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700868323134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700868323134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700868323134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700868323145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 20:25:23 2023 " "Processing ended: Fri Nov 24 20:25:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700868323145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700868323145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700868323145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700868323145 ""}
