{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543983221027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543983221043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 22:13:40 2018 " "Processing started: Tue Dec 04 22:13:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543983221043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983221043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TGCo -c TGCo " "Command: quartus_map --read_settings_files=on --write_settings_files=off TGCo -c TGCo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983221043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543983222065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543983222065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_combiner_tgco.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_combiner_tgco.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_combiner_TGCo " "Found entity 1: switch_combiner_TGCo" {  } { { "switch_combiner_TGCo.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/switch_combiner_TGCo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983229975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983229975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tgco.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tgco.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TGCo " "Found entity 1: TGCo" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983230038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983230038 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Output_Logic ACL_Mk2_this.v " "Can't analyze file -- file Output_Logic ACL_Mk2_this.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543983230053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_logic_acl_mk2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_logic_acl_mk2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_ACL_Mk2 " "Found entity 1: Output_Logic_ACL_Mk2" {  } { { "Output_Logic_ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/Output_Logic_ACL_Mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983230116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983230116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TGCo " "Elaborating entity \"TGCo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543983231545 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlcf.bdf 1 1 " "Using design file tlcf.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLCF " "Found entity 1: TLCF" {  } { { "tlcf.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983231654 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983231654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLCF TLCF:inst2 " "Elaborating entity \"TLCF\" for hierarchy \"TLCF:inst2\"" {  } { { "TGCo.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 416 928 1208 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983231654 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Priority_Encoder_4to2_TLCF sadfgsa " "Block or symbol \"Priority_Encoder_4to2_TLCF\" of instance \"sadfgsa\" overlaps another block or symbol" {  } { { "tlcf.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 488 16 168 568 "sadfgsa" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1543983231670 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlc_mk3.bdf 1 1 " "Using design file tlc_mk3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_Mk3 " "Found entity 1: TLC_Mk3" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlc_mk3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983231764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983231764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC_Mk3 TLCF:inst2\|TLC_Mk3:inst2 " "Elaborating entity \"TLC_Mk3\" for hierarchy \"TLCF:inst2\|TLC_Mk3:inst2\"" {  } { { "tlcf.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 424 688 928 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983231764 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF DFF2 " "Primitive \"DFF\" of instance \"DFF2\" not used" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlc_mk3.bdf" { { 312 688 752 392 "DFF2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1543983231779 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_tlc_mk3.v 1 1 " "Using design file output_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TLC_Mk3 " "Found entity 1: Output_Logic_TLC_Mk3" {  } { { "output_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/output_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983231858 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983231858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TLC_Mk3 TLCF:inst2\|TLC_Mk3:inst2\|Output_Logic_TLC_Mk3:inst " "Elaborating entity \"Output_Logic_TLC_Mk3\" for hierarchy \"TLCF:inst2\|TLC_Mk3:inst2\|Output_Logic_TLC_Mk3:inst\"" {  } { { "tlc_mk3.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlc_mk3.bdf" { { 552 776 928 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983231858 ""}
{ "Warning" "WSGN_SEARCH_FILE" "capacity_check_tcl_mk3.v 1 1 " "Using design file capacity_check_tcl_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Capacity_Check_TCL_Mk3 " "Found entity 1: Capacity_Check_TCL_Mk3" {  } { { "capacity_check_tcl_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/capacity_check_tcl_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983231967 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983231967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Capacity_Check_TCL_Mk3 TLCF:inst2\|TLC_Mk3:inst2\|Capacity_Check_TCL_Mk3:inst5 " "Elaborating entity \"Capacity_Check_TCL_Mk3\" for hierarchy \"TLCF:inst2\|TLC_Mk3:inst2\|Capacity_Check_TCL_Mk3:inst5\"" {  } { { "tlc_mk3.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlc_mk3.bdf" { { 488 440 664 600 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983231967 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_tlc_mk3.v 1 1 " "Using design file input_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TLC_Mk3 " "Found entity 1: Input_Logic_TLC_Mk3" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/input_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TLC_Mk3 TLCF:inst2\|TLC_Mk3:inst2\|Input_Logic_TLC_Mk3:inst1 " "Elaborating entity \"Input_Logic_TLC_Mk3\" for hierarchy \"TLCF:inst2\|TLC_Mk3:inst2\|Input_Logic_TLC_Mk3:inst1\"" {  } { { "tlc_mk3.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlc_mk3.bdf" { { 520 272 424 632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_2to4_tclf.v 1 1 " "Using design file decoder_2to4_tclf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4_TCLF " "Found entity 1: decoder_2to4_TCLF" {  } { { "decoder_2to4_tclf.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/decoder_2to4_tclf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232154 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2to4_TCLF TLCF:inst2\|decoder_2to4_TCLF:inst4 " "Elaborating entity \"decoder_2to4_TCLF\" for hierarchy \"TLCF:inst2\|decoder_2to4_TCLF:inst4\"" {  } { { "tlcf.bdf" "inst4" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 472 192 376 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232154 ""}
{ "Warning" "WSGN_SEARCH_FILE" "priority_encoder_4to2_tlcf.v 1 1 " "Using design file priority_encoder_4to2_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4to2_TLCF " "Found entity 1: Priority_Encoder_4to2_TLCF" {  } { { "priority_encoder_4to2_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/priority_encoder_4to2_tlcf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_4to2_TLCF TLCF:inst2\|Priority_Encoder_4to2_TLCF:sadfgsa " "Elaborating entity \"Priority_Encoder_4to2_TLCF\" for hierarchy \"TLCF:inst2\|Priority_Encoder_4to2_TLCF:sadfgsa\"" {  } { { "tlcf.bdf" "sadfgsa" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 488 16 168 568 "sadfgsa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232257 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_control0_maker_tlcf.v 1 1 " "Using design file counter_control0_maker_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Control0_Maker_TLCF " "Found entity 1: Counter_Control0_Maker_TLCF" {  } { { "counter_control0_maker_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/counter_control0_maker_tlcf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Control0_Maker_TLCF TLCF:inst2\|Counter_Control0_Maker_TLCF:inst5 " "Elaborating entity \"Counter_Control0_Maker_TLCF\" for hierarchy \"TLCF:inst2\|Counter_Control0_Maker_TLCF:inst5\"" {  } { { "tlcf.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 512 416 624 592 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232350 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_control1_maker_tlcf.v 1 1 " "Using design file counter_control1_maker_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Control1_Maker_TLCF " "Found entity 1: Counter_Control1_Maker_TLCF" {  } { { "counter_control1_maker_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/counter_control1_maker_tlcf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232444 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Control1_Maker_TLCF TLCF:inst2\|Counter_Control1_Maker_TLCF:inst6 " "Elaborating entity \"Counter_Control1_Maker_TLCF\" for hierarchy \"TLCF:inst2\|Counter_Control1_Maker_TLCF:inst6\"" {  } { { "tlcf.bdf" "inst6" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 344 408 616 424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232444 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_control3_maker_tlcf.v 1 1 " "Using design file counter_control3_maker_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Control3_Maker_TLCF " "Found entity 1: Counter_Control3_Maker_TLCF" {  } { { "counter_control3_maker_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/counter_control3_maker_tlcf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232538 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Control3_Maker_TLCF TLCF:inst2\|Counter_Control3_Maker_TLCF:inst8 " "Elaborating entity \"Counter_Control3_Maker_TLCF\" for hierarchy \"TLCF:inst2\|Counter_Control3_Maker_TLCF:inst8\"" {  } { { "tlcf.bdf" "inst8" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 216 408 616 296 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232554 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_control2_maker_tlcf.v 1 1 " "Using design file counter_control2_maker_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Control2_Maker_TLCF " "Found entity 1: Counter_Control2_Maker_TLCF" {  } { { "counter_control2_maker_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/counter_control2_maker_tlcf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232647 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Control2_Maker_TLCF TLCF:inst2\|Counter_Control2_Maker_TLCF:inst7 " "Elaborating entity \"Counter_Control2_Maker_TLCF\" for hierarchy \"TLCF:inst2\|Counter_Control2_Maker_TLCF:inst7\"" {  } { { "tlcf.bdf" "inst7" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tlcf.bdf" { { 88 408 616 168 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232647 ""}
{ "Warning" "WSGN_SEARCH_FILE" "msm.v 1 1 " "Using design file msm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MSM " "Found entity 1: MSM" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSM MSM:inst " "Elaborating entity \"MSM\" for hierarchy \"MSM:inst\"" {  } { { "TGCo.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 176 360 624 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232741 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "acl_selected msm.v(44) " "Verilog HDL Always Construct warning at msm.v(44): variable \"acl_selected\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543983232757 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "msm.v(16) " "Verilog HDL Case Statement warning at msm.v(16): incomplete case statement has no default case item" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543983232757 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRL_Capacity msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"IRL_Capacity\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRL_Select msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"IRL_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRL_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"IRL_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Control msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Control\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Select msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TLCF_Enable msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"TLCF_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_Enable msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_Select msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_In msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"RF_In\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ACL_Clock msm.v(13) " "Verilog HDL Always Construct warning at msm.v(13): inferring latch(es) for variable \"ACL_Clock\", which holds its previous value in one or more paths through the always construct" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACL_Clock msm.v(13) " "Inferred latch for \"ACL_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[0\] msm.v(13) " "Inferred latch for \"RF_In\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[1\] msm.v(13) " "Inferred latch for \"RF_In\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[2\] msm.v(13) " "Inferred latch for \"RF_In\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_In\[3\] msm.v(13) " "Inferred latch for \"RF_In\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[0\] msm.v(13) " "Inferred latch for \"RF_Select\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[1\] msm.v(13) " "Inferred latch for \"RF_Select\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[2\] msm.v(13) " "Inferred latch for \"RF_Select\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Select\[3\] msm.v(13) " "Inferred latch for \"RF_Select\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Clock msm.v(13) " "Inferred latch for \"RF_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Enable msm.v(13) " "Inferred latch for \"RF_Enable\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Enable msm.v(13) " "Inferred latch for \"TLCF_Enable\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[0\] msm.v(13) " "Inferred latch for \"TLCF_Select\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[1\] msm.v(13) " "Inferred latch for \"TLCF_Select\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[2\] msm.v(13) " "Inferred latch for \"TLCF_Select\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Select\[3\] msm.v(13) " "Inferred latch for \"TLCF_Select\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Control msm.v(13) " "Inferred latch for \"TLCF_Control\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TLCF_Clock msm.v(13) " "Inferred latch for \"TLCF_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Clock msm.v(13) " "Inferred latch for \"IRL_Clock\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Select msm.v(13) " "Inferred latch for \"IRL_Select\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[0\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[0\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[1\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[1\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[2\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[2\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRL_Capacity\[3\] msm.v(13) " "Inferred latch for \"IRL_Capacity\[3\]\" at msm.v(13)" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983232773 "|TGCo|MSM:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232866 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst9 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst9\"" {  } { { "TGCo.bdf" "inst9" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 296 0 152 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232866 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983232976 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983232976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_generator:inst9\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_generator:inst9\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/clock_generator.bdf" { { 208 184 336 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983232976 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_machine_mk2.bdf 1 1 " "Using design file acl_machine_mk2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine_Mk2 " "Found entity 1: ACL_Machine_Mk2" {  } { { "acl_machine_mk2.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/acl_machine_mk2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983233085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983233085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACL_Machine_Mk2 ACL_Machine_Mk2:inst16 " "Elaborating entity \"ACL_Machine_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst16\"" {  } { { "TGCo.bdf" "inst16" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 416 640 880 544 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983233085 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_machine.bdf 1 1 " "Using design file acl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine " "Found entity 1: ACL_Machine" {  } { { "acl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/acl_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983233194 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983233194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACL_Machine ACL_Machine_Mk2:inst16\|ACL_Machine:inst1 " "Elaborating entity \"ACL_Machine\" for hierarchy \"ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\"" {  } { { "acl_machine_mk2.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/acl_machine_mk2.bdf" { { 288 1144 1384 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983233194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_ACL_Mk2 ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Output_Logic_ACL_Mk2:ints9 " "Elaborating entity \"Output_Logic_ACL_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Output_Logic_ACL_Mk2:ints9\"" {  } { { "acl_machine.bdf" "ints9" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/acl_machine.bdf" { { 360 1128 1280 440 "ints9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_acl_mk2.v 1 1 " "Using design file input_logic_acl_mk2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_ACL_Mk2 " "Found entity 1: Input_Logic_ACL_Mk2" {  } { { "input_logic_acl_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/input_logic_acl_mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983234319 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983234319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_ACL_Mk2 ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Input_Logic_ACL_Mk2:inst " "Elaborating entity \"Input_Logic_ACL_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Input_Logic_ACL_Mk2:inst\"" {  } { { "acl_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/acl_machine.bdf" { { 328 784 1008 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234319 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod5_counter_acl.bdf 1 1 " "Using design file mod5_counter_acl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mod5_Counter_ACL " "Found entity 1: Mod5_Counter_ACL" {  } { { "mod5_counter_acl.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/mod5_counter_acl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983234445 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983234445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod5_Counter_ACL ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst3 " "Elaborating entity \"Mod5_Counter_ACL\" for hierarchy \"ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst3\"" {  } { { "acl_machine.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/acl_machine.bdf" { { 392 512 720 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234445 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_mod5_counter_acl.v 1 1 " "Using design file output_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_Mod5_Counter_ACL " "Found entity 1: Output_Logic_Mod5_Counter_ACL" {  } { { "output_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/output_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983234570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983234570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_Mod5_Counter_ACL ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst3\|Output_Logic_Mod5_Counter_ACL:inst4 " "Elaborating entity \"Output_Logic_Mod5_Counter_ACL\" for hierarchy \"ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst3\|Output_Logic_Mod5_Counter_ACL:inst4\"" {  } { { "mod5_counter_acl.bdf" "inst4" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/mod5_counter_acl.bdf" { { 400 776 928 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_mod5_counter_acl.v 1 1 " "Using design file input_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_Mod5_Counter_ACL " "Found entity 1: Input_Logic_Mod5_Counter_ACL" {  } { { "input_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/input_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983234710 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983234710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_Mod5_Counter_ACL ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst3\|Input_Logic_Mod5_Counter_ACL:inst " "Elaborating entity \"Input_Logic_Mod5_Counter_ACL\" for hierarchy \"ACL_Machine_Mk2:inst16\|ACL_Machine:inst1\|Mod5_Counter_ACL:inst3\|Input_Logic_Mod5_Counter_ACL:inst\"" {  } { { "mod5_counter_acl.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/mod5_counter_acl.bdf" { { 392 480 632 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234710 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lane_has_1_car_acl_machine_mk2.v 1 1 " "Using design file lane_has_1_car_acl_machine_mk2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lane_Has_1_Car_ACL_Machine_Mk2 " "Found entity 1: Lane_Has_1_Car_ACL_Machine_Mk2" {  } { { "lane_has_1_car_acl_machine_mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/lane_has_1_car_acl_machine_mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983234841 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983234841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lane_Has_1_Car_ACL_Machine_Mk2 ACL_Machine_Mk2:inst16\|Lane_Has_1_Car_ACL_Machine_Mk2:inst " "Elaborating entity \"Lane_Has_1_Car_ACL_Machine_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst16\|Lane_Has_1_Car_ACL_Machine_Mk2:inst\"" {  } { { "acl_machine_mk2.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/acl_machine_mk2.bdf" { { 264 912 1104 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_combiner_TGCo switch_combiner_TGCo:inst12 " "Elaborating entity \"switch_combiner_TGCo\" for hierarchy \"switch_combiner_TGCo:inst12\"" {  } { { "TGCo.bdf" "inst12" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 456 336 528 568 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234888 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch_debouncer.bdf 1 1 " "Using design file switch_debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 switch_debouncer " "Found entity 1: switch_debouncer" {  } { { "switch_debouncer.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/switch_debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983234966 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983234966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_debouncer switch_debouncer:inst7 " "Elaborating entity \"switch_debouncer\" for hierarchy \"switch_debouncer:inst7\"" {  } { { "TGCo.bdf" "inst7" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 336 152 312 432 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983234982 ""}
{ "Warning" "WSGN_SEARCH_FILE" "irl_machine.bdf 1 1 " "Using design file irl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IRL_Machine " "Found entity 1: IRL_Machine" {  } { { "irl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/irl_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983235410 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983235410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRL_Machine IRL_Machine:inst3 " "Elaborating entity \"IRL_Machine\" for hierarchy \"IRL_Machine:inst3\"" {  } { { "TGCo.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 104 936 1200 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983235410 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_3bit.v 1 1 " "Using design file bus_split_3bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_split_3bit " "Found entity 1: bus_split_3bit" {  } { { "bus_split_3bit.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/bus_split_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983235535 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983235535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_3bit IRL_Machine:inst3\|bus_split_3bit:inst2 " "Elaborating entity \"bus_split_3bit\" for hierarchy \"IRL_Machine:inst3\|bus_split_3bit:inst2\"" {  } { { "irl_machine.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/irl_machine.bdf" { { 328 840 992 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983235535 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_irl.v 1 1 " "Using design file output_logic_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_IRL " "Found entity 1: Output_Logic_IRL" {  } { { "output_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/output_logic_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983235660 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983235660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_IRL IRL_Machine:inst3\|Output_Logic_IRL:inst " "Elaborating entity \"Output_Logic_IRL\" for hierarchy \"IRL_Machine:inst3\|Output_Logic_IRL:inst\"" {  } { { "irl_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/irl_machine.bdf" { { 328 688 840 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983235660 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_irl.v 1 1 " "Using design file input_logic_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_IRL " "Found entity 1: Input_Logic_IRL" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/input_logic_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983235788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983235788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_IRL IRL_Machine:inst3\|Input_Logic_IRL:inst13 " "Elaborating entity \"Input_Logic_IRL\" for hierarchy \"IRL_Machine:inst3\|Input_Logic_IRL:inst13\"" {  } { { "irl_machine.bdf" "inst13" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/irl_machine.bdf" { { 296 376 528 408 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983235788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "w_irl.v 1 1 " "Using design file w_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 w_IRL " "Found entity 1: w_IRL" {  } { { "w_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/w_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983235938 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983235938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_IRL IRL_Machine:inst3\|w_IRL:inst12 " "Elaborating entity \"w_IRL\" for hierarchy \"IRL_Machine:inst3\|w_IRL:inst12\"" {  } { { "irl_machine.bdf" "inst12" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/irl_machine.bdf" { { 296 216 352 376 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983235938 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lr_machine.bdf 1 1 " "Using design file lr_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LR_Machine " "Found entity 1: LR_Machine" {  } { { "lr_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/lr_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983236425 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983236425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LR_Machine IRL_Machine:inst3\|LR_Machine:klasdjf " "Elaborating entity \"LR_Machine\" for hierarchy \"IRL_Machine:inst3\|LR_Machine:klasdjf\"" {  } { { "irl_machine.bdf" "klasdjf" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/irl_machine.bdf" { { 296 -8 184 392 "klasdjf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983236441 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logic_lr.v 1 1 " "Using design file logic_lr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_LR " "Found entity 1: Logic_LR" {  } { { "logic_lr.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/logic_lr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983236566 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983236566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_LR IRL_Machine:inst3\|LR_Machine:klasdjf\|Logic_LR:inst " "Elaborating entity \"Logic_LR\" for hierarchy \"IRL_Machine:inst3\|LR_Machine:klasdjf\|Logic_LR:inst\"" {  } { { "lr_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/lr_machine.bdf" { { 216 472 624 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983236582 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tgc_machine.bdf 1 1 " "Using design file tgc_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TGC_Machine " "Found entity 1: TGC_Machine" {  } { { "tgc_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tgc_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983236769 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983236769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TGC_Machine TGC_Machine:inst6 " "Elaborating entity \"TGC_Machine\" for hierarchy \"TGC_Machine:inst6\"" {  } { { "TGCo.bdf" "inst6" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 176 48 296 272 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983236769 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_tgc.v 1 1 " "Using design file output_logic_tgc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TGC " "Found entity 1: Output_Logic_TGC" {  } { { "output_logic_tgc.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/output_logic_tgc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983236926 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983236926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TGC TGC_Machine:inst6\|Output_Logic_TGC:inst7 " "Elaborating entity \"Output_Logic_TGC\" for hierarchy \"TGC_Machine:inst6\|Output_Logic_TGC:inst7\"" {  } { { "tgc_machine.bdf" "inst7" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tgc_machine.bdf" { { 280 624 776 360 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983236926 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_tgc.v 1 1 " "Using design file input_logic_tgc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TGC " "Found entity 1: Input_Logic_TGC" {  } { { "input_logic_tgc.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/input_logic_tgc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983237051 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983237051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TGC TGC_Machine:inst6\|Input_Logic_TGC:inst " "Elaborating entity \"Input_Logic_TGC\" for hierarchy \"TGC_Machine:inst6\|Input_Logic_TGC:inst\"" {  } { { "tgc_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/tgc_machine.bdf" { { 240 360 512 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983237051 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4_4bit_register_file.bdf 1 1 " "Using design file 4_4bit_register_file.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4_4bit_Register_File " "Found entity 1: 4_4bit_Register_File" {  } { { "4_4bit_register_file.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/4_4bit_register_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983237191 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983237191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_4bit_Register_File 4_4bit_Register_File:inst5 " "Elaborating entity \"4_4bit_Register_File\" for hierarchy \"4_4bit_Register_File:inst5\"" {  } { { "TGCo.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 256 936 1264 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983237191 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4to1.v 1 1 " "Using design file mux_4to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "mux_4to1.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983237316 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983237316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 4_4bit_Register_File:inst5\|Mux_4to1:inst1 " "Elaborating entity \"Mux_4to1\" for hierarchy \"4_4bit_Register_File:inst5\|Mux_4to1:inst1\"" {  } { { "4_4bit_register_file.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/4_4bit_register_file.bdf" { { 592 864 1024 736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983237332 ""}
{ "Warning" "WSGN_SEARCH_FILE" "priority_encoder_4to2_4brl.v 1 1 " "Using design file priority_encoder_4to2_4brl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4to2_4bRL " "Found entity 1: Priority_Encoder_4to2_4bRL" {  } { { "priority_encoder_4to2_4brl.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/priority_encoder_4to2_4brl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983238051 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983238051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_4to2_4bRL 4_4bit_Register_File:inst5\|Priority_Encoder_4to2_4bRL:inst2 " "Elaborating entity \"Priority_Encoder_4to2_4bRL\" for hierarchy \"4_4bit_Register_File:inst5\|Priority_Encoder_4to2_4bRL:inst2\"" {  } { { "4_4bit_register_file.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/4_4bit_register_file.bdf" { { 696 240 392 776 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238051 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bit_register.bdf 1 1 " "Using design file 4bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_Register " "Found entity 1: 4bit_Register" {  } { { "4bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/4bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983238176 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983238176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_Register 4_4bit_Register_File:inst5\|4bit_Register:Register3 " "Elaborating entity \"4bit_Register\" for hierarchy \"4_4bit_Register_File:inst5\|4bit_Register:Register3\"" {  } { { "4_4bit_register_file.bdf" "Register3" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/4_4bit_register_file.bdf" { { 256 664 808 384 "Register3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238192 ""}
{ "Warning" "WSGN_SEARCH_FILE" "1bit_register.bdf 1 1 " "Using design file 1bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1bit_Register " "Found entity 1: 1bit_Register" {  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/1bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983238301 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983238301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bit_Register 4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3 " "Elaborating entity \"1bit_Register\" for hierarchy \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\"" {  } { { "4bit_register.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/4bit_register.bdf" { { 344 944 1040 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX 4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_register.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Instantiated megafunction \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543983238379 ""}  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543983238379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux 4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/db/mux_7rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983238535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983238535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc 4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"4_4bit_Register_File:inst5\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238535 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_2to4.v 1 1 " "Using design file decoder_2to4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "decoder_2to4.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543983238770 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543983238770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_2to4 4_4bit_Register_File:inst5\|Decoder_2to4:inst " "Elaborating entity \"Decoder_2to4\" for hierarchy \"4_4bit_Register_File:inst5\|Decoder_2to4:inst\"" {  } { { "4_4bit_register_file.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/4_4bit_register_file.bdf" { { 656 416 568 736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983238770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|TLCF_Control " "LATCH primitive \"MSM:inst\|TLCF_Control\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|IRL_Capacity\[0\] " "LATCH primitive \"MSM:inst\|IRL_Capacity\[0\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|IRL_Capacity\[1\] " "LATCH primitive \"MSM:inst\|IRL_Capacity\[1\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|IRL_Capacity\[2\] " "LATCH primitive \"MSM:inst\|IRL_Capacity\[2\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|IRL_Capacity\[3\] " "LATCH primitive \"MSM:inst\|IRL_Capacity\[3\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_In\[0\] " "LATCH primitive \"MSM:inst\|RF_In\[0\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_In\[1\] " "LATCH primitive \"MSM:inst\|RF_In\[1\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_In\[2\] " "LATCH primitive \"MSM:inst\|RF_In\[2\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_In\[3\] " "LATCH primitive \"MSM:inst\|RF_In\[3\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_Select\[1\] " "LATCH primitive \"MSM:inst\|RF_Select\[1\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_Select\[2\] " "LATCH primitive \"MSM:inst\|RF_Select\[2\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_Select\[3\] " "LATCH primitive \"MSM:inst\|RF_Select\[3\]\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MSM:inst\|RF_Clock " "LATCH primitive \"MSM:inst\|RF_Clock\" is permanently enabled" {  } { { "msm.v" "" { Text "U:/Classes/CPRE281/finalProj/The_Grand_Combo/msm.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543983240391 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Counter0\[3\] GND " "Pin \"Counter0\[3\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 488 1248 1424 504 "Counter0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter0\[2\] GND " "Pin \"Counter0\[2\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 488 1248 1424 504 "Counter0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter0\[1\] GND " "Pin \"Counter0\[1\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 488 1248 1424 504 "Counter0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter0\[0\] GND " "Pin \"Counter0\[0\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 488 1248 1424 504 "Counter0\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter1\[3\] GND " "Pin \"Counter1\[3\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 472 1248 1424 488 "Counter1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter1\[2\] GND " "Pin \"Counter1\[2\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 472 1248 1424 488 "Counter1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter1\[1\] GND " "Pin \"Counter1\[1\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 472 1248 1424 488 "Counter1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter1\[0\] GND " "Pin \"Counter1\[0\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 472 1248 1424 488 "Counter1\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter2\[3\] GND " "Pin \"Counter2\[3\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 456 1248 1424 472 "Counter2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter2\[2\] GND " "Pin \"Counter2\[2\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 456 1248 1424 472 "Counter2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter2\[1\] GND " "Pin \"Counter2\[1\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 456 1248 1424 472 "Counter2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter2\[0\] GND " "Pin \"Counter2\[0\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 456 1248 1424 472 "Counter2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter3\[3\] GND " "Pin \"Counter3\[3\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 440 1248 1424 456 "Counter3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter3\[2\] GND " "Pin \"Counter3\[2\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 440 1248 1424 456 "Counter3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter3\[1\] GND " "Pin \"Counter3\[1\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 440 1248 1424 456 "Counter3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Counter3\[0\] GND " "Pin \"Counter3\[0\]\" is stuck at GND" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 440 1248 1424 456 "Counter3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543983241125 "|TGCo|Counter3[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543983241125 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "127 " "127 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543983241234 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543983243208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543983243208 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 320 -192 -24 336 "Clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543983244471 "|TGCo|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_button " "No output dependent on input pin \"control_button\"" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 288 -184 -16 304 "control_button" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543983244471 "|TGCo|control_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_switches\[3\] " "No output dependent on input pin \"control_switches\[3\]\"" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 344 -232 -24 360 "control_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543983244471 "|TGCo|control_switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_switches\[2\] " "No output dependent on input pin \"control_switches\[2\]\"" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 344 -232 -24 360 "control_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543983244471 "|TGCo|control_switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_switches\[1\] " "No output dependent on input pin \"control_switches\[1\]\"" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 344 -232 -24 360 "control_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543983244471 "|TGCo|control_switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_switches\[0\] " "No output dependent on input pin \"control_switches\[0\]\"" {  } { { "TGCo.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/The_Grand_Combo/TGCo.bdf" { { 344 -232 -24 360 "control_switches" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543983244471 "|TGCo|control_switches[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543983244471 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543983244487 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543983244487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543983244487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "643 " "Peak virtual memory: 643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543983244928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 22:14:04 2018 " "Processing ended: Tue Dec 04 22:14:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543983244928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543983244928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543983244928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543983244928 ""}
