
BOOTLOADER_NEW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .shared_api_section 00000014  08000200  08000200  00001200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00004e94  08000220  08000220  00001220  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000880  080050b4  080050b4  000060b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08005934  08005934  00007068  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  08005934  08005934  00006934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0800593c  0800593c  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0800593c  0800593c  0000693c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  08005940  08005940  00006940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000068  20000000  08005944  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00001a38  20000068  080059ac  00007068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001aa0  080059ac  00007aa0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00032f6f  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004b80  00000000  00000000  0003a007  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00029f08  00000000  00000000  0003eb87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000010c8  00000000  00000000  00068a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00005443  00000000  00000000  00069b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00028c37  00000000  00000000  0006ef9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002dbd9  00000000  00000000  00097bd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f21c3  00000000  00000000  000c57ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001b796e  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00003668  00000000  00000000  001b79b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000009c  00000000  00000000  001bb01c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000220 <__do_global_dtors_aux>:
 8000220:	b510      	push	{r4, lr}
 8000222:	4c05      	ldr	r4, [pc, #20]	@ (8000238 <__do_global_dtors_aux+0x18>)
 8000224:	7823      	ldrb	r3, [r4, #0]
 8000226:	b933      	cbnz	r3, 8000236 <__do_global_dtors_aux+0x16>
 8000228:	4b04      	ldr	r3, [pc, #16]	@ (800023c <__do_global_dtors_aux+0x1c>)
 800022a:	b113      	cbz	r3, 8000232 <__do_global_dtors_aux+0x12>
 800022c:	4804      	ldr	r0, [pc, #16]	@ (8000240 <__do_global_dtors_aux+0x20>)
 800022e:	f3af 8000 	nop.w
 8000232:	2301      	movs	r3, #1
 8000234:	7023      	strb	r3, [r4, #0]
 8000236:	bd10      	pop	{r4, pc}
 8000238:	20000068 	.word	0x20000068
 800023c:	00000000 	.word	0x00000000
 8000240:	0800509c 	.word	0x0800509c

08000244 <frame_dummy>:
 8000244:	b508      	push	{r3, lr}
 8000246:	4b03      	ldr	r3, [pc, #12]	@ (8000254 <frame_dummy+0x10>)
 8000248:	b11b      	cbz	r3, 8000252 <frame_dummy+0xe>
 800024a:	4903      	ldr	r1, [pc, #12]	@ (8000258 <frame_dummy+0x14>)
 800024c:	4803      	ldr	r0, [pc, #12]	@ (800025c <frame_dummy+0x18>)
 800024e:	f3af 8000 	nop.w
 8000252:	bd08      	pop	{r3, pc}
 8000254:	00000000 	.word	0x00000000
 8000258:	2000006c 	.word	0x2000006c
 800025c:	0800509c 	.word	0x0800509c

08000260 <memchr>:
 8000260:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000264:	2a10      	cmp	r2, #16
 8000266:	db2b      	blt.n	80002c0 <memchr+0x60>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	d008      	beq.n	8000280 <memchr+0x20>
 800026e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000272:	3a01      	subs	r2, #1
 8000274:	428b      	cmp	r3, r1
 8000276:	d02d      	beq.n	80002d4 <memchr+0x74>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	b342      	cbz	r2, 80002d0 <memchr+0x70>
 800027e:	d1f6      	bne.n	800026e <memchr+0xe>
 8000280:	b4f0      	push	{r4, r5, r6, r7}
 8000282:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000286:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800028a:	f022 0407 	bic.w	r4, r2, #7
 800028e:	f07f 0700 	mvns.w	r7, #0
 8000292:	2300      	movs	r3, #0
 8000294:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000298:	3c08      	subs	r4, #8
 800029a:	ea85 0501 	eor.w	r5, r5, r1
 800029e:	ea86 0601 	eor.w	r6, r6, r1
 80002a2:	fa85 f547 	uadd8	r5, r5, r7
 80002a6:	faa3 f587 	sel	r5, r3, r7
 80002aa:	fa86 f647 	uadd8	r6, r6, r7
 80002ae:	faa5 f687 	sel	r6, r5, r7
 80002b2:	b98e      	cbnz	r6, 80002d8 <memchr+0x78>
 80002b4:	d1ee      	bne.n	8000294 <memchr+0x34>
 80002b6:	bcf0      	pop	{r4, r5, r6, r7}
 80002b8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002bc:	f002 0207 	and.w	r2, r2, #7
 80002c0:	b132      	cbz	r2, 80002d0 <memchr+0x70>
 80002c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c6:	3a01      	subs	r2, #1
 80002c8:	ea83 0301 	eor.w	r3, r3, r1
 80002cc:	b113      	cbz	r3, 80002d4 <memchr+0x74>
 80002ce:	d1f8      	bne.n	80002c2 <memchr+0x62>
 80002d0:	2000      	movs	r0, #0
 80002d2:	4770      	bx	lr
 80002d4:	3801      	subs	r0, #1
 80002d6:	4770      	bx	lr
 80002d8:	2d00      	cmp	r5, #0
 80002da:	bf06      	itte	eq
 80002dc:	4635      	moveq	r5, r6
 80002de:	3803      	subeq	r0, #3
 80002e0:	3807      	subne	r0, #7
 80002e2:	f015 0f01 	tst.w	r5, #1
 80002e6:	d107      	bne.n	80002f8 <memchr+0x98>
 80002e8:	3001      	adds	r0, #1
 80002ea:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ee:	bf02      	ittt	eq
 80002f0:	3001      	addeq	r0, #1
 80002f2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002f6:	3001      	addeq	r0, #1
 80002f8:	bcf0      	pop	{r4, r5, r6, r7}
 80002fa:	3801      	subs	r0, #1
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop

08000300 <__aeabi_uldivmod>:
 8000300:	b953      	cbnz	r3, 8000318 <__aeabi_uldivmod+0x18>
 8000302:	b94a      	cbnz	r2, 8000318 <__aeabi_uldivmod+0x18>
 8000304:	2900      	cmp	r1, #0
 8000306:	bf08      	it	eq
 8000308:	2800      	cmpeq	r0, #0
 800030a:	bf1c      	itt	ne
 800030c:	f04f 31ff 	movne.w	r1, #4294967295
 8000310:	f04f 30ff 	movne.w	r0, #4294967295
 8000314:	f000 b988 	b.w	8000628 <__aeabi_idiv0>
 8000318:	f1ad 0c08 	sub.w	ip, sp, #8
 800031c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000320:	f000 f806 	bl	8000330 <__udivmoddi4>
 8000324:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000328:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800032c:	b004      	add	sp, #16
 800032e:	4770      	bx	lr

08000330 <__udivmoddi4>:
 8000330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000334:	9d08      	ldr	r5, [sp, #32]
 8000336:	468e      	mov	lr, r1
 8000338:	4604      	mov	r4, r0
 800033a:	4688      	mov	r8, r1
 800033c:	2b00      	cmp	r3, #0
 800033e:	d14a      	bne.n	80003d6 <__udivmoddi4+0xa6>
 8000340:	428a      	cmp	r2, r1
 8000342:	4617      	mov	r7, r2
 8000344:	d962      	bls.n	800040c <__udivmoddi4+0xdc>
 8000346:	fab2 f682 	clz	r6, r2
 800034a:	b14e      	cbz	r6, 8000360 <__udivmoddi4+0x30>
 800034c:	f1c6 0320 	rsb	r3, r6, #32
 8000350:	fa01 f806 	lsl.w	r8, r1, r6
 8000354:	fa20 f303 	lsr.w	r3, r0, r3
 8000358:	40b7      	lsls	r7, r6
 800035a:	ea43 0808 	orr.w	r8, r3, r8
 800035e:	40b4      	lsls	r4, r6
 8000360:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000364:	fa1f fc87 	uxth.w	ip, r7
 8000368:	fbb8 f1fe 	udiv	r1, r8, lr
 800036c:	0c23      	lsrs	r3, r4, #16
 800036e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000372:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000376:	fb01 f20c 	mul.w	r2, r1, ip
 800037a:	429a      	cmp	r2, r3
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0x62>
 800037e:	18fb      	adds	r3, r7, r3
 8000380:	f101 30ff 	add.w	r0, r1, #4294967295
 8000384:	f080 80ea 	bcs.w	800055c <__udivmoddi4+0x22c>
 8000388:	429a      	cmp	r2, r3
 800038a:	f240 80e7 	bls.w	800055c <__udivmoddi4+0x22c>
 800038e:	3902      	subs	r1, #2
 8000390:	443b      	add	r3, r7
 8000392:	1a9a      	subs	r2, r3, r2
 8000394:	b2a3      	uxth	r3, r4
 8000396:	fbb2 f0fe 	udiv	r0, r2, lr
 800039a:	fb0e 2210 	mls	r2, lr, r0, r2
 800039e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003a6:	459c      	cmp	ip, r3
 80003a8:	d909      	bls.n	80003be <__udivmoddi4+0x8e>
 80003aa:	18fb      	adds	r3, r7, r3
 80003ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80003b0:	f080 80d6 	bcs.w	8000560 <__udivmoddi4+0x230>
 80003b4:	459c      	cmp	ip, r3
 80003b6:	f240 80d3 	bls.w	8000560 <__udivmoddi4+0x230>
 80003ba:	443b      	add	r3, r7
 80003bc:	3802      	subs	r0, #2
 80003be:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003c2:	eba3 030c 	sub.w	r3, r3, ip
 80003c6:	2100      	movs	r1, #0
 80003c8:	b11d      	cbz	r5, 80003d2 <__udivmoddi4+0xa2>
 80003ca:	40f3      	lsrs	r3, r6
 80003cc:	2200      	movs	r2, #0
 80003ce:	e9c5 3200 	strd	r3, r2, [r5]
 80003d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d905      	bls.n	80003e6 <__udivmoddi4+0xb6>
 80003da:	b10d      	cbz	r5, 80003e0 <__udivmoddi4+0xb0>
 80003dc:	e9c5 0100 	strd	r0, r1, [r5]
 80003e0:	2100      	movs	r1, #0
 80003e2:	4608      	mov	r0, r1
 80003e4:	e7f5      	b.n	80003d2 <__udivmoddi4+0xa2>
 80003e6:	fab3 f183 	clz	r1, r3
 80003ea:	2900      	cmp	r1, #0
 80003ec:	d146      	bne.n	800047c <__udivmoddi4+0x14c>
 80003ee:	4573      	cmp	r3, lr
 80003f0:	d302      	bcc.n	80003f8 <__udivmoddi4+0xc8>
 80003f2:	4282      	cmp	r2, r0
 80003f4:	f200 8105 	bhi.w	8000602 <__udivmoddi4+0x2d2>
 80003f8:	1a84      	subs	r4, r0, r2
 80003fa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003fe:	2001      	movs	r0, #1
 8000400:	4690      	mov	r8, r2
 8000402:	2d00      	cmp	r5, #0
 8000404:	d0e5      	beq.n	80003d2 <__udivmoddi4+0xa2>
 8000406:	e9c5 4800 	strd	r4, r8, [r5]
 800040a:	e7e2      	b.n	80003d2 <__udivmoddi4+0xa2>
 800040c:	2a00      	cmp	r2, #0
 800040e:	f000 8090 	beq.w	8000532 <__udivmoddi4+0x202>
 8000412:	fab2 f682 	clz	r6, r2
 8000416:	2e00      	cmp	r6, #0
 8000418:	f040 80a4 	bne.w	8000564 <__udivmoddi4+0x234>
 800041c:	1a8a      	subs	r2, r1, r2
 800041e:	0c03      	lsrs	r3, r0, #16
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	b280      	uxth	r0, r0
 8000426:	b2bc      	uxth	r4, r7
 8000428:	2101      	movs	r1, #1
 800042a:	fbb2 fcfe 	udiv	ip, r2, lr
 800042e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000432:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000436:	fb04 f20c 	mul.w	r2, r4, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x11e>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000444:	d202      	bcs.n	800044c <__udivmoddi4+0x11c>
 8000446:	429a      	cmp	r2, r3
 8000448:	f200 80e0 	bhi.w	800060c <__udivmoddi4+0x2dc>
 800044c:	46c4      	mov	ip, r8
 800044e:	1a9b      	subs	r3, r3, r2
 8000450:	fbb3 f2fe 	udiv	r2, r3, lr
 8000454:	fb0e 3312 	mls	r3, lr, r2, r3
 8000458:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800045c:	fb02 f404 	mul.w	r4, r2, r4
 8000460:	429c      	cmp	r4, r3
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x144>
 8000464:	18fb      	adds	r3, r7, r3
 8000466:	f102 30ff 	add.w	r0, r2, #4294967295
 800046a:	d202      	bcs.n	8000472 <__udivmoddi4+0x142>
 800046c:	429c      	cmp	r4, r3
 800046e:	f200 80ca 	bhi.w	8000606 <__udivmoddi4+0x2d6>
 8000472:	4602      	mov	r2, r0
 8000474:	1b1b      	subs	r3, r3, r4
 8000476:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800047a:	e7a5      	b.n	80003c8 <__udivmoddi4+0x98>
 800047c:	f1c1 0620 	rsb	r6, r1, #32
 8000480:	408b      	lsls	r3, r1
 8000482:	fa22 f706 	lsr.w	r7, r2, r6
 8000486:	431f      	orrs	r7, r3
 8000488:	fa0e f401 	lsl.w	r4, lr, r1
 800048c:	fa20 f306 	lsr.w	r3, r0, r6
 8000490:	fa2e fe06 	lsr.w	lr, lr, r6
 8000494:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000498:	4323      	orrs	r3, r4
 800049a:	fa00 f801 	lsl.w	r8, r0, r1
 800049e:	fa1f fc87 	uxth.w	ip, r7
 80004a2:	fbbe f0f9 	udiv	r0, lr, r9
 80004a6:	0c1c      	lsrs	r4, r3, #16
 80004a8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004ac:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004b0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ba:	d909      	bls.n	80004d0 <__udivmoddi4+0x1a0>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 3aff 	add.w	sl, r0, #4294967295
 80004c2:	f080 809c 	bcs.w	80005fe <__udivmoddi4+0x2ce>
 80004c6:	45a6      	cmp	lr, r4
 80004c8:	f240 8099 	bls.w	80005fe <__udivmoddi4+0x2ce>
 80004cc:	3802      	subs	r0, #2
 80004ce:	443c      	add	r4, r7
 80004d0:	eba4 040e 	sub.w	r4, r4, lr
 80004d4:	fa1f fe83 	uxth.w	lr, r3
 80004d8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004dc:	fb09 4413 	mls	r4, r9, r3, r4
 80004e0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004e4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004e8:	45a4      	cmp	ip, r4
 80004ea:	d908      	bls.n	80004fe <__udivmoddi4+0x1ce>
 80004ec:	193c      	adds	r4, r7, r4
 80004ee:	f103 3eff 	add.w	lr, r3, #4294967295
 80004f2:	f080 8082 	bcs.w	80005fa <__udivmoddi4+0x2ca>
 80004f6:	45a4      	cmp	ip, r4
 80004f8:	d97f      	bls.n	80005fa <__udivmoddi4+0x2ca>
 80004fa:	3b02      	subs	r3, #2
 80004fc:	443c      	add	r4, r7
 80004fe:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000502:	eba4 040c 	sub.w	r4, r4, ip
 8000506:	fba0 ec02 	umull	lr, ip, r0, r2
 800050a:	4564      	cmp	r4, ip
 800050c:	4673      	mov	r3, lr
 800050e:	46e1      	mov	r9, ip
 8000510:	d362      	bcc.n	80005d8 <__udivmoddi4+0x2a8>
 8000512:	d05f      	beq.n	80005d4 <__udivmoddi4+0x2a4>
 8000514:	b15d      	cbz	r5, 800052e <__udivmoddi4+0x1fe>
 8000516:	ebb8 0203 	subs.w	r2, r8, r3
 800051a:	eb64 0409 	sbc.w	r4, r4, r9
 800051e:	fa04 f606 	lsl.w	r6, r4, r6
 8000522:	fa22 f301 	lsr.w	r3, r2, r1
 8000526:	431e      	orrs	r6, r3
 8000528:	40cc      	lsrs	r4, r1
 800052a:	e9c5 6400 	strd	r6, r4, [r5]
 800052e:	2100      	movs	r1, #0
 8000530:	e74f      	b.n	80003d2 <__udivmoddi4+0xa2>
 8000532:	fbb1 fcf2 	udiv	ip, r1, r2
 8000536:	0c01      	lsrs	r1, r0, #16
 8000538:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800053c:	b280      	uxth	r0, r0
 800053e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000542:	463b      	mov	r3, r7
 8000544:	4638      	mov	r0, r7
 8000546:	463c      	mov	r4, r7
 8000548:	46b8      	mov	r8, r7
 800054a:	46be      	mov	lr, r7
 800054c:	2620      	movs	r6, #32
 800054e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000552:	eba2 0208 	sub.w	r2, r2, r8
 8000556:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800055a:	e766      	b.n	800042a <__udivmoddi4+0xfa>
 800055c:	4601      	mov	r1, r0
 800055e:	e718      	b.n	8000392 <__udivmoddi4+0x62>
 8000560:	4610      	mov	r0, r2
 8000562:	e72c      	b.n	80003be <__udivmoddi4+0x8e>
 8000564:	f1c6 0220 	rsb	r2, r6, #32
 8000568:	fa2e f302 	lsr.w	r3, lr, r2
 800056c:	40b7      	lsls	r7, r6
 800056e:	40b1      	lsls	r1, r6
 8000570:	fa20 f202 	lsr.w	r2, r0, r2
 8000574:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000578:	430a      	orrs	r2, r1
 800057a:	fbb3 f8fe 	udiv	r8, r3, lr
 800057e:	b2bc      	uxth	r4, r7
 8000580:	fb0e 3318 	mls	r3, lr, r8, r3
 8000584:	0c11      	lsrs	r1, r2, #16
 8000586:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800058a:	fb08 f904 	mul.w	r9, r8, r4
 800058e:	40b0      	lsls	r0, r6
 8000590:	4589      	cmp	r9, r1
 8000592:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000596:	b280      	uxth	r0, r0
 8000598:	d93e      	bls.n	8000618 <__udivmoddi4+0x2e8>
 800059a:	1879      	adds	r1, r7, r1
 800059c:	f108 3cff 	add.w	ip, r8, #4294967295
 80005a0:	d201      	bcs.n	80005a6 <__udivmoddi4+0x276>
 80005a2:	4589      	cmp	r9, r1
 80005a4:	d81f      	bhi.n	80005e6 <__udivmoddi4+0x2b6>
 80005a6:	eba1 0109 	sub.w	r1, r1, r9
 80005aa:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ae:	fb09 f804 	mul.w	r8, r9, r4
 80005b2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005b6:	b292      	uxth	r2, r2
 80005b8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005bc:	4542      	cmp	r2, r8
 80005be:	d229      	bcs.n	8000614 <__udivmoddi4+0x2e4>
 80005c0:	18ba      	adds	r2, r7, r2
 80005c2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005c6:	d2c4      	bcs.n	8000552 <__udivmoddi4+0x222>
 80005c8:	4542      	cmp	r2, r8
 80005ca:	d2c2      	bcs.n	8000552 <__udivmoddi4+0x222>
 80005cc:	f1a9 0102 	sub.w	r1, r9, #2
 80005d0:	443a      	add	r2, r7
 80005d2:	e7be      	b.n	8000552 <__udivmoddi4+0x222>
 80005d4:	45f0      	cmp	r8, lr
 80005d6:	d29d      	bcs.n	8000514 <__udivmoddi4+0x1e4>
 80005d8:	ebbe 0302 	subs.w	r3, lr, r2
 80005dc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005e0:	3801      	subs	r0, #1
 80005e2:	46e1      	mov	r9, ip
 80005e4:	e796      	b.n	8000514 <__udivmoddi4+0x1e4>
 80005e6:	eba7 0909 	sub.w	r9, r7, r9
 80005ea:	4449      	add	r1, r9
 80005ec:	f1a8 0c02 	sub.w	ip, r8, #2
 80005f0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f4:	fb09 f804 	mul.w	r8, r9, r4
 80005f8:	e7db      	b.n	80005b2 <__udivmoddi4+0x282>
 80005fa:	4673      	mov	r3, lr
 80005fc:	e77f      	b.n	80004fe <__udivmoddi4+0x1ce>
 80005fe:	4650      	mov	r0, sl
 8000600:	e766      	b.n	80004d0 <__udivmoddi4+0x1a0>
 8000602:	4608      	mov	r0, r1
 8000604:	e6fd      	b.n	8000402 <__udivmoddi4+0xd2>
 8000606:	443b      	add	r3, r7
 8000608:	3a02      	subs	r2, #2
 800060a:	e733      	b.n	8000474 <__udivmoddi4+0x144>
 800060c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000610:	443b      	add	r3, r7
 8000612:	e71c      	b.n	800044e <__udivmoddi4+0x11e>
 8000614:	4649      	mov	r1, r9
 8000616:	e79c      	b.n	8000552 <__udivmoddi4+0x222>
 8000618:	eba1 0109 	sub.w	r1, r1, r9
 800061c:	46c4      	mov	ip, r8
 800061e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000622:	fb09 f804 	mul.w	r8, r9, r4
 8000626:	e7c4      	b.n	80005b2 <__udivmoddi4+0x282>

08000628 <__aeabi_idiv0>:
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop

0800062c <Crypto_SHA256_Flash>:

/* * Calculates SHA-256 of the Flash Memory area
 * Returns 1 on Success, 0 on Failure
 */
int Crypto_SHA256_Flash(const uint8_t *addr, uint32_t size, uint8_t *digest)
{
 800062c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800062e:	b09d      	sub	sp, #116	@ 0x74
 8000630:	4605      	mov	r5, r0
 8000632:	460c      	mov	r4, r1
 8000634:	4616      	mov	r6, r2
    struct tc_sha256_state_struct s;
    (void)tc_sha256_init(&s);
 8000636:	4668      	mov	r0, sp
 8000638:	f003 fcaa 	bl	8003f90 <tc_sha256_init>

    // Process in chunks to avoid blocking CPU for too long (optional but good practice)
    uint32_t remaining = size;
    const uint8_t *ptr = addr;

    while (remaining > 0) {
 800063c:	b934      	cbnz	r4, 800064c <Crypto_SHA256_Flash+0x20>
        (void)tc_sha256_update(&s, ptr, chunk);
        ptr += chunk;
        remaining -= chunk;
    }

    (void)tc_sha256_final(digest, &s);
 800063e:	4669      	mov	r1, sp
 8000640:	4630      	mov	r0, r6
 8000642:	f003 fcf7 	bl	8004034 <tc_sha256_final>
    return 1;
}
 8000646:	2001      	movs	r0, #1
 8000648:	b01d      	add	sp, #116	@ 0x74
 800064a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        uint32_t chunk = (remaining > 4096) ? 4096 : remaining;
 800064c:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 8000650:	4627      	mov	r7, r4
        (void)tc_sha256_update(&s, ptr, chunk);
 8000652:	4629      	mov	r1, r5
 8000654:	4668      	mov	r0, sp
        uint32_t chunk = (remaining > 4096) ? 4096 : remaining;
 8000656:	bf28      	it	cs
 8000658:	f44f 5780 	movcs.w	r7, #4096	@ 0x1000
        (void)tc_sha256_update(&s, ptr, chunk);
 800065c:	463a      	mov	r2, r7
        ptr += chunk;
 800065e:	443d      	add	r5, r7
        remaining -= chunk;
 8000660:	1be4      	subs	r4, r4, r7
        (void)tc_sha256_update(&s, ptr, chunk);
 8000662:	f003 fcc1 	bl	8003fe8 <tc_sha256_update>
        remaining -= chunk;
 8000666:	e7e9      	b.n	800063c <Crypto_SHA256_Flash+0x10>

08000668 <Crypto_ECDSA_P256_VerifyHash>:

/* * Verifies the ECDSA P-256 Signature
 * Returns 1 if Valid, 0 if Invalid
 */
int Crypto_ECDSA_P256_VerifyHash(const uint8_t *pubkey, const uint8_t *hash, const uint8_t *sig)
{
 8000668:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800066c:	b093      	sub	sp, #76	@ 0x4c
    // TinyCrypt expects the public key as 64 raw bytes (X + Y)
    // If your keys.c has them separate, we combine them here:
    uint8_t pub_key_combined[64];
    memcpy(pub_key_combined, public_key_x, 32);
 800066e:	4c14      	ldr	r4, [pc, #80]	@ (80006c0 <Crypto_ECDSA_P256_VerifyHash+0x58>)
{
 8000670:	460f      	mov	r7, r1
 8000672:	4690      	mov	r8, r2
    memcpy(pub_key_combined, public_key_x, 32);
 8000674:	ad02      	add	r5, sp, #8
 8000676:	f104 0320 	add.w	r3, r4, #32
 800067a:	46a9      	mov	r9, r5
 800067c:	6820      	ldr	r0, [r4, #0]
 800067e:	3408      	adds	r4, #8
 8000680:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8000684:	462e      	mov	r6, r5
 8000686:	429c      	cmp	r4, r3
 8000688:	c603      	stmia	r6!, {r0, r1}
 800068a:	4635      	mov	r5, r6
 800068c:	d1f6      	bne.n	800067c <Crypto_ECDSA_P256_VerifyHash+0x14>
    memcpy(&pub_key_combined[32], public_key_y, 32);
 800068e:	4c0d      	ldr	r4, [pc, #52]	@ (80006c4 <Crypto_ECDSA_P256_VerifyHash+0x5c>)
 8000690:	ab0a      	add	r3, sp, #40	@ 0x28
 8000692:	f104 0220 	add.w	r2, r4, #32
 8000696:	6820      	ldr	r0, [r4, #0]
 8000698:	3408      	adds	r4, #8
 800069a:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800069e:	461d      	mov	r5, r3
 80006a0:	4294      	cmp	r4, r2
 80006a2:	c503      	stmia	r5!, {r0, r1}
 80006a4:	462b      	mov	r3, r5
 80006a6:	d1f6      	bne.n	8000696 <Crypto_ECDSA_P256_VerifyHash+0x2e>
    // The signature in the footer is 64 bytes (R + S)
    // TinyCrypt verify function:
    // int uECC_verify(const uint8_t *public_key, const uint8_t *message_hash,
    //                 unsigned hash_size, const uint8_t *signature, uECC_Curve curve);

    int result = uECC_verify(pub_key_combined,
 80006a8:	f003 f938 	bl	800391c <uECC_secp256r1>
 80006ac:	4643      	mov	r3, r8
 80006ae:	2220      	movs	r2, #32
 80006b0:	4639      	mov	r1, r7
 80006b2:	9000      	str	r0, [sp, #0]
 80006b4:	4648      	mov	r0, r9
 80006b6:	f003 fa21 	bl	8003afc <uECC_verify>
                             32, // SHA256 Hash size
                             sig,
                             uECC_secp256r1());

    return result; // uECC returns 1 on success
}
 80006ba:	b013      	add	sp, #76	@ 0x4c
 80006bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80006c0:	08005100 	.word	0x08005100
 80006c4:	080050e0 	.word	0x080050e0

080006c8 <Bootloader_InternalVerify>:
	if (slot_size < sizeof(fw_footer_t)) return 0;
 80006c8:	294b      	cmp	r1, #75	@ 0x4b
{
 80006ca:	460b      	mov	r3, r1
 80006cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ce:	b089      	sub	sp, #36	@ 0x24
	if (slot_size < sizeof(fw_footer_t)) return 0;
 80006d0:	d90a      	bls.n	80006e8 <Bootloader_InternalVerify+0x20>
	uint32_t slot_end = slot_start + slot_size;
 80006d2:	1846      	adds	r6, r0, r1
	for (uint32_t addr = slot_end - 4; addr >= slot_start + sizeof(fw_footer_t); addr -= 4)
 80006d4:	f100 0c4c 	add.w	ip, r0, #76	@ 0x4c
		if (*(uint32_t*)addr == FOOTER_MAGIC)
 80006d8:	f8df e06c 	ldr.w	lr, [pc, #108]	@ 8000748 <Bootloader_InternalVerify+0x80>
 80006dc:	bf2c      	ite	cs
 80006de:	2701      	movcs	r7, #1
 80006e0:	2700      	movcc	r7, #0
	for (uint32_t addr = slot_end - 4; addr >= slot_start + sizeof(fw_footer_t); addr -= 4)
 80006e2:	1f32      	subs	r2, r6, #4
 80006e4:	4562      	cmp	r2, ip
 80006e6:	d201      	bcs.n	80006ec <Bootloader_InternalVerify+0x24>
    if (footer_addr == 0) return BL_ERR_FOOTER_NOT_FOUND;
 80006e8:	2001      	movs	r0, #1
 80006ea:	e024      	b.n	8000736 <Bootloader_InternalVerify+0x6e>
		if (*(uint32_t*)addr == FOOTER_MAGIC)
 80006ec:	6811      	ldr	r1, [r2, #0]
 80006ee:	4571      	cmp	r1, lr
 80006f0:	d110      	bne.n	8000714 <Bootloader_InternalVerify+0x4c>
			if (f->version == 0 || f->version == 0xFFFFFFFF) continue;
 80006f2:	f852 1c08 	ldr.w	r1, [r2, #-8]
 80006f6:	f1a2 0548 	sub.w	r5, r2, #72	@ 0x48
 80006fa:	3901      	subs	r1, #1
 80006fc:	3103      	adds	r1, #3
 80006fe:	d809      	bhi.n	8000714 <Bootloader_InternalVerify+0x4c>
			if ((f->image_size % 4) != 0) continue;
 8000700:	f852 1c04 	ldr.w	r1, [r2, #-4]
 8000704:	078c      	lsls	r4, r1, #30
 8000706:	d105      	bne.n	8000714 <Bootloader_InternalVerify+0x4c>
			if (f->image_size == 0 || f->image_size > slot_size) continue;
 8000708:	b121      	cbz	r1, 8000714 <Bootloader_InternalVerify+0x4c>
 800070a:	428b      	cmp	r3, r1
 800070c:	d302      	bcc.n	8000714 <Bootloader_InternalVerify+0x4c>
			uint32_t expected_footer_addr = slot_start + f->image_size;
 800070e:	1844      	adds	r4, r0, r1
			if (expected_footer_addr == footer_start)
 8000710:	42ac      	cmp	r4, r5
 8000712:	d014      	beq.n	800073e <Bootloader_InternalVerify+0x76>
	for (uint32_t addr = slot_end - 4; addr >= slot_start + sizeof(fw_footer_t); addr -= 4)
 8000714:	3a04      	subs	r2, #4
 8000716:	e7e5      	b.n	80006e4 <Bootloader_InternalVerify+0x1c>
    if (image_end > slot_end) return BL_ERR_IMAGE_RANGE_BAD;
 8000718:	42b4      	cmp	r4, r6
 800071a:	d812      	bhi.n	8000742 <Bootloader_InternalVerify+0x7a>
	if (!Crypto_SHA256_Flash((const uint8_t *)slot_start, f->image_size, hash)) {
 800071c:	466a      	mov	r2, sp
 800071e:	f7ff ff85 	bl	800062c <Crypto_SHA256_Flash>
 8000722:	b150      	cbz	r0, 800073a <Bootloader_InternalVerify+0x72>
	if (!Crypto_ECDSA_P256_VerifyHash(NULL, hash, f->signature)) {
 8000724:	4622      	mov	r2, r4
 8000726:	4669      	mov	r1, sp
 8000728:	2000      	movs	r0, #0
 800072a:	f7ff ff9d 	bl	8000668 <Crypto_ECDSA_P256_VerifyHash>
    return BL_OK;
 800072e:	2800      	cmp	r0, #0
 8000730:	bf0c      	ite	eq
 8000732:	2007      	moveq	r0, #7
 8000734:	2000      	movne	r0, #0
}
 8000736:	b009      	add	sp, #36	@ 0x24
 8000738:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return BL_ERR_HASH_FAIL;
 800073a:	2006      	movs	r0, #6
 800073c:	e7fb      	b.n	8000736 <Bootloader_InternalVerify+0x6e>
    if (slot_end < slot_start) return BL_ERR_IMAGE_RANGE_BAD;    // overflow protection
 800073e:	2f00      	cmp	r7, #0
 8000740:	d0ea      	beq.n	8000718 <Bootloader_InternalVerify+0x50>
 8000742:	2004      	movs	r0, #4
 8000744:	e7f7      	b.n	8000736 <Bootloader_InternalVerify+0x6e>
 8000746:	bf00      	nop
 8000748:	454e4421 	.word	0x454e4421

0800074c <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800074c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000750:	4905      	ldr	r1, [pc, #20]	@ (8000768 <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000752:	4b06      	ldr	r3, [pc, #24]	@ (800076c <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000754:	68ca      	ldr	r2, [r1, #12]
 8000756:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800075a:	4313      	orrs	r3, r2
 800075c:	60cb      	str	r3, [r1, #12]
 800075e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000762:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8000764:	e7fd      	b.n	8000762 <__NVIC_SystemReset+0x16>
 8000766:	bf00      	nop
 8000768:	e000ed00 	.word	0xe000ed00
 800076c:	05fa0004 	.word	0x05fa0004

08000770 <Bootloader_SetStatus>:
// --- EXTERNAL VARIABLES (Fixes 'undeclared' errors) ---
// These tell the compiler: "Trust me, these exist in main.c and keys.c"
extern RTC_HandleTypeDef hrtc;           // Defined in main.c
extern const uint8_t AES_SECRET_KEY[16]; // Defined in keys.c

void Bootloader_SetStatus(uint32_t status) {
 8000770:	b510      	push	{r4, lr}
 8000772:	4604      	mov	r4, r0
    HAL_PWR_EnableBkUpAccess();
 8000774:	f001 f838 	bl	80017e8 <HAL_PWR_EnableBkUpAccess>
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, status);
 8000778:	2101      	movs	r1, #1
 800077a:	4804      	ldr	r0, [pc, #16]	@ (800078c <Bootloader_SetStatus+0x1c>)
 800077c:	4622      	mov	r2, r4
 800077e:	f001 fe1c 	bl	80023ba <HAL_RTCEx_BKUPWrite>
    HAL_PWREx_DisableBkUpReg();
}
 8000782:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_PWREx_DisableBkUpReg();
 8000786:	f001 b837 	b.w	80017f8 <HAL_PWREx_DisableBkUpReg>
 800078a:	bf00      	nop
 800078c:	2000190c 	.word	0x2000190c

08000790 <BL_RequestUpdate>:

void BL_RequestUpdate(void) {
 8000790:	b508      	push	{r3, lr}
    HAL_PWR_EnableBkUpAccess();
 8000792:	f001 f829 	bl	80017e8 <HAL_PWR_EnableBkUpAccess>
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0xCAFEBABE); // Magic Flag
 8000796:	4a03      	ldr	r2, [pc, #12]	@ (80007a4 <BL_RequestUpdate+0x14>)
 8000798:	2100      	movs	r1, #0
 800079a:	4803      	ldr	r0, [pc, #12]	@ (80007a8 <BL_RequestUpdate+0x18>)
 800079c:	f001 fe0d 	bl	80023ba <HAL_RTCEx_BKUPWrite>
    NVIC_SystemReset();
 80007a0:	f7ff ffd4 	bl	800074c <__NVIC_SystemReset>
 80007a4:	cafebabe 	.word	0xcafebabe
 80007a8:	2000190c 	.word	0x2000190c

080007ac <BL_GetStatus>:
    HAL_PWREx_DisableBkUpReg();
}

uint32_t BL_GetStatus(void) {
    return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 80007ac:	2101      	movs	r1, #1
 80007ae:	4801      	ldr	r0, [pc, #4]	@ (80007b4 <BL_GetStatus+0x8>)
 80007b0:	f001 be08 	b.w	80023c4 <HAL_RTCEx_BKUPRead>
 80007b4:	2000190c 	.word	0x2000190c

080007b8 <Install_Update_Stream>:
}

/* Returns 1 on Success, 0 on Failure */
int Install_Update_Stream(uint8_t is_dry_run) {
 80007b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    struct tc_aes_key_sched_struct sched;
    uint8_t iv[16];
    uint8_t next_iv[16];

    /* Read Initial IV */
    memcpy(iv, (void*)read_addr, 16);
 80007bc:	4b33      	ldr	r3, [pc, #204]	@ (800088c <Install_Update_Stream+0xd4>)
int Install_Update_Stream(uint8_t is_dry_run) {
 80007be:	b0b7      	sub	sp, #220	@ 0xdc
 80007c0:	4680      	mov	r8, r0
    uint32_t write_addr = APP_ACTIVE_START_ADDR;
 80007c2:	f8df 90e4 	ldr.w	r9, [pc, #228]	@ 80008a8 <Install_Update_Stream+0xf0>
    memcpy(iv, (void*)read_addr, 16);
 80007c6:	ac02      	add	r4, sp, #8
    read_addr += 16;
 80007c8:	4f31      	ldr	r7, [pc, #196]	@ (8000890 <Install_Update_Stream+0xd8>)
    uint32_t end_addr = APP_DOWNLOAD_START_ADDR + APP_DOWNLOAD_SIZE;

    while (read_addr < end_addr) {

        // A. Read Encrypted Chunk
        memcpy(enc_buffer, (void*)read_addr, ENC_CHUNK_SIZE);
 80007ca:	f8df a0cc 	ldr.w	sl, [pc, #204]	@ 8000898 <Install_Update_Stream+0xe0>
		}

		// D. Decompress (LZ4)
		// Note: Input is &dec_buffer[2] (skipping the size header)
		//       Input Size is compressed_len (exact size)
		int bytes_out = LZ4_decompress_safe((const char*)&dec_buffer[2],
 80007ce:	f8df b0dc 	ldr.w	fp, [pc, #220]	@ 80008ac <Install_Update_Stream+0xf4>
    memcpy(iv, (void*)read_addr, 16);
 80007d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    tc_aes128_set_decrypt_key(&sched, AES_SECRET_KEY);
 80007d8:	492e      	ldr	r1, [pc, #184]	@ (8000894 <Install_Update_Stream+0xdc>)
 80007da:	a80a      	add	r0, sp, #40	@ 0x28
 80007dc:	f002 fb7a 	bl	8002ed4 <tc_aes128_set_decrypt_key>
        memcpy(enc_buffer, (void*)read_addr, ENC_CHUNK_SIZE);
 80007e0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007e4:	4639      	mov	r1, r7
 80007e6:	482c      	ldr	r0, [pc, #176]	@ (8000898 <Install_Update_Stream+0xe0>)
 80007e8:	f003 ff23 	bl	8004632 <memcpy>
        if (*(uint32_t*)enc_buffer == 0xFFFFFFFF) break;
 80007ec:	f8da 3000 	ldr.w	r3, [sl]
 80007f0:	3301      	adds	r3, #1
 80007f2:	d039      	beq.n	8000868 <Install_Update_Stream+0xb0>
        memcpy(next_iv, &enc_buffer[ENC_CHUNK_SIZE - 16], 16);
 80007f4:	4b29      	ldr	r3, [pc, #164]	@ (800089c <Install_Update_Stream+0xe4>)
 80007f6:	aa06      	add	r2, sp, #24
 80007f8:	f103 0c10 	add.w	ip, r3, #16
 80007fc:	4615      	mov	r5, r2
 80007fe:	6818      	ldr	r0, [r3, #0]
 8000800:	3308      	adds	r3, #8
 8000802:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8000806:	4616      	mov	r6, r2
 8000808:	4563      	cmp	r3, ip
 800080a:	c603      	stmia	r6!, {r0, r1}
 800080c:	4632      	mov	r2, r6
 800080e:	d1f6      	bne.n	80007fe <Install_Update_Stream+0x46>
		if (tc_cbc_mode_decrypt(dec_buffer, ENC_CHUNK_SIZE, enc_buffer, ENC_CHUNK_SIZE, iv, &sched) == 0) {
 8000810:	ab0a      	add	r3, sp, #40	@ 0x28
 8000812:	4e23      	ldr	r6, [pc, #140]	@ (80008a0 <Install_Update_Stream+0xe8>)
 8000814:	4652      	mov	r2, sl
 8000816:	4630      	mov	r0, r6
 8000818:	e9cd 4300 	strd	r4, r3, [sp]
 800081c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000820:	4619      	mov	r1, r3
 8000822:	f002 fc07 	bl	8003034 <tc_cbc_mode_decrypt>
 8000826:	b918      	cbnz	r0, 8000830 <Install_Update_Stream+0x78>
			 return 0; // Decrypt Error
 8000828:	2000      	movs	r0, #0
        read_addr += ENC_CHUNK_SIZE;
        write_addr += bytes_out;
    }

    return 1; // Stream is valid
}
 800082a:	b037      	add	sp, #220	@ 0xdc
 800082c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		memcpy(iv, next_iv, 16); // Update IV
 8000830:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000834:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		uint16_t compressed_len = *(uint16_t*)dec_buffer;
 8000838:	8832      	ldrh	r2, [r6, #0]
		if (compressed_len > (ENC_CHUNK_SIZE - 2) || compressed_len == 0) {
 800083a:	f240 31fd 	movw	r1, #1021	@ 0x3fd
 800083e:	1e53      	subs	r3, r2, #1
 8000840:	b29b      	uxth	r3, r3
 8000842:	428b      	cmp	r3, r1
 8000844:	d8f0      	bhi.n	8000828 <Install_Update_Stream+0x70>
		int bytes_out = LZ4_decompress_safe((const char*)&dec_buffer[2],
 8000846:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800084a:	4659      	mov	r1, fp
 800084c:	1cb0      	adds	r0, r6, #2
 800084e:	f002 f831 	bl	80028b4 <LZ4_decompress_safe>
		if (bytes_out < 0) return 0; // CORRUPTION DETECTED!
 8000852:	1e05      	subs	r5, r0, #0
 8000854:	dbe8      	blt.n	8000828 <Install_Update_Stream+0x70>
        if (!is_dry_run) {
 8000856:	f1b8 0f00 	cmp.w	r8, #0
 800085a:	d015      	beq.n	8000888 <Install_Update_Stream+0xd0>
        read_addr += ENC_CHUNK_SIZE;
 800085c:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
    while (read_addr < end_addr) {
 8000860:	4b10      	ldr	r3, [pc, #64]	@ (80008a4 <Install_Update_Stream+0xec>)
        write_addr += bytes_out;
 8000862:	44a9      	add	r9, r5
    while (read_addr < end_addr) {
 8000864:	429f      	cmp	r7, r3
 8000866:	d1bb      	bne.n	80007e0 <Install_Update_Stream+0x28>
    return 1; // Stream is valid
 8000868:	2001      	movs	r0, #1
 800086a:	e7de      	b.n	800082a <Install_Update_Stream+0x72>
                if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, write_addr + i, *(uint32_t*)(raw_buffer + i)) != HAL_OK) {
 800086c:	f85b 2006 	ldr.w	r2, [fp, r6]
 8000870:	2300      	movs	r3, #0
 8000872:	eb09 0106 	add.w	r1, r9, r6
 8000876:	2002      	movs	r0, #2
 8000878:	f000 fe04 	bl	8001484 <HAL_FLASH_Program>
 800087c:	2800      	cmp	r0, #0
 800087e:	d1d3      	bne.n	8000828 <Install_Update_Stream+0x70>
            for (int i = 0; i < bytes_out; i += 4) {
 8000880:	3604      	adds	r6, #4
 8000882:	42ae      	cmp	r6, r5
 8000884:	dbf2      	blt.n	800086c <Install_Update_Stream+0xb4>
 8000886:	e7e9      	b.n	800085c <Install_Update_Stream+0xa4>
 8000888:	4646      	mov	r6, r8
 800088a:	e7fa      	b.n	8000882 <Install_Update_Stream+0xca>
 800088c:	08080000 	.word	0x08080000
 8000890:	08080010 	.word	0x08080010
 8000894:	08005120 	.word	0x08005120
 8000898:	20001484 	.word	0x20001484
 800089c:	20001874 	.word	0x20001874
 80008a0:	20001084 	.word	0x20001084
 80008a4:	08100010 	.word	0x08100010
 80008a8:	08010000 	.word	0x08010000
 80008ac:	20000084 	.word	0x20000084

080008b0 <Bootloader_HandleUpdate>:

void Bootloader_HandleUpdate(void) {
 80008b0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

    // --- STEP 1: SAFETY CHECK (DRY RUN) ---
    // We process the whole file but DO NOT erase or write anything.
    // This checks if the file is corrupt, truncated, or has the wrong key.

    if (Install_Update_Stream(1) == 0) {
 80008b2:	2001      	movs	r0, #1
 80008b4:	f7ff ff80 	bl	80007b8 <Install_Update_Stream>
 80008b8:	b920      	cbnz	r0, 80008c4 <Bootloader_HandleUpdate+0x14>
        // DRY RUN FAILED!
        // The download slot contains garbage.
        // We abort immediately. The Active Slot is still perfectly valid.
        Bootloader_SetStatus(BL_STATUS_ERROR);
 80008ba:	4818      	ldr	r0, [pc, #96]	@ (800091c <Bootloader_HandleUpdate+0x6c>)

        // --- STEP 4: FINAL SIGNATURE VERIFY ---
        // We verified the stream structure (LZ4), but now we verify
        // the cryptographic signature of the code we just wrote.
        if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == 1) {
            Bootloader_SetStatus(BL_STATUS_UPDATED);
 80008bc:	f7ff ff58 	bl	8000770 <Bootloader_SetStatus>
            NVIC_SystemReset();
 80008c0:	f7ff ff44 	bl	800074c <__NVIC_SystemReset>
    HAL_FLASH_Unlock();
 80008c4:	f000 fd96 	bl	80013f4 <HAL_FLASH_Unlock>
    EraseInit.Sector = FLASH_SECTOR_2;
 80008c8:	2200      	movs	r2, #0
 80008ca:	2302      	movs	r3, #2
    if (HAL_FLASHEx_Erase(&EraseInit, &SectorError) != HAL_OK) {
 80008cc:	a802      	add	r0, sp, #8
    EraseInit.Sector = FLASH_SECTOR_2;
 80008ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
    EraseInit.NbSectors = 4; // Sectors 2,3,4,5
 80008d2:	2204      	movs	r2, #4
    if (HAL_FLASHEx_Erase(&EraseInit, &SectorError) != HAL_OK) {
 80008d4:	eb0d 0102 	add.w	r1, sp, r2
    EraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80008d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    if (HAL_FLASHEx_Erase(&EraseInit, &SectorError) != HAL_OK) {
 80008dc:	f000 fe44 	bl	8001568 <HAL_FLASHEx_Erase>
 80008e0:	b118      	cbz	r0, 80008ea <Bootloader_HandleUpdate+0x3a>
        HAL_FLASH_Lock();
 80008e2:	f000 fd99 	bl	8001418 <HAL_FLASH_Lock>
        Error_Handler(); // Hardware failure
 80008e6:	f000 fa05 	bl	8000cf4 <Error_Handler>
    if (Install_Update_Stream(0) == 1) {
 80008ea:	2000      	movs	r0, #0
 80008ec:	f7ff ff64 	bl	80007b8 <Install_Update_Stream>
 80008f0:	2801      	cmp	r0, #1
 80008f2:	d10b      	bne.n	800090c <Bootloader_HandleUpdate+0x5c>
        HAL_FLASH_Lock();
 80008f4:	f000 fd90 	bl	8001418 <HAL_FLASH_Lock>
        if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == 1) {
 80008f8:	f44f 21e0 	mov.w	r1, #458752	@ 0x70000
 80008fc:	4808      	ldr	r0, [pc, #32]	@ (8000920 <Bootloader_HandleUpdate+0x70>)
 80008fe:	f7ff fee3 	bl	80006c8 <Bootloader_InternalVerify>
 8000902:	2801      	cmp	r0, #1
 8000904:	d104      	bne.n	8000910 <Bootloader_HandleUpdate+0x60>
            Bootloader_SetStatus(BL_STATUS_UPDATED);
 8000906:	f04f 30aa 	mov.w	r0, #2863311530	@ 0xaaaaaaaa
 800090a:	e7d7      	b.n	80008bc <Bootloader_HandleUpdate+0xc>
            // We are now bricked (Active Slot is erased/written but invalid).
            Error_Handler();
        }
    } else {
        // Write failed halfway?
        HAL_FLASH_Lock();
 800090c:	f000 fd84 	bl	8001418 <HAL_FLASH_Lock>
        Error_Handler();
 8000910:	f000 f9f0 	bl	8000cf4 <Error_Handler>
    }
}
 8000914:	b007      	add	sp, #28
 8000916:	f85d fb04 	ldr.w	pc, [sp], #4
 800091a:	bf00      	nop
 800091c:	deaddead 	.word	0xdeaddead
 8000920:	08010000 	.word	0x08010000

08000924 <Bootloader_JumpToApp>:
#include "jump_to_app.h"
#include "mem_layout.h"

void Bootloader_JumpToApp(void) {
    uint32_t app_addr = APP_ACTIVE_START_ADDR;
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 8000924:	4b14      	ldr	r3, [pc, #80]	@ (8000978 <Bootloader_JumpToApp+0x54>)
void Bootloader_JumpToApp(void) {
 8000926:	b570      	push	{r4, r5, r6, lr}
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 8000928:	681d      	ldr	r5, [r3, #0]
    uint32_t app_reset_handler = *(volatile uint32_t*)(app_addr + 4);
 800092a:	685e      	ldr	r6, [r3, #4]

    if ((app_stack_addr & 0x20000000) != 0x20000000) {
 800092c:	00ab      	lsls	r3, r5, #2
 800092e:	d521      	bpl.n	8000974 <Bootloader_JumpToApp+0x50>
        return;
    }

    // 2. DISABLE MPU & CACHE
    HAL_MPU_Disable();
 8000930:	f000 fc92 	bl	8001258 <HAL_MPU_Disable>


    // 3. DISABLE SYSTICK (Crucial!)
    SysTick->CTRL = 0;
 8000934:	2400      	movs	r4, #0
 8000936:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800093a:	611c      	str	r4, [r3, #16]
    SysTick->LOAD = 0;
 800093c:	615c      	str	r4, [r3, #20]
    SysTick->VAL  = 0;
 800093e:	619c      	str	r4, [r3, #24]
    // 5. DE-INIT
    HAL_DeInit();
 8000940:	f000 fbc8 	bl	80010d4 <HAL_DeInit>
  __ASM volatile ("cpsid i" : : : "memory");
 8000944:	b672      	cpsid	i
    // 6. DISABLE INTERRUPTS
    __disable_irq();

    // 7. CLEAR PENDING INTERRUPTS
    for (int i = 0; i < 8; i++) {
        NVIC->ICER[i] = 0xFFFFFFFF;
 8000946:	f04f 32ff 	mov.w	r2, #4294967295
 800094a:	00a3      	lsls	r3, r4, #2
    for (int i = 0; i < 8; i++) {
 800094c:	3401      	adds	r4, #1
 800094e:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000952:	2c08      	cmp	r4, #8
 8000954:	f503 4361 	add.w	r3, r3, #57600	@ 0xe100
        NVIC->ICER[i] = 0xFFFFFFFF;
 8000958:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        NVIC->ICPR[i] = 0xFFFFFFFF;
 800095c:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
    for (int i = 0; i < 8; i++) {
 8000960:	d1f3      	bne.n	800094a <Bootloader_JumpToApp+0x26>
    }

    // 8. RELOCATE VECTOR TABLE
    SCB->VTOR = app_addr;
 8000962:	4b06      	ldr	r3, [pc, #24]	@ (800097c <Bootloader_JumpToApp+0x58>)
 8000964:	4a04      	ldr	r2, [pc, #16]	@ (8000978 <Bootloader_JumpToApp+0x54>)
 8000966:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000968:	f385 8808 	msr	MSP, r5

    // 9. JUMP
    __set_MSP(app_stack_addr);
    void (*pJump)(void) = (void (*)(void))app_reset_handler;
    pJump();
 800096c:	4633      	mov	r3, r6
}
 800096e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pJump();
 8000972:	4718      	bx	r3
}
 8000974:	bd70      	pop	{r4, r5, r6, pc}
 8000976:	bf00      	nop
 8000978:	08010000 	.word	0x08010000
 800097c:	e000ed00 	.word	0xe000ed00

08000980 <BL_VerifySlot_Wrapper>:
// But our internal function is: BL_Status_t Bootloader_InternalVerify(uint32_t slot_start, uint32_t slot_size)
// So we need this wrapper to bridge them.
int BL_VerifySlot_Wrapper(uint32_t slot_id) {
    // Note: We ignore slot_id for now and verify the active slot constants.
    // In a multi-slot system, you would switch address based on slot_id.
    if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == BL_OK) {
 8000980:	f44f 21e0 	mov.w	r1, #458752	@ 0x70000
 8000984:	4803      	ldr	r0, [pc, #12]	@ (8000994 <BL_VerifySlot_Wrapper+0x14>)
int BL_VerifySlot_Wrapper(uint32_t slot_id) {
 8000986:	b508      	push	{r3, lr}
    if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == BL_OK) {
 8000988:	f7ff fe9e 	bl	80006c8 <Bootloader_InternalVerify>
        return 1; // Valid
    }
    return 0; // Invalid
}
 800098c:	fab0 f080 	clz	r0, r0
 8000990:	0940      	lsrs	r0, r0, #5
 8000992:	bd08      	pop	{r3, pc}
 8000994:	08010000 	.word	0x08010000

08000998 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000998:	b500      	push	{lr}
 800099a:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800099c:	222c      	movs	r2, #44	@ 0x2c
 800099e:	2100      	movs	r1, #0
 80009a0:	a809      	add	r0, sp, #36	@ 0x24
 80009a2:	f003 fdba 	bl	800451a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009a6:	2100      	movs	r1, #0
 80009a8:	2214      	movs	r2, #20
 80009aa:	a803      	add	r0, sp, #12
 80009ac:	f003 fdb5 	bl	800451a <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b0:	4b1a      	ldr	r3, [pc, #104]	@ (8000a1c <SystemClock_Config+0x84>)
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009b2:	a808      	add	r0, sp, #32
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009b6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80009ba:	641a      	str	r2, [r3, #64]	@ 0x40
 80009bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009be:	4a18      	ldr	r2, [pc, #96]	@ (8000a20 <SystemClock_Config+0x88>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009c4:	9301      	str	r3, [sp, #4]
 80009c6:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009c8:	6813      	ldr	r3, [r2, #0]
 80009ca:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80009ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009d2:	6013      	str	r3, [r2, #0]
 80009d4:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009d6:	2210      	movs	r2, #16
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009dc:	9302      	str	r3, [sp, #8]
 80009de:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80009e0:	230a      	movs	r3, #10
 80009e2:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009e4:	2301      	movs	r3, #1
 80009e6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80009ea:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009ec:	2300      	movs	r3, #0
 80009ee:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f0:	f000 ff1e 	bl	8001830 <HAL_RCC_OscConfig>
 80009f4:	4601      	mov	r1, r0
 80009f6:	b108      	cbz	r0, 80009fc <SystemClock_Config+0x64>
  __ASM volatile ("cpsid i" : : : "memory");
 80009f8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009fa:	e7fe      	b.n	80009fa <SystemClock_Config+0x62>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009fc:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009fe:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a00:	e9cd 3003 	strd	r3, r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a04:	e9cd 0005 	strd	r0, r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a08:	a803      	add	r0, sp, #12
 8000a0a:	f001 f8f9 	bl	8001c00 <HAL_RCC_ClockConfig>
 8000a0e:	b108      	cbz	r0, 8000a14 <SystemClock_Config+0x7c>
 8000a10:	b672      	cpsid	i
  while (1)
 8000a12:	e7fe      	b.n	8000a12 <SystemClock_Config+0x7a>
}
 8000a14:	b015      	add	sp, #84	@ 0x54
 8000a16:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a1a:	bf00      	nop
 8000a1c:	40023800 	.word	0x40023800
 8000a20:	40007000 	.word	0x40007000

08000a24 <main>:
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b088      	sub	sp, #32
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000a28:	2210      	movs	r2, #16
 8000a2a:	2100      	movs	r1, #0
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000a2c:	2500      	movs	r5, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000a2e:	a803      	add	r0, sp, #12
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000a30:	2701      	movs	r7, #1
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000a32:	f003 fd72 	bl	800451a <memset>
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8000a36:	f04f 0802 	mov.w	r8, #2
  HAL_MPU_Disable();
 8000a3a:	f000 fc0d 	bl	8001258 <HAL_MPU_Disable>
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000a3e:	f248 731f 	movw	r3, #34591	@ 0x871f
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000a42:	a803      	add	r0, sp, #12
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000a44:	f8ad 700c 	strh.w	r7, [sp, #12]
  huart1.Instance = USART1;
 8000a48:	4c57      	ldr	r4, [pc, #348]	@ (8000ba8 <main+0x184>)
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000a4a:	e9cd 5304 	strd	r5, r3, [sp, #16]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000a4e:	f240 1301 	movw	r3, #257	@ 0x101
 8000a52:	9306      	str	r3, [sp, #24]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000a54:	f000 fc1e 	bl	8001294 <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000a58:	2004      	movs	r0, #4
 8000a5a:	f000 fc0b 	bl	8001274 <HAL_MPU_Enable>
  HAL_Init();
 8000a5e:	f000 fb73 	bl	8001148 <HAL_Init>
  SystemClock_Config();
 8000a62:	f7ff ff99 	bl	8000998 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a66:	2214      	movs	r2, #20
 8000a68:	4629      	mov	r1, r5
 8000a6a:	a803      	add	r0, sp, #12
 8000a6c:	f003 fd55 	bl	800451a <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a70:	4b4e      	ldr	r3, [pc, #312]	@ (8000bac <main+0x188>)
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8000a72:	2102      	movs	r1, #2
 8000a74:	484e      	ldr	r0, [pc, #312]	@ (8000bb0 <main+0x18c>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a78:	433a      	orrs	r2, r7
 8000a7a:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a7e:	403a      	ands	r2, r7
 8000a80:	9200      	str	r2, [sp, #0]
 8000a82:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a86:	f042 0202 	orr.w	r2, r2, #2
 8000a8a:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a8e:	f002 0202 	and.w	r2, r2, #2
 8000a92:	9201      	str	r2, [sp, #4]
 8000a94:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000a96:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000a9c:	631a      	str	r2, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8000a9e:	462a      	mov	r2, r5
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000aa6:	9302      	str	r3, [sp, #8]
 8000aa8:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8000aaa:	f000 fe8f 	bl	80017cc <HAL_GPIO_WritePin>
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8000aae:	a903      	add	r1, sp, #12
 8000ab0:	483f      	ldr	r0, [pc, #252]	@ (8000bb0 <main+0x18c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab2:	e9cd 8703 	strd	r8, r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab6:	e9cd 5505 	strd	r5, r5, [sp, #20]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8000aba:	f000 fda3 	bl	8001604 <HAL_GPIO_Init>
  huart1.Init.BaudRate = 115200;
 8000abe:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000ac2:	493c      	ldr	r1, [pc, #240]	@ (8000bb4 <main+0x190>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ac4:	4620      	mov	r0, r4
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ac6:	6125      	str	r5, [r4, #16]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ac8:	6265      	str	r5, [r4, #36]	@ 0x24
  huart1.Init.BaudRate = 115200;
 8000aca:	e9c4 1300 	strd	r1, r3, [r4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ace:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ad0:	e9c4 5502 	strd	r5, r5, [r4, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ad4:	e9c4 3505 	strd	r3, r5, [r4, #20]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ad8:	e9c4 5507 	strd	r5, r5, [r4, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000adc:	f001 febb 	bl	8002856 <HAL_UART_Init>
 8000ae0:	b108      	cbz	r0, 8000ae6 <main+0xc2>
 8000ae2:	b672      	cpsid	i
  while (1)
 8000ae4:	e7fe      	b.n	8000ae4 <main+0xc0>
  hrtc.Instance = RTC;
 8000ae6:	4d34      	ldr	r5, [pc, #208]	@ (8000bb8 <main+0x194>)
  hrtc.Init.SynchPrediv = 255;
 8000ae8:	227f      	movs	r2, #127	@ 0x7f
  hrtc.Instance = RTC;
 8000aea:	4b34      	ldr	r3, [pc, #208]	@ (8000bbc <main+0x198>)
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000aec:	61a8      	str	r0, [r5, #24]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000aee:	e9c5 3000 	strd	r3, r0, [r5]
  hrtc.Init.SynchPrediv = 255;
 8000af2:	23ff      	movs	r3, #255	@ 0xff
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000af4:	e9c5 0004 	strd	r0, r0, [r5, #16]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000af8:	4628      	mov	r0, r5
  hrtc.Init.SynchPrediv = 255;
 8000afa:	e9c5 2302 	strd	r2, r3, [r5, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000afe:	f001 fc14 	bl	800232a <HAL_RTC_Init>
 8000b02:	4606      	mov	r6, r0
 8000b04:	b108      	cbz	r0, 8000b0a <main+0xe6>
 8000b06:	b672      	cpsid	i
  while (1)
 8000b08:	e7fe      	b.n	8000b08 <main+0xe4>
  tfp_init(&huart1);
 8000b0a:	4620      	mov	r0, r4
 8000b0c:	f000 fa3e 	bl	8000f8c <tfp_init>
  printf("\r\n========================================\r\n");
 8000b10:	482b      	ldr	r0, [pc, #172]	@ (8000bc0 <main+0x19c>)
 8000b12:	f000 fa41 	bl	8000f98 <tfp_printf>
	printf("Starting Bootloader Version-(%d,%d)\r\n", MAJOR, MINOR);
 8000b16:	4642      	mov	r2, r8
 8000b18:	4639      	mov	r1, r7
 8000b1a:	482a      	ldr	r0, [pc, #168]	@ (8000bc4 <main+0x1a0>)
 8000b1c:	f000 fa3c 	bl	8000f98 <tfp_printf>
	printf("API Table Location: %p\r\n", &API_Table); // Debug print
 8000b20:	4929      	ldr	r1, [pc, #164]	@ (8000bc8 <main+0x1a4>)
 8000b22:	482a      	ldr	r0, [pc, #168]	@ (8000bcc <main+0x1a8>)
 8000b24:	f000 fa38 	bl	8000f98 <tfp_printf>
	printf("========================================\r\n");
 8000b28:	4829      	ldr	r0, [pc, #164]	@ (8000bd0 <main+0x1ac>)
 8000b2a:	f000 fa35 	bl	8000f98 <tfp_printf>
	HAL_PWR_EnableBkUpAccess();
 8000b2e:	f000 fe5b 	bl	80017e8 <HAL_PWR_EnableBkUpAccess>
	if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0) == BKP_FLAG_UPDATE_REQ) {
 8000b32:	4631      	mov	r1, r6
 8000b34:	4628      	mov	r0, r5
 8000b36:	f001 fc45 	bl	80023c4 <HAL_RTCEx_BKUPRead>
 8000b3a:	4b26      	ldr	r3, [pc, #152]	@ (8000bd4 <main+0x1b0>)
 8000b3c:	4298      	cmp	r0, r3
 8000b3e:	d10b      	bne.n	8000b58 <main+0x134>
		printf("[BL] Update Request Detected. Clearing Flag...\r\n");
 8000b40:	4825      	ldr	r0, [pc, #148]	@ (8000bd8 <main+0x1b4>)
 8000b42:	f000 fa29 	bl	8000f98 <tfp_printf>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0x00000000);
 8000b46:	4632      	mov	r2, r6
 8000b48:	4631      	mov	r1, r6
 8000b4a:	4628      	mov	r0, r5
 8000b4c:	f001 fc35 	bl	80023ba <HAL_RTCEx_BKUPWrite>
		HAL_PWREx_DisableBkUpReg();
 8000b50:	f000 fe52 	bl	80017f8 <HAL_PWREx_DisableBkUpReg>
		Bootloader_HandleUpdate();
 8000b54:	f7ff feac 	bl	80008b0 <Bootloader_HandleUpdate>
	HAL_PWREx_DisableBkUpReg();
 8000b58:	f000 fe4e 	bl	80017f8 <HAL_PWREx_DisableBkUpReg>
	printf("[BL] Verifying Application integrity...\r\n");
 8000b5c:	481f      	ldr	r0, [pc, #124]	@ (8000bdc <main+0x1b8>)
 8000b5e:	f000 fa1b 	bl	8000f98 <tfp_printf>
	if (Bootloader_InternalVerify(APP_ACTIVE_START_ADDR, APP_ACTIVE_SIZE) == BL_OK) {
 8000b62:	f44f 21e0 	mov.w	r1, #458752	@ 0x70000
 8000b66:	481e      	ldr	r0, [pc, #120]	@ (8000be0 <main+0x1bc>)
 8000b68:	f7ff fdae 	bl	80006c8 <Bootloader_InternalVerify>
 8000b6c:	b938      	cbnz	r0, 8000b7e <main+0x15a>
		printf("[BL] Verification Success! Jumping to App.\r\n");
 8000b6e:	481d      	ldr	r0, [pc, #116]	@ (8000be4 <main+0x1c0>)
 8000b70:	f000 fa12 	bl	8000f98 <tfp_printf>
		HAL_MPU_Disable();
 8000b74:	f000 fb70 	bl	8001258 <HAL_MPU_Disable>
		Bootloader_JumpToApp();
 8000b78:	f7ff fed4 	bl	8000924 <Bootloader_JumpToApp>
  while (1)
 8000b7c:	e7fe      	b.n	8000b7c <main+0x158>
		printf("[BL] CRITICAL: Verification Failed! Entering Rescue Mode.\r\n");
 8000b7e:	481a      	ldr	r0, [pc, #104]	@ (8000be8 <main+0x1c4>)
 8000b80:	f000 fa0a 	bl	8000f98 <tfp_printf>
			HAL_GPIO_TogglePin(GPIOI, USER_LED_Pin);
 8000b84:	4c0a      	ldr	r4, [pc, #40]	@ (8000bb0 <main+0x18c>)
		printf("[BL] Status Code: 0x%08lX\r\n", BL_GetStatus());
 8000b86:	f7ff fe11 	bl	80007ac <BL_GetStatus>
 8000b8a:	4601      	mov	r1, r0
 8000b8c:	4817      	ldr	r0, [pc, #92]	@ (8000bec <main+0x1c8>)
 8000b8e:	f000 fa03 	bl	8000f98 <tfp_printf>
		printf("[BL] HOLD USER BUTTON to force retry update from Download Slot.\r\n");
 8000b92:	4817      	ldr	r0, [pc, #92]	@ (8000bf0 <main+0x1cc>)
 8000b94:	f000 fa00 	bl	8000f98 <tfp_printf>
			HAL_GPIO_TogglePin(GPIOI, USER_LED_Pin);
 8000b98:	4620      	mov	r0, r4
 8000b9a:	2102      	movs	r1, #2
 8000b9c:	f000 fe1b 	bl	80017d6 <HAL_GPIO_TogglePin>
			HAL_Delay(100);
 8000ba0:	2064      	movs	r0, #100	@ 0x64
 8000ba2:	f000 faef 	bl	8001184 <HAL_Delay>
		while (1)
 8000ba6:	e7f7      	b.n	8000b98 <main+0x174>
 8000ba8:	20001884 	.word	0x20001884
 8000bac:	40023800 	.word	0x40023800
 8000bb0:	40022000 	.word	0x40022000
 8000bb4:	40011000 	.word	0x40011000
 8000bb8:	2000190c 	.word	0x2000190c
 8000bbc:	40002800 	.word	0x40002800
 8000bc0:	08005130 	.word	0x08005130
 8000bc4:	0800515d 	.word	0x0800515d
 8000bc8:	08000200 	.word	0x08000200
 8000bcc:	08005183 	.word	0x08005183
 8000bd0:	08005132 	.word	0x08005132
 8000bd4:	cafebabe 	.word	0xcafebabe
 8000bd8:	0800519c 	.word	0x0800519c
 8000bdc:	080051cd 	.word	0x080051cd
 8000be0:	08010000 	.word	0x08010000
 8000be4:	080051f7 	.word	0x080051f7
 8000be8:	08005224 	.word	0x08005224
 8000bec:	08005260 	.word	0x08005260
 8000bf0:	0800527c 	.word	0x0800527c

08000bf4 <print_hardfault_reason>:
void print_hardfault_reason(void) {
 8000bf4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    volatile uint32_t cfsr  = SCB->CFSR;
 8000bf6:	4b2f      	ldr	r3, [pc, #188]	@ (8000cb4 <print_hardfault_reason+0xc0>)
    printf("\r\n--- Hard Fault Detected ---\r\n");
 8000bf8:	482f      	ldr	r0, [pc, #188]	@ (8000cb8 <print_hardfault_reason+0xc4>)
    volatile uint32_t cfsr  = SCB->CFSR;
 8000bfa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000bfc:	9200      	str	r2, [sp, #0]
    volatile uint32_t hfsr  = SCB->HFSR;
 8000bfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c00:	9201      	str	r2, [sp, #4]
    volatile uint32_t mmfar = SCB->MMFAR;
 8000c02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c04:	9202      	str	r2, [sp, #8]
    volatile uint32_t bfar  = SCB->BFAR;
 8000c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c08:	9303      	str	r3, [sp, #12]
    printf("\r\n--- Hard Fault Detected ---\r\n");
 8000c0a:	f000 f9c5 	bl	8000f98 <tfp_printf>
    printf("CFSR:  0x%08lX\r\n", cfsr);
 8000c0e:	9900      	ldr	r1, [sp, #0]
 8000c10:	482a      	ldr	r0, [pc, #168]	@ (8000cbc <print_hardfault_reason+0xc8>)
 8000c12:	f000 f9c1 	bl	8000f98 <tfp_printf>
    printf("HFSR:  0x%08lX\r\n", hfsr);
 8000c16:	9901      	ldr	r1, [sp, #4]
 8000c18:	4829      	ldr	r0, [pc, #164]	@ (8000cc0 <print_hardfault_reason+0xcc>)
 8000c1a:	f000 f9bd 	bl	8000f98 <tfp_printf>
    printf("MMFAR: 0x%08lX\r\n", mmfar);
 8000c1e:	9902      	ldr	r1, [sp, #8]
 8000c20:	4828      	ldr	r0, [pc, #160]	@ (8000cc4 <print_hardfault_reason+0xd0>)
 8000c22:	f000 f9b9 	bl	8000f98 <tfp_printf>
    printf("BFAR:  0x%08lX\r\n", bfar);
 8000c26:	9903      	ldr	r1, [sp, #12]
 8000c28:	4827      	ldr	r0, [pc, #156]	@ (8000cc8 <print_hardfault_reason+0xd4>)
 8000c2a:	f000 f9b5 	bl	8000f98 <tfp_printf>
    if (cfsr & (1 << 24)) printf(" -> Unaligned Access UsageFault\r\n");
 8000c2e:	9b00      	ldr	r3, [sp, #0]
 8000c30:	01da      	lsls	r2, r3, #7
 8000c32:	d502      	bpl.n	8000c3a <print_hardfault_reason+0x46>
 8000c34:	4825      	ldr	r0, [pc, #148]	@ (8000ccc <print_hardfault_reason+0xd8>)
 8000c36:	f000 f9af 	bl	8000f98 <tfp_printf>
    if (cfsr & (1 << 25)) printf(" -> Divide by Zero UsageFault\r\n");
 8000c3a:	9b00      	ldr	r3, [sp, #0]
 8000c3c:	019b      	lsls	r3, r3, #6
 8000c3e:	d502      	bpl.n	8000c46 <print_hardfault_reason+0x52>
 8000c40:	4823      	ldr	r0, [pc, #140]	@ (8000cd0 <print_hardfault_reason+0xdc>)
 8000c42:	f000 f9a9 	bl	8000f98 <tfp_printf>
    if (cfsr & (1 << 18)) printf(" -> Integrity Check Error\r\n");
 8000c46:	9b00      	ldr	r3, [sp, #0]
 8000c48:	0358      	lsls	r0, r3, #13
 8000c4a:	d502      	bpl.n	8000c52 <print_hardfault_reason+0x5e>
 8000c4c:	4821      	ldr	r0, [pc, #132]	@ (8000cd4 <print_hardfault_reason+0xe0>)
 8000c4e:	f000 f9a3 	bl	8000f98 <tfp_printf>
    if (cfsr & (1 << 17)) printf(" -> Invalid PC Load\r\n");
 8000c52:	9b00      	ldr	r3, [sp, #0]
 8000c54:	0399      	lsls	r1, r3, #14
 8000c56:	d502      	bpl.n	8000c5e <print_hardfault_reason+0x6a>
 8000c58:	481f      	ldr	r0, [pc, #124]	@ (8000cd8 <print_hardfault_reason+0xe4>)
 8000c5a:	f000 f99d 	bl	8000f98 <tfp_printf>
    if (cfsr & (1 << 16)) printf(" -> Invalid State\r\n");
 8000c5e:	9b00      	ldr	r3, [sp, #0]
 8000c60:	03da      	lsls	r2, r3, #15
 8000c62:	d502      	bpl.n	8000c6a <print_hardfault_reason+0x76>
 8000c64:	481d      	ldr	r0, [pc, #116]	@ (8000cdc <print_hardfault_reason+0xe8>)
 8000c66:	f000 f997 	bl	8000f98 <tfp_printf>
    if (cfsr & (1 << 0))  printf(" -> Instruction Access Violation (MPU)\r\n");
 8000c6a:	9b00      	ldr	r3, [sp, #0]
 8000c6c:	07db      	lsls	r3, r3, #31
 8000c6e:	d502      	bpl.n	8000c76 <print_hardfault_reason+0x82>
 8000c70:	481b      	ldr	r0, [pc, #108]	@ (8000ce0 <print_hardfault_reason+0xec>)
 8000c72:	f000 f991 	bl	8000f98 <tfp_printf>
    if (cfsr & (1 << 1))  printf(" -> Data Access Violation (MPU)\r\n");
 8000c76:	9b00      	ldr	r3, [sp, #0]
 8000c78:	0798      	lsls	r0, r3, #30
 8000c7a:	d502      	bpl.n	8000c82 <print_hardfault_reason+0x8e>
 8000c7c:	4819      	ldr	r0, [pc, #100]	@ (8000ce4 <print_hardfault_reason+0xf0>)
 8000c7e:	f000 f98b 	bl	8000f98 <tfp_printf>
    if (cfsr & (1 << 8))  printf(" -> Instruction Bus Error\r\n");
 8000c82:	9b00      	ldr	r3, [sp, #0]
 8000c84:	05d9      	lsls	r1, r3, #23
 8000c86:	d502      	bpl.n	8000c8e <print_hardfault_reason+0x9a>
 8000c88:	4817      	ldr	r0, [pc, #92]	@ (8000ce8 <print_hardfault_reason+0xf4>)
 8000c8a:	f000 f985 	bl	8000f98 <tfp_printf>
    if (cfsr & (1 << 9))  printf(" -> Precise Data Bus Error\r\n");
 8000c8e:	9b00      	ldr	r3, [sp, #0]
 8000c90:	059a      	lsls	r2, r3, #22
 8000c92:	d502      	bpl.n	8000c9a <print_hardfault_reason+0xa6>
 8000c94:	4815      	ldr	r0, [pc, #84]	@ (8000cec <print_hardfault_reason+0xf8>)
 8000c96:	f000 f97f 	bl	8000f98 <tfp_printf>
    if (cfsr & (1 << 15)) printf(" -> BFAR Address Valid: 0x%08lX\r\n", bfar);
 8000c9a:	9b00      	ldr	r3, [sp, #0]
 8000c9c:	041b      	lsls	r3, r3, #16
 8000c9e:	d506      	bpl.n	8000cae <print_hardfault_reason+0xba>
 8000ca0:	9903      	ldr	r1, [sp, #12]
 8000ca2:	4813      	ldr	r0, [pc, #76]	@ (8000cf0 <print_hardfault_reason+0xfc>)
}
 8000ca4:	b005      	add	sp, #20
 8000ca6:	f85d eb04 	ldr.w	lr, [sp], #4
    if (cfsr & (1 << 15)) printf(" -> BFAR Address Valid: 0x%08lX\r\n", bfar);
 8000caa:	f000 b975 	b.w	8000f98 <tfp_printf>
}
 8000cae:	b005      	add	sp, #20
 8000cb0:	f85d fb04 	ldr.w	pc, [sp], #4
 8000cb4:	e000ed00 	.word	0xe000ed00
 8000cb8:	080052be 	.word	0x080052be
 8000cbc:	080052de 	.word	0x080052de
 8000cc0:	080052ef 	.word	0x080052ef
 8000cc4:	08005300 	.word	0x08005300
 8000cc8:	08005311 	.word	0x08005311
 8000ccc:	08005322 	.word	0x08005322
 8000cd0:	08005344 	.word	0x08005344
 8000cd4:	08005364 	.word	0x08005364
 8000cd8:	08005380 	.word	0x08005380
 8000cdc:	08005396 	.word	0x08005396
 8000ce0:	080053aa 	.word	0x080053aa
 8000ce4:	080053d3 	.word	0x080053d3
 8000ce8:	080053f5 	.word	0x080053f5
 8000cec:	08005411 	.word	0x08005411
 8000cf0:	0800542e 	.word	0x0800542e

08000cf4 <Error_Handler>:
 8000cf4:	b672      	cpsid	i
  while (1)
 8000cf6:	e7fe      	b.n	8000cf6 <Error_Handler+0x2>

08000cf8 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000cf8:	4b0a      	ldr	r3, [pc, #40]	@ (8000d24 <HAL_MspInit+0x2c>)
{
 8000cfa:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cfc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cfe:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000d02:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d06:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000d0a:	9200      	str	r2, [sp, #0]
 8000d0c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d0e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000d10:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000d14:	645a      	str	r2, [r3, #68]	@ 0x44
 8000d16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d1c:	9301      	str	r3, [sp, #4]
 8000d1e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d20:	b002      	add	sp, #8
 8000d22:	4770      	bx	lr
 8000d24:	40023800 	.word	0x40023800

08000d28 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000d28:	b510      	push	{r4, lr}
 8000d2a:	b0a2      	sub	sp, #136	@ 0x88
 8000d2c:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d2e:	2284      	movs	r2, #132	@ 0x84
 8000d30:	2100      	movs	r1, #0
 8000d32:	a801      	add	r0, sp, #4
 8000d34:	f003 fbf1 	bl	800451a <memset>
  if(hrtc->Instance==RTC)
 8000d38:	6822      	ldr	r2, [r4, #0]
 8000d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d64 <HAL_RTC_MspInit+0x3c>)
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d10f      	bne.n	8000d60 <HAL_RTC_MspInit+0x38>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000d40:	2320      	movs	r3, #32
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d42:	a801      	add	r0, sp, #4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000d44:	9301      	str	r3, [sp, #4]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000d46:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d4a:	930d      	str	r3, [sp, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d4c:	f001 f816 	bl	8001d7c <HAL_RCCEx_PeriphCLKConfig>
 8000d50:	b108      	cbz	r0, 8000d56 <HAL_RTC_MspInit+0x2e>
    {
      Error_Handler();
 8000d52:	f7ff ffcf 	bl	8000cf4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000d56:	4a04      	ldr	r2, [pc, #16]	@ (8000d68 <HAL_RTC_MspInit+0x40>)
 8000d58:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8000d5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d5e:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000d60:	b022      	add	sp, #136	@ 0x88
 8000d62:	bd10      	pop	{r4, pc}
 8000d64:	40002800 	.word	0x40002800
 8000d68:	40023800 	.word	0x40023800

08000d6c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d6e:	b0ab      	sub	sp, #172	@ 0xac
 8000d70:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d72:	2214      	movs	r2, #20
 8000d74:	2100      	movs	r1, #0
 8000d76:	a804      	add	r0, sp, #16
 8000d78:	f003 fbcf 	bl	800451a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d7c:	2284      	movs	r2, #132	@ 0x84
 8000d7e:	2100      	movs	r1, #0
 8000d80:	a809      	add	r0, sp, #36	@ 0x24
 8000d82:	f003 fbca 	bl	800451a <memset>
  if(huart->Instance==USART1)
 8000d86:	6822      	ldr	r2, [r4, #0]
 8000d88:	4b20      	ldr	r3, [pc, #128]	@ (8000e0c <HAL_UART_MspInit+0xa0>)
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d13c      	bne.n	8000e08 <HAL_UART_MspInit+0x9c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000d8e:	2340      	movs	r3, #64	@ 0x40
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d90:	a809      	add	r0, sp, #36	@ 0x24
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000d92:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d94:	f000 fff2 	bl	8001d7c <HAL_RCCEx_PeriphCLKConfig>
 8000d98:	b108      	cbz	r0, 8000d9e <HAL_UART_MspInit+0x32>
    {
      Error_Handler();
 8000d9a:	f7ff ffab 	bl	8000cf4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000e10 <HAL_UART_MspInit+0xa4>)
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da0:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da2:	2600      	movs	r6, #0
 8000da4:	2503      	movs	r5, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 8000da6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000da8:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000daa:	a904      	add	r1, sp, #16
 8000dac:	4819      	ldr	r0, [pc, #100]	@ (8000e14 <HAL_UART_MspInit+0xa8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8000dae:	f042 0210 	orr.w	r2, r2, #16
 8000db2:	645a      	str	r2, [r3, #68]	@ 0x44
 8000db4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000db6:	f002 0210 	and.w	r2, r2, #16
 8000dba:	9201      	str	r2, [sp, #4]
 8000dbc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000dc0:	f042 0202 	orr.w	r2, r2, #2
 8000dc4:	631a      	str	r2, [r3, #48]	@ 0x30
 8000dc6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000dc8:	f002 0202 	and.w	r2, r2, #2
 8000dcc:	9202      	str	r2, [sp, #8]
 8000dce:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000dd2:	f042 0201 	orr.w	r2, r2, #1
 8000dd6:	631a      	str	r2, [r3, #48]	@ 0x30
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000dda:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ddc:	f003 0301 	and.w	r3, r3, #1
 8000de0:	9303      	str	r3, [sp, #12]
 8000de2:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de4:	2380      	movs	r3, #128	@ 0x80
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000de6:	e9cd 6506 	strd	r6, r5, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dea:	e9cd 3704 	strd	r3, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dee:	f000 fc09 	bl	8001604 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000df2:	f44f 7300 	mov.w	r3, #512	@ 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df6:	a904      	add	r1, sp, #16
 8000df8:	4807      	ldr	r0, [pc, #28]	@ (8000e18 <HAL_UART_MspInit+0xac>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000dfa:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfc:	e9cd 3704 	strd	r3, r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e00:	e9cd 6506 	strd	r6, r5, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e04:	f000 fbfe 	bl	8001604 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000e08:	b02b      	add	sp, #172	@ 0xac
 8000e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e0c:	40011000 	.word	0x40011000
 8000e10:	40023800 	.word	0x40023800
 8000e14:	40020400 	.word	0x40020400
 8000e18:	40020000 	.word	0x40020000

08000e1c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e1c:	e7fe      	b.n	8000e1c <NMI_Handler>

08000e1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e1e:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HardFault_IRQn 0 */
	print_hardfault_reason();
 8000e20:	f7ff fee8 	bl	8000bf4 <print_hardfault_reason>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e24:	e7fe      	b.n	8000e24 <HardFault_Handler+0x6>

08000e26 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e26:	e7fe      	b.n	8000e26 <MemManage_Handler>

08000e28 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e28:	e7fe      	b.n	8000e28 <BusFault_Handler>

08000e2a <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e2a:	e7fe      	b.n	8000e2a <UsageFault_Handler>

08000e2c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e2c:	4770      	bx	lr

08000e2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8000e2e:	4770      	bx	lr

08000e30 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000e30:	4770      	bx	lr

08000e32 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e32:	f000 b995 	b.w	8001160 <HAL_IncTick>

08000e36 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8000e36:	2001      	movs	r0, #1
 8000e38:	4770      	bx	lr

08000e3a <_kill>:

int _kill(int pid, int sig)
{
 8000e3a:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e3c:	f003 fbcc 	bl	80045d8 <__errno>
 8000e40:	2316      	movs	r3, #22
 8000e42:	6003      	str	r3, [r0, #0]
  return -1;
}
 8000e44:	f04f 30ff 	mov.w	r0, #4294967295
 8000e48:	bd08      	pop	{r3, pc}

08000e4a <_exit>:

void _exit (int status)
{
 8000e4a:	b508      	push	{r3, lr}
  errno = EINVAL;
 8000e4c:	f003 fbc4 	bl	80045d8 <__errno>
 8000e50:	2316      	movs	r3, #22
 8000e52:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8000e54:	e7fe      	b.n	8000e54 <_exit+0xa>

08000e56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e56:	b570      	push	{r4, r5, r6, lr}
 8000e58:	460d      	mov	r5, r1
 8000e5a:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e5c:	460e      	mov	r6, r1
 8000e5e:	1b73      	subs	r3, r6, r5
 8000e60:	429c      	cmp	r4, r3
 8000e62:	dc01      	bgt.n	8000e68 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8000e64:	4620      	mov	r0, r4
 8000e66:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8000e68:	f3af 8000 	nop.w
 8000e6c:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e70:	e7f5      	b.n	8000e5e <_read+0x8>

08000e72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e72:	b570      	push	{r4, r5, r6, lr}
 8000e74:	460d      	mov	r5, r1
 8000e76:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e78:	460e      	mov	r6, r1
 8000e7a:	1b73      	subs	r3, r6, r5
 8000e7c:	429c      	cmp	r4, r3
 8000e7e:	dc01      	bgt.n	8000e84 <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8000e80:	4620      	mov	r0, r4
 8000e82:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8000e84:	f816 0b01 	ldrb.w	r0, [r6], #1
 8000e88:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e8c:	e7f5      	b.n	8000e7a <_write+0x8>

08000e8e <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000e8e:	f04f 30ff 	mov.w	r0, #4294967295
 8000e92:	4770      	bx	lr

08000e94 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000e94:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 8000e98:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8000e9a:	604b      	str	r3, [r1, #4]
}
 8000e9c:	4770      	bx	lr

08000e9e <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	4770      	bx	lr

08000ea2 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000ea2:	2000      	movs	r0, #0
 8000ea4:	4770      	bx	lr
	...

08000ea8 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ea8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ed8 <_sbrk+0x30>)
{
 8000eaa:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8000eac:	6811      	ldr	r1, [r2, #0]
{
 8000eae:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8000eb0:	b909      	cbnz	r1, 8000eb6 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8000eb2:	490a      	ldr	r1, [pc, #40]	@ (8000edc <_sbrk+0x34>)
 8000eb4:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000eb6:	6810      	ldr	r0, [r2, #0]
 8000eb8:	4909      	ldr	r1, [pc, #36]	@ (8000ee0 <_sbrk+0x38>)
 8000eba:	4c0a      	ldr	r4, [pc, #40]	@ (8000ee4 <_sbrk+0x3c>)
 8000ebc:	4403      	add	r3, r0
 8000ebe:	1b09      	subs	r1, r1, r4
 8000ec0:	428b      	cmp	r3, r1
 8000ec2:	d906      	bls.n	8000ed2 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8000ec4:	f003 fb88 	bl	80045d8 <__errno>
 8000ec8:	230c      	movs	r3, #12
 8000eca:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000ecc:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8000ed0:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8000ed2:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8000ed4:	e7fc      	b.n	8000ed0 <_sbrk+0x28>
 8000ed6:	bf00      	nop
 8000ed8:	2000192c 	.word	0x2000192c
 8000edc:	20001aa0 	.word	0x20001aa0
 8000ee0:	20050000 	.word	0x20050000
 8000ee4:	00000400 	.word	0x00000400

08000ee8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ee8:	4a03      	ldr	r2, [pc, #12]	@ (8000ef8 <SystemInit+0x10>)
 8000eea:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000eee:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ef2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ef6:	4770      	bx	lr
 8000ef8:	e000ed00 	.word	0xe000ed00

08000efc <_tfp_putc>:
void tfp_init(void* handle) {
    g_uart_handle = (UART_HandleTypeDef*)handle;
}

static void _tfp_putc(char c) {
    if (g_uart_handle) {
 8000efc:	4b07      	ldr	r3, [pc, #28]	@ (8000f1c <_tfp_putc+0x20>)
static void _tfp_putc(char c) {
 8000efe:	b507      	push	{r0, r1, r2, lr}
 8000f00:	f88d 0007 	strb.w	r0, [sp, #7]
    if (g_uart_handle) {
 8000f04:	6818      	ldr	r0, [r3, #0]
 8000f06:	b128      	cbz	r0, 8000f14 <_tfp_putc+0x18>
        HAL_UART_Transmit(g_uart_handle, (uint8_t*)&c, 1, 100);
 8000f08:	2364      	movs	r3, #100	@ 0x64
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	f10d 0107 	add.w	r1, sp, #7
 8000f10:	f001 fc21 	bl	8002756 <HAL_UART_Transmit>
    }
}
 8000f14:	b003      	add	sp, #12
 8000f16:	f85d fb04 	ldr.w	pc, [sp], #4
 8000f1a:	bf00      	nop
 8000f1c:	20001930 	.word	0x20001930

08000f20 <_tfp_print_unsigned>:

static void _tfp_puts(char *s) {
    while (*s) _tfp_putc(*s++);
}

static void _tfp_print_unsigned(uint32_t i, int base) {
 8000f20:	b5f0      	push	{r4, r5, r6, r7, lr}
    const char hex[] = "0123456789ABCDEF";
 8000f22:	4a19      	ldr	r2, [pc, #100]	@ (8000f88 <_tfp_print_unsigned+0x68>)
static void _tfp_print_unsigned(uint32_t i, int base) {
 8000f24:	b08f      	sub	sp, #60	@ 0x3c
 8000f26:	4603      	mov	r3, r0
 8000f28:	460d      	mov	r5, r1
    const char hex[] = "0123456789ABCDEF";
 8000f2a:	ac01      	add	r4, sp, #4
 8000f2c:	f102 0710 	add.w	r7, r2, #16
 8000f30:	6810      	ldr	r0, [r2, #0]
 8000f32:	3208      	adds	r2, #8
 8000f34:	f852 1c04 	ldr.w	r1, [r2, #-4]
 8000f38:	4626      	mov	r6, r4
 8000f3a:	42ba      	cmp	r2, r7
 8000f3c:	c603      	stmia	r6!, {r0, r1}
 8000f3e:	4634      	mov	r4, r6
 8000f40:	d1f6      	bne.n	8000f30 <_tfp_print_unsigned+0x10>
 8000f42:	7812      	ldrb	r2, [r2, #0]
 8000f44:	7032      	strb	r2, [r6, #0]
    char buf[32];
    int pos = 0;
    if (i == 0) {
 8000f46:	b92b      	cbnz	r3, 8000f54 <_tfp_print_unsigned+0x34>
        _tfp_putc('0');
 8000f48:	2030      	movs	r0, #48	@ 0x30
    while (i > 0) {
        buf[pos++] = hex[i % base];
        i /= base;
    }
    while (pos > 0) _tfp_putc(buf[--pos]);
}
 8000f4a:	b00f      	add	sp, #60	@ 0x3c
 8000f4c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        _tfp_putc('0');
 8000f50:	f7ff bfd4 	b.w	8000efc <_tfp_putc>
 8000f54:	aa06      	add	r2, sp, #24
    int pos = 0;
 8000f56:	2400      	movs	r4, #0
 8000f58:	4616      	mov	r6, r2
        buf[pos++] = hex[i % base];
 8000f5a:	3401      	adds	r4, #1
 8000f5c:	fbb3 f0f5 	udiv	r0, r3, r5
 8000f60:	fb05 3110 	mls	r1, r5, r0, r3
 8000f64:	3138      	adds	r1, #56	@ 0x38
 8000f66:	4469      	add	r1, sp
 8000f68:	f811 1c34 	ldrb.w	r1, [r1, #-52]
 8000f6c:	f802 1b01 	strb.w	r1, [r2], #1
        i /= base;
 8000f70:	4619      	mov	r1, r3
 8000f72:	4603      	mov	r3, r0
    while (i > 0) {
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d9f0      	bls.n	8000f5a <_tfp_print_unsigned+0x3a>
    while (pos > 0) _tfp_putc(buf[--pos]);
 8000f78:	3c01      	subs	r4, #1
 8000f7a:	5d30      	ldrb	r0, [r6, r4]
 8000f7c:	f7ff ffbe 	bl	8000efc <_tfp_putc>
 8000f80:	2c00      	cmp	r4, #0
 8000f82:	d1f9      	bne.n	8000f78 <_tfp_print_unsigned+0x58>
}
 8000f84:	b00f      	add	sp, #60	@ 0x3c
 8000f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f88:	08005450 	.word	0x08005450

08000f8c <tfp_init>:
    g_uart_handle = (UART_HandleTypeDef*)handle;
 8000f8c:	4b01      	ldr	r3, [pc, #4]	@ (8000f94 <tfp_init+0x8>)
 8000f8e:	6018      	str	r0, [r3, #0]
}
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	20001930 	.word	0x20001930

08000f98 <tfp_printf>:
        i = -i;
    }
    _tfp_print_unsigned((uint32_t)i, 10);
}

void tfp_printf(const char *fmt, ...) {
 8000f98:	b40f      	push	{r0, r1, r2, r3}
 8000f9a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000f9c:	ab06      	add	r3, sp, #24
 8000f9e:	f853 4b04 	ldr.w	r4, [r3], #4
    va_list va;
    va_start(va, fmt);
 8000fa2:	9301      	str	r3, [sp, #4]
    char ch;

    while ((ch = *fmt++) != 0) {
 8000fa4:	7820      	ldrb	r0, [r4, #0]
 8000fa6:	b920      	cbnz	r0, 8000fb2 <tfp_printf+0x1a>
            default: _tfp_putc(ch); break;
        }
    }
end:
    va_end(va);
}
 8000fa8:	b003      	add	sp, #12
 8000faa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8000fae:	b004      	add	sp, #16
 8000fb0:	4770      	bx	lr
        if (ch != '%') {
 8000fb2:	2825      	cmp	r0, #37	@ 0x25
 8000fb4:	d003      	beq.n	8000fbe <tfp_printf+0x26>
    while ((ch = *fmt++) != 0) {
 8000fb6:	3401      	adds	r4, #1
            _tfp_putc(ch);
 8000fb8:	f7ff ffa0 	bl	8000efc <_tfp_putc>
            continue;
 8000fbc:	e7f2      	b.n	8000fa4 <tfp_printf+0xc>
        ch = *fmt++;
 8000fbe:	7860      	ldrb	r0, [r4, #1]
        switch (ch) {
 8000fc0:	2878      	cmp	r0, #120	@ 0x78
 8000fc2:	d808      	bhi.n	8000fd6 <tfp_printf+0x3e>
 8000fc4:	286f      	cmp	r0, #111	@ 0x6f
 8000fc6:	d809      	bhi.n	8000fdc <tfp_printf+0x44>
 8000fc8:	2863      	cmp	r0, #99	@ 0x63
 8000fca:	d03b      	beq.n	8001044 <tfp_printf+0xac>
 8000fcc:	d820      	bhi.n	8001010 <tfp_printf+0x78>
 8000fce:	2800      	cmp	r0, #0
 8000fd0:	d0ea      	beq.n	8000fa8 <tfp_printf+0x10>
 8000fd2:	2858      	cmp	r0, #88	@ 0x58
 8000fd4:	d031      	beq.n	800103a <tfp_printf+0xa2>
            default: _tfp_putc(ch); break;
 8000fd6:	f7ff ff91 	bl	8000efc <_tfp_putc>
 8000fda:	e040      	b.n	800105e <tfp_printf+0xc6>
        switch (ch) {
 8000fdc:	f1a0 0370 	sub.w	r3, r0, #112	@ 0x70
 8000fe0:	2b08      	cmp	r3, #8
 8000fe2:	d8f8      	bhi.n	8000fd6 <tfp_printf+0x3e>
 8000fe4:	a201      	add	r2, pc, #4	@ (adr r2, 8000fec <tfp_printf+0x54>)
 8000fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fea:	bf00      	nop
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08000fd7 	.word	0x08000fd7
 8000ff4:	08000fd7 	.word	0x08000fd7
 8000ff8:	0800104f 	.word	0x0800104f
 8000ffc:	08000fd7 	.word	0x08000fd7
 8001000:	08001069 	.word	0x08001069
 8001004:	08000fd7 	.word	0x08000fd7
 8001008:	08000fd7 	.word	0x08000fd7
 800100c:	0800103b 	.word	0x0800103b
 8001010:	2864      	cmp	r0, #100	@ 0x64
 8001012:	d1e0      	bne.n	8000fd6 <tfp_printf+0x3e>
            case 'd': _tfp_print_signed(va_arg(va, int)); break;
 8001014:	9b01      	ldr	r3, [sp, #4]
 8001016:	681d      	ldr	r5, [r3, #0]
 8001018:	1d1a      	adds	r2, r3, #4
    if (i < 0) {
 800101a:	2d00      	cmp	r5, #0
            case 'd': _tfp_print_signed(va_arg(va, int)); break;
 800101c:	9201      	str	r2, [sp, #4]
    if (i < 0) {
 800101e:	da03      	bge.n	8001028 <tfp_printf+0x90>
        i = -i;
 8001020:	426d      	negs	r5, r5
        _tfp_putc('-');
 8001022:	202d      	movs	r0, #45	@ 0x2d
 8001024:	f7ff ff6a 	bl	8000efc <_tfp_putc>
    _tfp_print_unsigned((uint32_t)i, 10);
 8001028:	210a      	movs	r1, #10
 800102a:	4628      	mov	r0, r5
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 800102c:	f7ff ff78 	bl	8000f20 <_tfp_print_unsigned>
                break;
 8001030:	e015      	b.n	800105e <tfp_printf+0xc6>
 8001032:	4d12      	ldr	r5, [pc, #72]	@ (800107c <tfp_printf+0xe4>)
    while (*s) _tfp_putc(*s++);
 8001034:	f815 0b01 	ldrb.w	r0, [r5], #1
 8001038:	b9e0      	cbnz	r0, 8001074 <tfp_printf+0xdc>
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 800103a:	9b01      	ldr	r3, [sp, #4]
 800103c:	2110      	movs	r1, #16
 800103e:	1d1a      	adds	r2, r3, #4
 8001040:	9201      	str	r2, [sp, #4]
 8001042:	e015      	b.n	8001070 <tfp_printf+0xd8>
            case 'c': _tfp_putc((char)va_arg(va, int)); break;
 8001044:	9b01      	ldr	r3, [sp, #4]
 8001046:	1d1a      	adds	r2, r3, #4
 8001048:	7818      	ldrb	r0, [r3, #0]
 800104a:	9201      	str	r2, [sp, #4]
 800104c:	e7c3      	b.n	8000fd6 <tfp_printf+0x3e>
            case 's': _tfp_puts(va_arg(va, char*)); break;
 800104e:	9b01      	ldr	r3, [sp, #4]
 8001050:	681d      	ldr	r5, [r3, #0]
 8001052:	1d1a      	adds	r2, r3, #4
 8001054:	3d01      	subs	r5, #1
 8001056:	9201      	str	r2, [sp, #4]
    while (*s) _tfp_putc(*s++);
 8001058:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 800105c:	b908      	cbnz	r0, 8001062 <tfp_printf+0xca>
        ch = *fmt++;
 800105e:	3402      	adds	r4, #2
 8001060:	e7a0      	b.n	8000fa4 <tfp_printf+0xc>
    while (*s) _tfp_putc(*s++);
 8001062:	f7ff ff4b 	bl	8000efc <_tfp_putc>
 8001066:	e7f7      	b.n	8001058 <tfp_printf+0xc0>
            case 'u': _tfp_print_unsigned(va_arg(va, uint32_t), 10); break;
 8001068:	9b01      	ldr	r3, [sp, #4]
 800106a:	210a      	movs	r1, #10
 800106c:	1d1a      	adds	r2, r3, #4
 800106e:	9201      	str	r2, [sp, #4]
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 8001070:	6818      	ldr	r0, [r3, #0]
 8001072:	e7db      	b.n	800102c <tfp_printf+0x94>
    while (*s) _tfp_putc(*s++);
 8001074:	f7ff ff42 	bl	8000efc <_tfp_putc>
 8001078:	e7dc      	b.n	8001034 <tfp_printf+0x9c>
 800107a:	bf00      	nop
 800107c:	08005461 	.word	0x08005461

08001080 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001080:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010b8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001084:	f7ff ff30 	bl	8000ee8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001088:	480c      	ldr	r0, [pc, #48]	@ (80010bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800108a:	490d      	ldr	r1, [pc, #52]	@ (80010c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800108c:	4a0d      	ldr	r2, [pc, #52]	@ (80010c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800108e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001090:	e002      	b.n	8001098 <LoopCopyDataInit>

08001092 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001092:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001094:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001096:	3304      	adds	r3, #4

08001098 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001098:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800109a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800109c:	d3f9      	bcc.n	8001092 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800109e:	4a0a      	ldr	r2, [pc, #40]	@ (80010c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010a0:	4c0a      	ldr	r4, [pc, #40]	@ (80010cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80010a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010a4:	e001      	b.n	80010aa <LoopFillZerobss>

080010a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010a8:	3204      	adds	r2, #4

080010aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010ac:	d3fb      	bcc.n	80010a6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80010ae:	f003 fa99 	bl	80045e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010b2:	f7ff fcb7 	bl	8000a24 <main>
  bx  lr    
 80010b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80010b8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80010bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010c0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80010c4:	08005944 	.word	0x08005944
  ldr r2, =_sbss
 80010c8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80010cc:	20001aa0 	.word	0x20001aa0

080010d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010d0:	e7fe      	b.n	80010d0 <ADC_IRQHandler>

080010d2 <HAL_MspDeInit>:

/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
 80010d2:	4770      	bx	lr

080010d4 <HAL_DeInit>:
{
 80010d4:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 80010d6:	4b09      	ldr	r3, [pc, #36]	@ (80010fc <HAL_DeInit+0x28>)
 80010d8:	f04f 32ff 	mov.w	r2, #4294967295
  __HAL_RCC_APB1_RELEASE_RESET();
 80010dc:	2400      	movs	r4, #0
  __HAL_RCC_APB1_FORCE_RESET();
 80010de:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 80010e0:	621c      	str	r4, [r3, #32]
  __HAL_RCC_APB2_FORCE_RESET();
 80010e2:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 80010e4:	625c      	str	r4, [r3, #36]	@ 0x24
  __HAL_RCC_AHB1_FORCE_RESET();
 80010e6:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80010e8:	611c      	str	r4, [r3, #16]
  __HAL_RCC_AHB2_FORCE_RESET();
 80010ea:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80010ec:	615c      	str	r4, [r3, #20]
  __HAL_RCC_AHB3_FORCE_RESET();
 80010ee:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80010f0:	619c      	str	r4, [r3, #24]
  HAL_MspDeInit();
 80010f2:	f7ff ffee 	bl	80010d2 <HAL_MspDeInit>
}
 80010f6:	4620      	mov	r0, r4
 80010f8:	bd10      	pop	{r4, pc}
 80010fa:	bf00      	nop
 80010fc:	40023800 	.word	0x40023800

08001100 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001100:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001102:	4b0e      	ldr	r3, [pc, #56]	@ (800113c <HAL_InitTick+0x3c>)
{
 8001104:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001106:	781a      	ldrb	r2, [r3, #0]
 8001108:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800110c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001110:	4a0b      	ldr	r2, [pc, #44]	@ (8001140 <HAL_InitTick+0x40>)
 8001112:	6810      	ldr	r0, [r2, #0]
 8001114:	fbb0 f0f3 	udiv	r0, r0, r3
 8001118:	f000 f88a 	bl	8001230 <HAL_SYSTICK_Config>
 800111c:	4604      	mov	r4, r0
 800111e:	b958      	cbnz	r0, 8001138 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001120:	2d0f      	cmp	r5, #15
 8001122:	d809      	bhi.n	8001138 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001124:	4602      	mov	r2, r0
 8001126:	4629      	mov	r1, r5
 8001128:	f04f 30ff 	mov.w	r0, #4294967295
 800112c:	f000 f84e 	bl	80011cc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001130:	4b04      	ldr	r3, [pc, #16]	@ (8001144 <HAL_InitTick+0x44>)
 8001132:	4620      	mov	r0, r4
 8001134:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001136:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001138:	2001      	movs	r0, #1
 800113a:	e7fc      	b.n	8001136 <HAL_InitTick+0x36>
 800113c:	20000004 	.word	0x20000004
 8001140:	20000000 	.word	0x20000000
 8001144:	20000008 	.word	0x20000008

08001148 <HAL_Init>:
{
 8001148:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800114a:	2003      	movs	r0, #3
 800114c:	f000 f82c 	bl	80011a8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001150:	200f      	movs	r0, #15
 8001152:	f7ff ffd5 	bl	8001100 <HAL_InitTick>
  HAL_MspInit();
 8001156:	f7ff fdcf 	bl	8000cf8 <HAL_MspInit>
}
 800115a:	2000      	movs	r0, #0
 800115c:	bd08      	pop	{r3, pc}
	...

08001160 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001160:	4a03      	ldr	r2, [pc, #12]	@ (8001170 <HAL_IncTick+0x10>)
 8001162:	4b04      	ldr	r3, [pc, #16]	@ (8001174 <HAL_IncTick+0x14>)
 8001164:	6811      	ldr	r1, [r2, #0]
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	440b      	add	r3, r1
 800116a:	6013      	str	r3, [r2, #0]
}
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	20001934 	.word	0x20001934
 8001174:	20000004 	.word	0x20000004

08001178 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001178:	4b01      	ldr	r3, [pc, #4]	@ (8001180 <HAL_GetTick+0x8>)
 800117a:	6818      	ldr	r0, [r3, #0]
}
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	20001934 	.word	0x20001934

08001184 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001184:	b538      	push	{r3, r4, r5, lr}
 8001186:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001188:	f7ff fff6 	bl	8001178 <HAL_GetTick>
 800118c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800118e:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001190:	bf1e      	ittt	ne
 8001192:	4b04      	ldrne	r3, [pc, #16]	@ (80011a4 <HAL_Delay+0x20>)
 8001194:	781b      	ldrbne	r3, [r3, #0]
 8001196:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001198:	f7ff ffee 	bl	8001178 <HAL_GetTick>
 800119c:	1b43      	subs	r3, r0, r5
 800119e:	42a3      	cmp	r3, r4
 80011a0:	d3fa      	bcc.n	8001198 <HAL_Delay+0x14>
  {
  }
}
 80011a2:	bd38      	pop	{r3, r4, r5, pc}
 80011a4:	20000004 	.word	0x20000004

080011a8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011a8:	4907      	ldr	r1, [pc, #28]	@ (80011c8 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011aa:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011ac:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011ae:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011b2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80011b6:	0412      	lsls	r2, r2, #16
 80011b8:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80011c4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80011c6:	4770      	bx	lr
 80011c8:	e000ed00 	.word	0xe000ed00

080011cc <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011cc:	4b16      	ldr	r3, [pc, #88]	@ (8001228 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011ce:	b530      	push	{r4, r5, lr}
 80011d0:	68dc      	ldr	r4, [r3, #12]
 80011d2:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011d6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011da:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011dc:	2b04      	cmp	r3, #4
 80011de:	bf28      	it	cs
 80011e0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011e2:	2d06      	cmp	r5, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e4:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011e8:	bf8c      	ite	hi
 80011ea:	3c03      	subhi	r4, #3
 80011ec:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011ee:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 80011f2:	2800      	cmp	r0, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011f4:	fa05 f504 	lsl.w	r5, r5, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f8:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011fc:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001200:	fa03 f304 	lsl.w	r3, r3, r4
 8001204:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001208:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800120c:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 800120e:	db06      	blt.n	800121e <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001210:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001214:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001218:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800121c:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800121e:	f000 000f 	and.w	r0, r0, #15
 8001222:	4a02      	ldr	r2, [pc, #8]	@ (800122c <HAL_NVIC_SetPriority+0x60>)
 8001224:	5413      	strb	r3, [r2, r0]
 8001226:	e7f9      	b.n	800121c <HAL_NVIC_SetPriority+0x50>
 8001228:	e000ed00 	.word	0xe000ed00
 800122c:	e000ed14 	.word	0xe000ed14

08001230 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001230:	3801      	subs	r0, #1
 8001232:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001236:	d20b      	bcs.n	8001250 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001238:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123c:	4a05      	ldr	r2, [pc, #20]	@ (8001254 <HAL_SYSTICK_Config+0x24>)
 800123e:	21f0      	movs	r1, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001240:	6158      	str	r0, [r3, #20]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001242:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001244:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001248:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800124a:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800124c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800124e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001250:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001252:	4770      	bx	lr
 8001254:	e000ed00 	.word	0xe000ed00

08001258 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001258:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800125c:	4b04      	ldr	r3, [pc, #16]	@ (8001270 <HAL_MPU_Disable+0x18>)
 800125e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001260:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001264:	625a      	str	r2, [r3, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001266:	2200      	movs	r2, #0
 8001268:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001274:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <HAL_MPU_Enable+0x1c>)
 8001276:	f040 0001 	orr.w	r0, r0, #1
 800127a:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800127e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001280:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001284:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001286:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800128a:	f3bf 8f6f 	isb	sy
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800128e:	4770      	bx	lr
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001294:	7843      	ldrb	r3, [r0, #1]
 8001296:	4a14      	ldr	r2, [pc, #80]	@ (80012e8 <HAL_MPU_ConfigRegion+0x54>)
 8001298:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800129c:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 80012a0:	f023 0301 	bic.w	r3, r3, #1
 80012a4:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80012a8:	6843      	ldr	r3, [r0, #4]
 80012aa:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80012ae:	7ac3      	ldrb	r3, [r0, #11]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80012b0:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80012b2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80012b4:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80012b8:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80012ba:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80012bc:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80012be:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80012c2:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80012c4:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80012c8:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80012ca:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80012ce:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80012d0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80012d4:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80012d6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80012da:	7a01      	ldrb	r1, [r0, #8]
 80012dc:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80012e0:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	e000ed00 	.word	0xe000ed00

080012ec <FLASH_Program_DoubleWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80012ec:	490a      	ldr	r1, [pc, #40]	@ (8001318 <FLASH_Program_DoubleWord+0x2c>)
{
 80012ee:	b510      	push	{r4, lr}
  FLASH->CR &= CR_PSIZE_MASK;
 80012f0:	690c      	ldr	r4, [r1, #16]
 80012f2:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
 80012f6:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80012f8:	690c      	ldr	r4, [r1, #16]
 80012fa:	f444 7440 	orr.w	r4, r4, #768	@ 0x300
 80012fe:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001300:	690c      	ldr	r4, [r1, #16]
 8001302:	f044 0401 	orr.w	r4, r4, #1
 8001306:	610c      	str	r4, [r1, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001308:	6002      	str	r2, [r0, #0]
 800130a:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800130e:	6043      	str	r3, [r0, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 8001310:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001314:	bd10      	pop	{r4, pc}
 8001316:	bf00      	nop
 8001318:	40023c00 	.word	0x40023c00

0800131c <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 800131c:	4b08      	ldr	r3, [pc, #32]	@ (8001340 <FLASH_Program_Word+0x24>)
 800131e:	691a      	ldr	r2, [r3, #16]
 8001320:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001324:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001326:	691a      	ldr	r2, [r3, #16]
 8001328:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800132c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 800132e:	691a      	ldr	r2, [r3, #16]
 8001330:	f042 0201 	orr.w	r2, r2, #1
 8001334:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t*)Address = Data;
 8001336:	6001      	str	r1, [r0, #0]
 8001338:	f3bf 8f4f 	dsb	sy
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	40023c00 	.word	0x40023c00

08001344 <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001344:	4b08      	ldr	r3, [pc, #32]	@ (8001368 <FLASH_Program_HalfWord+0x24>)
 8001346:	691a      	ldr	r2, [r3, #16]
 8001348:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800134c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800134e:	691a      	ldr	r2, [r3, #16]
 8001350:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001354:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001356:	691a      	ldr	r2, [r3, #16]
 8001358:	f042 0201 	orr.w	r2, r2, #1
 800135c:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t*)Address = Data;
 800135e:	8001      	strh	r1, [r0, #0]
 8001360:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	40023c00 	.word	0x40023c00

0800136c <FLASH_Program_Byte>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 800136c:	4b07      	ldr	r3, [pc, #28]	@ (800138c <FLASH_Program_Byte+0x20>)
 800136e:	691a      	ldr	r2, [r3, #16]
 8001370:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001374:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001376:	691a      	ldr	r2, [r3, #16]
 8001378:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 800137a:	691a      	ldr	r2, [r3, #16]
 800137c:	f042 0201 	orr.w	r2, r2, #1
 8001380:	611a      	str	r2, [r3, #16]

  *(__IO uint8_t*)Address = Data;
 8001382:	7001      	strb	r1, [r0, #0]
 8001384:	f3bf 8f4f 	dsb	sy

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	40023c00 	.word	0x40023c00

08001390 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001390:	4a16      	ldr	r2, [pc, #88]	@ (80013ec <FLASH_SetErrorCode+0x5c>)
 8001392:	68d3      	ldr	r3, [r2, #12]
 8001394:	079b      	lsls	r3, r3, #30
 8001396:	d504      	bpl.n	80013a2 <FLASH_SetErrorCode+0x12>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001398:	4915      	ldr	r1, [pc, #84]	@ (80013f0 <FLASH_SetErrorCode+0x60>)
 800139a:	698b      	ldr	r3, [r1, #24]
 800139c:	f043 0320 	orr.w	r3, r3, #32
 80013a0:	618b      	str	r3, [r1, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80013a2:	68d3      	ldr	r3, [r2, #12]
 80013a4:	06d8      	lsls	r0, r3, #27
 80013a6:	d504      	bpl.n	80013b2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80013a8:	4a11      	ldr	r2, [pc, #68]	@ (80013f0 <FLASH_SetErrorCode+0x60>)
 80013aa:	6993      	ldr	r3, [r2, #24]
 80013ac:	f043 0310 	orr.w	r3, r3, #16
 80013b0:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80013b2:	4a0e      	ldr	r2, [pc, #56]	@ (80013ec <FLASH_SetErrorCode+0x5c>)
 80013b4:	68d3      	ldr	r3, [r2, #12]
 80013b6:	0699      	lsls	r1, r3, #26
 80013b8:	d504      	bpl.n	80013c4 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80013ba:	490d      	ldr	r1, [pc, #52]	@ (80013f0 <FLASH_SetErrorCode+0x60>)
 80013bc:	698b      	ldr	r3, [r1, #24]
 80013be:	f043 0308 	orr.w	r3, r3, #8
 80013c2:	618b      	str	r3, [r1, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80013c4:	68d3      	ldr	r3, [r2, #12]
 80013c6:	065a      	lsls	r2, r3, #25
 80013c8:	d504      	bpl.n	80013d4 <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80013ca:	4a09      	ldr	r2, [pc, #36]	@ (80013f0 <FLASH_SetErrorCode+0x60>)
 80013cc:	6993      	ldr	r3, [r2, #24]
 80013ce:	f043 0304 	orr.w	r3, r3, #4
 80013d2:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 80013d4:	4a05      	ldr	r2, [pc, #20]	@ (80013ec <FLASH_SetErrorCode+0x5c>)
 80013d6:	68d3      	ldr	r3, [r2, #12]
 80013d8:	061b      	lsls	r3, r3, #24
 80013da:	d504      	bpl.n	80013e6 <FLASH_SetErrorCode+0x56>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 80013dc:	4904      	ldr	r1, [pc, #16]	@ (80013f0 <FLASH_SetErrorCode+0x60>)
 80013de:	698b      	ldr	r3, [r1, #24]
 80013e0:	f043 0302 	orr.w	r3, r3, #2
 80013e4:	618b      	str	r3, [r1, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80013e6:	23f2      	movs	r3, #242	@ 0xf2
 80013e8:	60d3      	str	r3, [r2, #12]
}
 80013ea:	4770      	bx	lr
 80013ec:	40023c00 	.word	0x40023c00
 80013f0:	20001938 	.word	0x20001938

080013f4 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80013f4:	4b06      	ldr	r3, [pc, #24]	@ (8001410 <HAL_FLASH_Unlock+0x1c>)
 80013f6:	691a      	ldr	r2, [r3, #16]
 80013f8:	2a00      	cmp	r2, #0
 80013fa:	da07      	bge.n	800140c <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80013fc:	4a05      	ldr	r2, [pc, #20]	@ (8001414 <HAL_FLASH_Unlock+0x20>)
 80013fe:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001400:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8001404:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001406:	6918      	ldr	r0, [r3, #16]
 8001408:	0fc0      	lsrs	r0, r0, #31
 800140a:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 800140c:	2000      	movs	r0, #0
}
 800140e:	4770      	bx	lr
 8001410:	40023c00 	.word	0x40023c00
 8001414:	45670123 	.word	0x45670123

08001418 <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 8001418:	4a03      	ldr	r2, [pc, #12]	@ (8001428 <HAL_FLASH_Lock+0x10>)
}
 800141a:	2000      	movs	r0, #0
  FLASH->CR |= FLASH_CR_LOCK;
 800141c:	6913      	ldr	r3, [r2, #16]
 800141e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001422:	6113      	str	r3, [r2, #16]
}
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	40023c00 	.word	0x40023c00

0800142c <FLASH_WaitForLastOperation>:
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800142c:	4b13      	ldr	r3, [pc, #76]	@ (800147c <FLASH_WaitForLastOperation+0x50>)
 800142e:	2200      	movs	r2, #0
{ 
 8001430:	b570      	push	{r4, r5, r6, lr}
 8001432:	4604      	mov	r4, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001434:	619a      	str	r2, [r3, #24]
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001436:	4d12      	ldr	r5, [pc, #72]	@ (8001480 <FLASH_WaitForLastOperation+0x54>)
  tickstart = HAL_GetTick();
 8001438:	f7ff fe9e 	bl	8001178 <HAL_GetTick>
 800143c:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800143e:	68eb      	ldr	r3, [r5, #12]
 8001440:	03da      	lsls	r2, r3, #15
 8001442:	d407      	bmi.n	8001454 <FLASH_WaitForLastOperation+0x28>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 8001444:	68eb      	ldr	r3, [r5, #12]
 8001446:	f013 0ff2 	tst.w	r3, #242	@ 0xf2
 800144a:	d00e      	beq.n	800146a <FLASH_WaitForLastOperation+0x3e>
    FLASH_SetErrorCode();
 800144c:	f7ff ffa0 	bl	8001390 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001450:	2001      	movs	r0, #1
 8001452:	e003      	b.n	800145c <FLASH_WaitForLastOperation+0x30>
    if(Timeout != HAL_MAX_DELAY)
 8001454:	1c61      	adds	r1, r4, #1
 8001456:	d0f2      	beq.n	800143e <FLASH_WaitForLastOperation+0x12>
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001458:	b90c      	cbnz	r4, 800145e <FLASH_WaitForLastOperation+0x32>
        return HAL_TIMEOUT;
 800145a:	2003      	movs	r0, #3
}  
 800145c:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 800145e:	f7ff fe8b 	bl	8001178 <HAL_GetTick>
 8001462:	1b80      	subs	r0, r0, r6
 8001464:	42a0      	cmp	r0, r4
 8001466:	d9ea      	bls.n	800143e <FLASH_WaitForLastOperation+0x12>
 8001468:	e7f7      	b.n	800145a <FLASH_WaitForLastOperation+0x2e>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800146a:	68eb      	ldr	r3, [r5, #12]
 800146c:	07db      	lsls	r3, r3, #31
 800146e:	d401      	bmi.n	8001474 <FLASH_WaitForLastOperation+0x48>
  return HAL_OK;
 8001470:	2000      	movs	r0, #0
 8001472:	e7f3      	b.n	800145c <FLASH_WaitForLastOperation+0x30>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001474:	2301      	movs	r3, #1
 8001476:	60eb      	str	r3, [r5, #12]
 8001478:	e7fa      	b.n	8001470 <FLASH_WaitForLastOperation+0x44>
 800147a:	bf00      	nop
 800147c:	20001938 	.word	0x20001938
 8001480:	40023c00 	.word	0x40023c00

08001484 <HAL_FLASH_Program>:
{
 8001484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8001488:	4f1b      	ldr	r7, [pc, #108]	@ (80014f8 <HAL_FLASH_Program+0x74>)
{
 800148a:	4698      	mov	r8, r3
 800148c:	4606      	mov	r6, r0
 800148e:	460c      	mov	r4, r1
  __HAL_LOCK(&pFlash);
 8001490:	7d3b      	ldrb	r3, [r7, #20]
{
 8001492:	4615      	mov	r5, r2
  __HAL_LOCK(&pFlash);
 8001494:	2b01      	cmp	r3, #1
 8001496:	d02d      	beq.n	80014f4 <HAL_FLASH_Program+0x70>
 8001498:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800149a:	f24c 3050 	movw	r0, #50000	@ 0xc350
  __HAL_LOCK(&pFlash);
 800149e:	753b      	strb	r3, [r7, #20]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80014a0:	f7ff ffc4 	bl	800142c <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80014a4:	b990      	cbnz	r0, 80014cc <HAL_FLASH_Program+0x48>
    switch(TypeProgram)
 80014a6:	2e03      	cmp	r6, #3
 80014a8:	d807      	bhi.n	80014ba <HAL_FLASH_Program+0x36>
 80014aa:	e8df f006 	tbb	[pc, r6]
 80014ae:	1302      	.short	0x1302
 80014b0:	1d18      	.short	0x1d18
        FLASH_Program_Byte(Address, (uint8_t) Data);
 80014b2:	b2e9      	uxtb	r1, r5
 80014b4:	4620      	mov	r0, r4
 80014b6:	f7ff ff59 	bl	800136c <FLASH_Program_Byte>
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80014ba:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80014be:	f7ff ffb5 	bl	800142c <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);
 80014c2:	4a0e      	ldr	r2, [pc, #56]	@ (80014fc <HAL_FLASH_Program+0x78>)
 80014c4:	6913      	ldr	r3, [r2, #16]
 80014c6:	f023 0301 	bic.w	r3, r3, #1
 80014ca:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 80014cc:	2300      	movs	r3, #0
 80014ce:	753b      	strb	r3, [r7, #20]
}
 80014d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80014d4:	b2a9      	uxth	r1, r5
 80014d6:	4620      	mov	r0, r4
 80014d8:	f7ff ff34 	bl	8001344 <FLASH_Program_HalfWord>
        break;
 80014dc:	e7ed      	b.n	80014ba <HAL_FLASH_Program+0x36>
        FLASH_Program_Word(Address, (uint32_t) Data);
 80014de:	4629      	mov	r1, r5
 80014e0:	4620      	mov	r0, r4
 80014e2:	f7ff ff1b 	bl	800131c <FLASH_Program_Word>
        break;
 80014e6:	e7e8      	b.n	80014ba <HAL_FLASH_Program+0x36>
        FLASH_Program_DoubleWord(Address, Data);
 80014e8:	462a      	mov	r2, r5
 80014ea:	4643      	mov	r3, r8
 80014ec:	4620      	mov	r0, r4
 80014ee:	f7ff fefd 	bl	80012ec <FLASH_Program_DoubleWord>
        break;
 80014f2:	e7e2      	b.n	80014ba <HAL_FLASH_Program+0x36>
  __HAL_LOCK(&pFlash);
 80014f4:	2002      	movs	r0, #2
 80014f6:	e7eb      	b.n	80014d0 <HAL_FLASH_Program+0x4c>
 80014f8:	20001938 	.word	0x20001938
 80014fc:	40023c00 	.word	0x40023c00

08001500 <FLASH_MassErase>:
{
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 8001500:	4b08      	ldr	r3, [pc, #32]	@ (8001524 <FLASH_MassErase+0x24>)
 8001502:	691a      	ldr	r2, [r3, #16]
 8001504:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001508:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 800150a:	691a      	ldr	r2, [r3, #16]
 800150c:	f042 0204 	orr.w	r2, r2, #4
 8001510:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 8001512:	691a      	ldr	r2, [r3, #16]
 8001514:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001518:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800151c:	611a      	str	r2, [r3, #16]
 800151e:	f3bf 8f4f 	dsb	sy
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001522:	4770      	bx	lr
 8001524:	40023c00 	.word	0x40023c00

08001528 <FLASH_Erase_Sector>:
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
  }

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 8001528:	4b0e      	ldr	r3, [pc, #56]	@ (8001564 <FLASH_Erase_Sector+0x3c>)
 800152a:	2902      	cmp	r1, #2
 800152c:	691a      	ldr	r2, [r3, #16]
 800152e:	bf94      	ite	ls
 8001530:	0209      	lslls	r1, r1, #8
{
 8001532:	f44f 7140 	movhi.w	r1, #768	@ 0x300
  FLASH->CR &= CR_PSIZE_MASK;
 8001536:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800153a:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 800153c:	691a      	ldr	r2, [r3, #16]
 800153e:	430a      	orrs	r2, r1
 8001540:	611a      	str	r2, [r3, #16]
  FLASH->CR &= SECTOR_MASK;
 8001542:	691a      	ldr	r2, [r3, #16]
 8001544:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8001548:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800154a:	691a      	ldr	r2, [r3, #16]
 800154c:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 8001550:	f040 0002 	orr.w	r0, r0, #2
 8001554:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001556:	691a      	ldr	r2, [r3, #16]
 8001558:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800155c:	611a      	str	r2, [r3, #16]
 800155e:	f3bf 8f4f 	dsb	sy
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001562:	4770      	bx	lr
 8001564:	40023c00 	.word	0x40023c00

08001568 <HAL_FLASHEx_Erase>:
{
 8001568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 800156c:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 8001600 <HAL_FLASHEx_Erase+0x98>
{
 8001570:	4605      	mov	r5, r0
 8001572:	460f      	mov	r7, r1
  __HAL_LOCK(&pFlash);
 8001574:	f898 3014 	ldrb.w	r3, [r8, #20]
 8001578:	2b01      	cmp	r3, #1
 800157a:	d03d      	beq.n	80015f8 <HAL_FLASHEx_Erase+0x90>
 800157c:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800157e:	f24c 3050 	movw	r0, #50000	@ 0xc350
  __HAL_LOCK(&pFlash);
 8001582:	f888 3014 	strb.w	r3, [r8, #20]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001586:	f7ff ff51 	bl	800142c <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800158a:	4604      	mov	r4, r0
 800158c:	b990      	cbnz	r0, 80015b4 <HAL_FLASHEx_Erase+0x4c>
    *SectorError = 0xFFFFFFFFU;
 800158e:	f04f 33ff 	mov.w	r3, #4294967295
 8001592:	603b      	str	r3, [r7, #0]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001594:	682b      	ldr	r3, [r5, #0]
 8001596:	2b01      	cmp	r3, #1
 8001598:	d112      	bne.n	80015c0 <HAL_FLASHEx_Erase+0x58>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 800159a:	7b28      	ldrb	r0, [r5, #12]
 800159c:	f7ff ffb0 	bl	8001500 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80015a0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80015a4:	f7ff ff42 	bl	800142c <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 80015a8:	4a14      	ldr	r2, [pc, #80]	@ (80015fc <HAL_FLASHEx_Erase+0x94>)
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80015aa:	4604      	mov	r4, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 80015ac:	6913      	ldr	r3, [r2, #16]
 80015ae:	f023 0304 	bic.w	r3, r3, #4
 80015b2:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 80015b4:	2300      	movs	r3, #0
 80015b6:	f888 3014 	strb.w	r3, [r8, #20]
}
 80015ba:	4620      	mov	r0, r4
 80015bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80015c0:	686e      	ldr	r6, [r5, #4]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 80015c2:	f8df 9038 	ldr.w	r9, [pc, #56]	@ 80015fc <HAL_FLASHEx_Erase+0x94>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80015c6:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 80015ca:	4413      	add	r3, r2
 80015cc:	42b3      	cmp	r3, r6
 80015ce:	d9f1      	bls.n	80015b4 <HAL_FLASHEx_Erase+0x4c>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80015d0:	7b29      	ldrb	r1, [r5, #12]
 80015d2:	4630      	mov	r0, r6
 80015d4:	f7ff ffa8 	bl	8001528 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80015d8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80015dc:	f7ff ff26 	bl	800142c <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 80015e0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80015e4:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 80015e8:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 80015ec:	b110      	cbz	r0, 80015f4 <HAL_FLASHEx_Erase+0x8c>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80015ee:	4604      	mov	r4, r0
          *SectorError = index;
 80015f0:	603e      	str	r6, [r7, #0]
          break;
 80015f2:	e7df      	b.n	80015b4 <HAL_FLASHEx_Erase+0x4c>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80015f4:	3601      	adds	r6, #1
 80015f6:	e7e6      	b.n	80015c6 <HAL_FLASHEx_Erase+0x5e>
  __HAL_LOCK(&pFlash);
 80015f8:	2402      	movs	r4, #2
 80015fa:	e7de      	b.n	80015ba <HAL_FLASHEx_Erase+0x52>
 80015fc:	40023c00 	.word	0x40023c00
 8001600:	20001938 	.word	0x20001938

08001604 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001604:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001608:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800160a:	f8df 91bc 	ldr.w	r9, [pc, #444]	@ 80017c8 <HAL_GPIO_Init+0x1c4>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800160e:	4a6c      	ldr	r2, [pc, #432]	@ (80017c0 <HAL_GPIO_Init+0x1bc>)
    ioposition = ((uint32_t)0x01) << position;
 8001610:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001612:	680d      	ldr	r5, [r1, #0]
    ioposition = ((uint32_t)0x01) << position;
 8001614:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001616:	ea04 0605 	and.w	r6, r4, r5
    if (iocurrent == ioposition)
 800161a:	43ac      	bics	r4, r5
 800161c:	f040 80b7 	bne.w	800178e <HAL_GPIO_Init+0x18a>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001620:	684d      	ldr	r5, [r1, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001622:	2703      	movs	r7, #3
 8001624:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001628:	f005 0403 	and.w	r4, r5, #3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800162c:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001630:	1e67      	subs	r7, r4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001632:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001636:	2f01      	cmp	r7, #1
 8001638:	d834      	bhi.n	80016a4 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR;
 800163a:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800163c:	ea07 080c 	and.w	r8, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2));
 8001640:	68cf      	ldr	r7, [r1, #12]
 8001642:	fa07 f70e 	lsl.w	r7, r7, lr
 8001646:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OSPEEDR = temp;
 800164a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800164c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800164e:	ea27 0806 	bic.w	r8, r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001652:	f3c5 1700 	ubfx	r7, r5, #4, #1
 8001656:	409f      	lsls	r7, r3
 8001658:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 800165c:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 800165e:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001660:	2c02      	cmp	r4, #2
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001662:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001666:	688f      	ldr	r7, [r1, #8]
 8001668:	fa07 f70e 	lsl.w	r7, r7, lr
 800166c:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->PUPDR = temp;
 8001670:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001672:	d119      	bne.n	80016a8 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3];
 8001674:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001678:	f003 0a07 	and.w	sl, r3, #7
 800167c:	f04f 0b0f 	mov.w	fp, #15
 8001680:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8001684:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8001688:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800168c:	fa0b fb0a 	lsl.w	fp, fp, sl
 8001690:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001694:	690f      	ldr	r7, [r1, #16]
 8001696:	fa07 f70a 	lsl.w	r7, r7, sl
 800169a:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3] = temp;
 800169e:	f8c8 7020 	str.w	r7, [r8, #32]
 80016a2:	e001      	b.n	80016a8 <HAL_GPIO_Init+0xa4>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016a4:	2c03      	cmp	r4, #3
 80016a6:	d1da      	bne.n	800165e <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 80016a8:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80016aa:	fa04 f40e 	lsl.w	r4, r4, lr
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016ae:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80016b2:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80016b6:	ea44 0407 	orr.w	r4, r4, r7
      GPIOx->MODER = temp;
 80016ba:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016bc:	d067      	beq.n	800178e <HAL_GPIO_Init+0x18a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016be:	f8d9 4044 	ldr.w	r4, [r9, #68]	@ 0x44
 80016c2:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80016c6:	f003 0c03 	and.w	ip, r3, #3
 80016ca:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ce:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 80016d2:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80016d6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016da:	f8c9 4044 	str.w	r4, [r9, #68]	@ 0x44
 80016de:	f507 379c 	add.w	r7, r7, #79872	@ 0x13800
 80016e2:	f8d9 4044 	ldr.w	r4, [r9, #68]	@ 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80016e6:	fa0e fe0c 	lsl.w	lr, lr, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ea:	f404 4480 	and.w	r4, r4, #16384	@ 0x4000
 80016ee:	9401      	str	r4, [sp, #4]
 80016f0:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 80016f2:	68bc      	ldr	r4, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80016f4:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80016f8:	4c32      	ldr	r4, [pc, #200]	@ (80017c4 <HAL_GPIO_Init+0x1c0>)
 80016fa:	42a0      	cmp	r0, r4
 80016fc:	d04e      	beq.n	800179c <HAL_GPIO_Init+0x198>
 80016fe:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001702:	42a0      	cmp	r0, r4
 8001704:	d04c      	beq.n	80017a0 <HAL_GPIO_Init+0x19c>
 8001706:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800170a:	42a0      	cmp	r0, r4
 800170c:	d04a      	beq.n	80017a4 <HAL_GPIO_Init+0x1a0>
 800170e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001712:	42a0      	cmp	r0, r4
 8001714:	d048      	beq.n	80017a8 <HAL_GPIO_Init+0x1a4>
 8001716:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800171a:	42a0      	cmp	r0, r4
 800171c:	d046      	beq.n	80017ac <HAL_GPIO_Init+0x1a8>
 800171e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001722:	42a0      	cmp	r0, r4
 8001724:	d044      	beq.n	80017b0 <HAL_GPIO_Init+0x1ac>
 8001726:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800172a:	42a0      	cmp	r0, r4
 800172c:	d042      	beq.n	80017b4 <HAL_GPIO_Init+0x1b0>
 800172e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001732:	42a0      	cmp	r0, r4
 8001734:	d040      	beq.n	80017b8 <HAL_GPIO_Init+0x1b4>
 8001736:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800173a:	42a0      	cmp	r0, r4
 800173c:	d03e      	beq.n	80017bc <HAL_GPIO_Init+0x1b8>
 800173e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001742:	42a0      	cmp	r0, r4
 8001744:	bf14      	ite	ne
 8001746:	240a      	movne	r4, #10
 8001748:	2409      	moveq	r4, #9
 800174a:	fa04 f40c 	lsl.w	r4, r4, ip
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800174e:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001752:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8001756:	60bc      	str	r4, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 8001758:	ea6f 0706 	mvn.w	r7, r6
        temp = EXTI->RTSR;
 800175c:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 800175e:	bf0c      	ite	eq
 8001760:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 8001762:	4334      	orrne	r4, r6
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001764:	f415 1f00 	tst.w	r5, #2097152	@ 0x200000
        EXTI->RTSR = temp;
 8001768:	6094      	str	r4, [r2, #8]
        temp = EXTI->FTSR;
 800176a:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 800176c:	bf0c      	ite	eq
 800176e:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 8001770:	4334      	orrne	r4, r6
        }
        EXTI->FTSR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001772:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        EXTI->FTSR = temp;
 8001776:	60d4      	str	r4, [r2, #12]
        temp = EXTI->EMR;
 8001778:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 800177a:	bf0c      	ite	eq
 800177c:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 800177e:	4334      	orrne	r4, r6
        EXTI->EMR = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001780:	03ed      	lsls	r5, r5, #15
        EXTI->EMR = temp;
 8001782:	6054      	str	r4, [r2, #4]
        temp = EXTI->IMR;
 8001784:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001786:	bf54      	ite	pl
 8001788:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 800178a:	4334      	orrmi	r4, r6
        }
        EXTI->IMR = temp;
 800178c:	6014      	str	r4, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800178e:	3301      	adds	r3, #1
 8001790:	2b10      	cmp	r3, #16
 8001792:	f47f af3d 	bne.w	8001610 <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 8001796:	b003      	add	sp, #12
 8001798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800179c:	2400      	movs	r4, #0
 800179e:	e7d4      	b.n	800174a <HAL_GPIO_Init+0x146>
 80017a0:	2401      	movs	r4, #1
 80017a2:	e7d2      	b.n	800174a <HAL_GPIO_Init+0x146>
 80017a4:	2402      	movs	r4, #2
 80017a6:	e7d0      	b.n	800174a <HAL_GPIO_Init+0x146>
 80017a8:	2403      	movs	r4, #3
 80017aa:	e7ce      	b.n	800174a <HAL_GPIO_Init+0x146>
 80017ac:	2404      	movs	r4, #4
 80017ae:	e7cc      	b.n	800174a <HAL_GPIO_Init+0x146>
 80017b0:	2405      	movs	r4, #5
 80017b2:	e7ca      	b.n	800174a <HAL_GPIO_Init+0x146>
 80017b4:	2406      	movs	r4, #6
 80017b6:	e7c8      	b.n	800174a <HAL_GPIO_Init+0x146>
 80017b8:	2407      	movs	r4, #7
 80017ba:	e7c6      	b.n	800174a <HAL_GPIO_Init+0x146>
 80017bc:	2408      	movs	r4, #8
 80017be:	e7c4      	b.n	800174a <HAL_GPIO_Init+0x146>
 80017c0:	40013c00 	.word	0x40013c00
 80017c4:	40020000 	.word	0x40020000
 80017c8:	40023800 	.word	0x40023800

080017cc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017cc:	b10a      	cbz	r2, 80017d2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80017ce:	6181      	str	r1, [r0, #24]
  }
}
 80017d0:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80017d2:	0409      	lsls	r1, r1, #16
 80017d4:	e7fb      	b.n	80017ce <HAL_GPIO_WritePin+0x2>

080017d6 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80017d6:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80017d8:	ea01 0203 	and.w	r2, r1, r3
 80017dc:	ea21 0103 	bic.w	r1, r1, r3
 80017e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80017e4:	6181      	str	r1, [r0, #24]
}
 80017e6:	4770      	bx	lr

080017e8 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017e8:	4a02      	ldr	r2, [pc, #8]	@ (80017f4 <HAL_PWR_EnableBkUpAccess+0xc>)
 80017ea:	6813      	ldr	r3, [r2, #0]
 80017ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017f0:	6013      	str	r3, [r2, #0]
}
 80017f2:	4770      	bx	lr
 80017f4:	40007000 	.word	0x40007000

080017f8 <HAL_PWREx_DisableBkUpReg>:
/**
  * @brief Disables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)
{
 80017f8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;
  
  /* Disable Backup regulator */
  PWR->CSR1 &= (uint32_t)~((uint32_t)PWR_CSR1_BRE);
 80017fa:	4c0c      	ldr	r4, [pc, #48]	@ (800182c <HAL_PWREx_DisableBkUpReg+0x34>)
 80017fc:	6863      	ldr	r3, [r4, #4]
 80017fe:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001802:	6063      	str	r3, [r4, #4]
  
  /* Workaround for the following hardware bug: */
  /* Id 19: PWR : No STANDBY wake-up when Back-up RAM enabled (ref. Errata Sheet p23) */
  PWR->CSR1 |= PWR_CSR1_EIWUP;
 8001804:	6863      	ldr	r3, [r4, #4]
 8001806:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800180a:	6063      	str	r3, [r4, #4]

  /* Get tick */
  tickstart = HAL_GetTick();
 800180c:	f7ff fcb4 	bl	8001178 <HAL_GetTick>
 8001810:	4605      	mov	r5, r0

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 8001812:	6860      	ldr	r0, [r4, #4]
 8001814:	f010 0008 	ands.w	r0, r0, #8
 8001818:	d100      	bne.n	800181c <HAL_PWREx_DisableBkUpReg+0x24>
    {
      return HAL_TIMEOUT;
    } 
  }
  return HAL_OK;
}
 800181a:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 800181c:	f7ff fcac 	bl	8001178 <HAL_GetTick>
 8001820:	1b40      	subs	r0, r0, r5
 8001822:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8001826:	d9f4      	bls.n	8001812 <HAL_PWREx_DisableBkUpReg+0x1a>
      return HAL_TIMEOUT;
 8001828:	2003      	movs	r0, #3
 800182a:	e7f6      	b.n	800181a <HAL_PWREx_DisableBkUpReg+0x22>
 800182c:	40007000 	.word	0x40007000

08001830 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001830:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001834:	4604      	mov	r4, r0
 8001836:	b340      	cbz	r0, 800188a <HAL_RCC_OscConfig+0x5a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001838:	6803      	ldr	r3, [r0, #0]
 800183a:	07de      	lsls	r6, r3, #31
 800183c:	d410      	bmi.n	8001860 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800183e:	6823      	ldr	r3, [r4, #0]
 8001840:	079d      	lsls	r5, r3, #30
 8001842:	d461      	bmi.n	8001908 <HAL_RCC_OscConfig+0xd8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001844:	6823      	ldr	r3, [r4, #0]
 8001846:	0719      	lsls	r1, r3, #28
 8001848:	f100 80a6 	bmi.w	8001998 <HAL_RCC_OscConfig+0x168>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800184c:	6823      	ldr	r3, [r4, #0]
 800184e:	075a      	lsls	r2, r3, #29
 8001850:	f100 80c7 	bmi.w	80019e2 <HAL_RCC_OscConfig+0x1b2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001854:	69a2      	ldr	r2, [r4, #24]
 8001856:	2a00      	cmp	r2, #0
 8001858:	f040 8130 	bne.w	8001abc <HAL_RCC_OscConfig+0x28c>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 800185c:	2000      	movs	r0, #0
 800185e:	e02c      	b.n	80018ba <HAL_RCC_OscConfig+0x8a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001860:	4b94      	ldr	r3, [pc, #592]	@ (8001ab4 <HAL_RCC_OscConfig+0x284>)
 8001862:	689a      	ldr	r2, [r3, #8]
 8001864:	f002 020c 	and.w	r2, r2, #12
 8001868:	2a04      	cmp	r2, #4
 800186a:	d007      	beq.n	800187c <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800186c:	689a      	ldr	r2, [r3, #8]
 800186e:	f002 020c 	and.w	r2, r2, #12
 8001872:	2a08      	cmp	r2, #8
 8001874:	d10b      	bne.n	800188e <HAL_RCC_OscConfig+0x5e>
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	0259      	lsls	r1, r3, #9
 800187a:	d508      	bpl.n	800188e <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800187c:	4b8d      	ldr	r3, [pc, #564]	@ (8001ab4 <HAL_RCC_OscConfig+0x284>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	039a      	lsls	r2, r3, #14
 8001882:	d5dc      	bpl.n	800183e <HAL_RCC_OscConfig+0xe>
 8001884:	6863      	ldr	r3, [r4, #4]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1d9      	bne.n	800183e <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 800188a:	2001      	movs	r0, #1
 800188c:	e015      	b.n	80018ba <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800188e:	6863      	ldr	r3, [r4, #4]
 8001890:	4d88      	ldr	r5, [pc, #544]	@ (8001ab4 <HAL_RCC_OscConfig+0x284>)
 8001892:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001896:	d113      	bne.n	80018c0 <HAL_RCC_OscConfig+0x90>
 8001898:	682b      	ldr	r3, [r5, #0]
 800189a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800189e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80018a0:	f7ff fc6a 	bl	8001178 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018a4:	4e83      	ldr	r6, [pc, #524]	@ (8001ab4 <HAL_RCC_OscConfig+0x284>)
        tickstart = HAL_GetTick();
 80018a6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018a8:	6833      	ldr	r3, [r6, #0]
 80018aa:	039b      	lsls	r3, r3, #14
 80018ac:	d4c7      	bmi.n	800183e <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018ae:	f7ff fc63 	bl	8001178 <HAL_GetTick>
 80018b2:	1b40      	subs	r0, r0, r5
 80018b4:	2864      	cmp	r0, #100	@ 0x64
 80018b6:	d9f7      	bls.n	80018a8 <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 80018b8:	2003      	movs	r0, #3
}
 80018ba:	b002      	add	sp, #8
 80018bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018c0:	b99b      	cbnz	r3, 80018ea <HAL_RCC_OscConfig+0xba>
 80018c2:	682b      	ldr	r3, [r5, #0]
 80018c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018c8:	602b      	str	r3, [r5, #0]
 80018ca:	682b      	ldr	r3, [r5, #0]
 80018cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018d0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80018d2:	f7ff fc51 	bl	8001178 <HAL_GetTick>
 80018d6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018d8:	682b      	ldr	r3, [r5, #0]
 80018da:	039f      	lsls	r7, r3, #14
 80018dc:	d5af      	bpl.n	800183e <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018de:	f7ff fc4b 	bl	8001178 <HAL_GetTick>
 80018e2:	1b80      	subs	r0, r0, r6
 80018e4:	2864      	cmp	r0, #100	@ 0x64
 80018e6:	d9f7      	bls.n	80018d8 <HAL_RCC_OscConfig+0xa8>
 80018e8:	e7e6      	b.n	80018b8 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018ea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018ee:	682b      	ldr	r3, [r5, #0]
 80018f0:	d103      	bne.n	80018fa <HAL_RCC_OscConfig+0xca>
 80018f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018f6:	602b      	str	r3, [r5, #0]
 80018f8:	e7ce      	b.n	8001898 <HAL_RCC_OscConfig+0x68>
 80018fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018fe:	602b      	str	r3, [r5, #0]
 8001900:	682b      	ldr	r3, [r5, #0]
 8001902:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001906:	e7ca      	b.n	800189e <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001908:	4b6a      	ldr	r3, [pc, #424]	@ (8001ab4 <HAL_RCC_OscConfig+0x284>)
 800190a:	689a      	ldr	r2, [r3, #8]
 800190c:	f012 0f0c 	tst.w	r2, #12
 8001910:	d007      	beq.n	8001922 <HAL_RCC_OscConfig+0xf2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001912:	689a      	ldr	r2, [r3, #8]
 8001914:	f002 020c 	and.w	r2, r2, #12
 8001918:	2a08      	cmp	r2, #8
 800191a:	d111      	bne.n	8001940 <HAL_RCC_OscConfig+0x110>
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	025d      	lsls	r5, r3, #9
 8001920:	d40e      	bmi.n	8001940 <HAL_RCC_OscConfig+0x110>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001922:	4a64      	ldr	r2, [pc, #400]	@ (8001ab4 <HAL_RCC_OscConfig+0x284>)
 8001924:	6813      	ldr	r3, [r2, #0]
 8001926:	0799      	lsls	r1, r3, #30
 8001928:	d502      	bpl.n	8001930 <HAL_RCC_OscConfig+0x100>
 800192a:	68e3      	ldr	r3, [r4, #12]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d1ac      	bne.n	800188a <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001930:	6813      	ldr	r3, [r2, #0]
 8001932:	6921      	ldr	r1, [r4, #16]
 8001934:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001938:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800193c:	6013      	str	r3, [r2, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800193e:	e781      	b.n	8001844 <HAL_RCC_OscConfig+0x14>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001940:	68e3      	ldr	r3, [r4, #12]
 8001942:	4d5c      	ldr	r5, [pc, #368]	@ (8001ab4 <HAL_RCC_OscConfig+0x284>)
 8001944:	b1bb      	cbz	r3, 8001976 <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_HSI_ENABLE();
 8001946:	682b      	ldr	r3, [r5, #0]
 8001948:	f043 0301 	orr.w	r3, r3, #1
 800194c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800194e:	f7ff fc13 	bl	8001178 <HAL_GetTick>
 8001952:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001954:	682b      	ldr	r3, [r5, #0]
 8001956:	079b      	lsls	r3, r3, #30
 8001958:	d507      	bpl.n	800196a <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800195a:	682b      	ldr	r3, [r5, #0]
 800195c:	6922      	ldr	r2, [r4, #16]
 800195e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001962:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001966:	602b      	str	r3, [r5, #0]
 8001968:	e76c      	b.n	8001844 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800196a:	f7ff fc05 	bl	8001178 <HAL_GetTick>
 800196e:	1b80      	subs	r0, r0, r6
 8001970:	2802      	cmp	r0, #2
 8001972:	d9ef      	bls.n	8001954 <HAL_RCC_OscConfig+0x124>
 8001974:	e7a0      	b.n	80018b8 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 8001976:	682b      	ldr	r3, [r5, #0]
 8001978:	f023 0301 	bic.w	r3, r3, #1
 800197c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800197e:	f7ff fbfb 	bl	8001178 <HAL_GetTick>
 8001982:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001984:	682b      	ldr	r3, [r5, #0]
 8001986:	079f      	lsls	r7, r3, #30
 8001988:	f57f af5c 	bpl.w	8001844 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800198c:	f7ff fbf4 	bl	8001178 <HAL_GetTick>
 8001990:	1b80      	subs	r0, r0, r6
 8001992:	2802      	cmp	r0, #2
 8001994:	d9f6      	bls.n	8001984 <HAL_RCC_OscConfig+0x154>
 8001996:	e78f      	b.n	80018b8 <HAL_RCC_OscConfig+0x88>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001998:	6963      	ldr	r3, [r4, #20]
 800199a:	4d46      	ldr	r5, [pc, #280]	@ (8001ab4 <HAL_RCC_OscConfig+0x284>)
 800199c:	b183      	cbz	r3, 80019c0 <HAL_RCC_OscConfig+0x190>
      __HAL_RCC_LSI_ENABLE();
 800199e:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80019a0:	f043 0301 	orr.w	r3, r3, #1
 80019a4:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80019a6:	f7ff fbe7 	bl	8001178 <HAL_GetTick>
 80019aa:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019ac:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80019ae:	079b      	lsls	r3, r3, #30
 80019b0:	f53f af4c 	bmi.w	800184c <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019b4:	f7ff fbe0 	bl	8001178 <HAL_GetTick>
 80019b8:	1b80      	subs	r0, r0, r6
 80019ba:	2802      	cmp	r0, #2
 80019bc:	d9f6      	bls.n	80019ac <HAL_RCC_OscConfig+0x17c>
 80019be:	e77b      	b.n	80018b8 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSI_DISABLE();
 80019c0:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80019c2:	f023 0301 	bic.w	r3, r3, #1
 80019c6:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80019c8:	f7ff fbd6 	bl	8001178 <HAL_GetTick>
 80019cc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019ce:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80019d0:	079f      	lsls	r7, r3, #30
 80019d2:	f57f af3b 	bpl.w	800184c <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019d6:	f7ff fbcf 	bl	8001178 <HAL_GetTick>
 80019da:	1b80      	subs	r0, r0, r6
 80019dc:	2802      	cmp	r0, #2
 80019de:	d9f6      	bls.n	80019ce <HAL_RCC_OscConfig+0x19e>
 80019e0:	e76a      	b.n	80018b8 <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019e2:	4b34      	ldr	r3, [pc, #208]	@ (8001ab4 <HAL_RCC_OscConfig+0x284>)
 80019e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019e6:	00d5      	lsls	r5, r2, #3
 80019e8:	d427      	bmi.n	8001a3a <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 80019ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
      pwrclkchanged = SET;
 80019ec:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80019ee:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80019f2:	641a      	str	r2, [r3, #64]	@ 0x40
 80019f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019fa:	9301      	str	r3, [sp, #4]
 80019fc:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019fe:	4d2e      	ldr	r5, [pc, #184]	@ (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001a00:	682b      	ldr	r3, [r5, #0]
 8001a02:	05d8      	lsls	r0, r3, #23
 8001a04:	d51b      	bpl.n	8001a3e <HAL_RCC_OscConfig+0x20e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a06:	68a3      	ldr	r3, [r4, #8]
 8001a08:	4d2a      	ldr	r5, [pc, #168]	@ (8001ab4 <HAL_RCC_OscConfig+0x284>)
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d127      	bne.n	8001a5e <HAL_RCC_OscConfig+0x22e>
 8001a0e:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	672b      	str	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a16:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8001a1a:	f7ff fbad 	bl	8001178 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a1e:	4e25      	ldr	r6, [pc, #148]	@ (8001ab4 <HAL_RCC_OscConfig+0x284>)
      tickstart = HAL_GetTick();
 8001a20:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a22:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8001a24:	079a      	lsls	r2, r3, #30
 8001a26:	d53f      	bpl.n	8001aa8 <HAL_RCC_OscConfig+0x278>
    if (pwrclkchanged == SET)
 8001a28:	2f00      	cmp	r7, #0
 8001a2a:	f43f af13 	beq.w	8001854 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a2e:	4a21      	ldr	r2, [pc, #132]	@ (8001ab4 <HAL_RCC_OscConfig+0x284>)
 8001a30:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001a32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a36:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a38:	e70c      	b.n	8001854 <HAL_RCC_OscConfig+0x24>
  FlagStatus pwrclkchanged = RESET;
 8001a3a:	2700      	movs	r7, #0
 8001a3c:	e7df      	b.n	80019fe <HAL_RCC_OscConfig+0x1ce>
      PWR->CR1 |= PWR_CR1_DBP;
 8001a3e:	682b      	ldr	r3, [r5, #0]
 8001a40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a44:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001a46:	f7ff fb97 	bl	8001178 <HAL_GetTick>
 8001a4a:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a4c:	682b      	ldr	r3, [r5, #0]
 8001a4e:	05d9      	lsls	r1, r3, #23
 8001a50:	d4d9      	bmi.n	8001a06 <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a52:	f7ff fb91 	bl	8001178 <HAL_GetTick>
 8001a56:	1b80      	subs	r0, r0, r6
 8001a58:	2864      	cmp	r0, #100	@ 0x64
 8001a5a:	d9f7      	bls.n	8001a4c <HAL_RCC_OscConfig+0x21c>
 8001a5c:	e72c      	b.n	80018b8 <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a5e:	b9ab      	cbnz	r3, 8001a8c <HAL_RCC_OscConfig+0x25c>
 8001a60:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a62:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a66:	f023 0301 	bic.w	r3, r3, #1
 8001a6a:	672b      	str	r3, [r5, #112]	@ 0x70
 8001a6c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001a6e:	f023 0304 	bic.w	r3, r3, #4
 8001a72:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8001a74:	f7ff fb80 	bl	8001178 <HAL_GetTick>
 8001a78:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a7a:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001a7c:	079b      	lsls	r3, r3, #30
 8001a7e:	d5d3      	bpl.n	8001a28 <HAL_RCC_OscConfig+0x1f8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a80:	f7ff fb7a 	bl	8001178 <HAL_GetTick>
 8001a84:	1b80      	subs	r0, r0, r6
 8001a86:	4540      	cmp	r0, r8
 8001a88:	d9f7      	bls.n	8001a7a <HAL_RCC_OscConfig+0x24a>
 8001a8a:	e715      	b.n	80018b8 <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a8c:	2b05      	cmp	r3, #5
 8001a8e:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001a90:	d103      	bne.n	8001a9a <HAL_RCC_OscConfig+0x26a>
 8001a92:	f043 0304 	orr.w	r3, r3, #4
 8001a96:	672b      	str	r3, [r5, #112]	@ 0x70
 8001a98:	e7b9      	b.n	8001a0e <HAL_RCC_OscConfig+0x1de>
 8001a9a:	f023 0301 	bic.w	r3, r3, #1
 8001a9e:	672b      	str	r3, [r5, #112]	@ 0x70
 8001aa0:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001aa2:	f023 0304 	bic.w	r3, r3, #4
 8001aa6:	e7b5      	b.n	8001a14 <HAL_RCC_OscConfig+0x1e4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aa8:	f7ff fb66 	bl	8001178 <HAL_GetTick>
 8001aac:	1b40      	subs	r0, r0, r5
 8001aae:	4540      	cmp	r0, r8
 8001ab0:	d9b7      	bls.n	8001a22 <HAL_RCC_OscConfig+0x1f2>
 8001ab2:	e701      	b.n	80018b8 <HAL_RCC_OscConfig+0x88>
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001abc:	4d38      	ldr	r5, [pc, #224]	@ (8001ba0 <HAL_RCC_OscConfig+0x370>)
 8001abe:	68ab      	ldr	r3, [r5, #8]
 8001ac0:	f003 030c 	and.w	r3, r3, #12
 8001ac4:	2b08      	cmp	r3, #8
 8001ac6:	d041      	beq.n	8001b4c <HAL_RCC_OscConfig+0x31c>
        __HAL_RCC_PLL_DISABLE();
 8001ac8:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aca:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001acc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ad0:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ad2:	d12e      	bne.n	8001b32 <HAL_RCC_OscConfig+0x302>
        tickstart = HAL_GetTick();
 8001ad4:	f7ff fb50 	bl	8001178 <HAL_GetTick>
 8001ad8:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ada:	682b      	ldr	r3, [r5, #0]
 8001adc:	0199      	lsls	r1, r3, #6
 8001ade:	d422      	bmi.n	8001b26 <HAL_RCC_OscConfig+0x2f6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ae0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001ae2:	085b      	lsrs	r3, r3, #1
 8001ae4:	1e5a      	subs	r2, r3, #1
 8001ae6:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8001aea:	430b      	orrs	r3, r1
 8001aec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001af0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001af2:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001af6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001af8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001afc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001b00:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001b02:	682b      	ldr	r3, [r5, #0]
 8001b04:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b08:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001b0a:	f7ff fb35 	bl	8001178 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b0e:	4d24      	ldr	r5, [pc, #144]	@ (8001ba0 <HAL_RCC_OscConfig+0x370>)
        tickstart = HAL_GetTick();
 8001b10:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b12:	682b      	ldr	r3, [r5, #0]
 8001b14:	019a      	lsls	r2, r3, #6
 8001b16:	f53f aea1 	bmi.w	800185c <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b1a:	f7ff fb2d 	bl	8001178 <HAL_GetTick>
 8001b1e:	1b00      	subs	r0, r0, r4
 8001b20:	2802      	cmp	r0, #2
 8001b22:	d9f6      	bls.n	8001b12 <HAL_RCC_OscConfig+0x2e2>
 8001b24:	e6c8      	b.n	80018b8 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b26:	f7ff fb27 	bl	8001178 <HAL_GetTick>
 8001b2a:	1b80      	subs	r0, r0, r6
 8001b2c:	2802      	cmp	r0, #2
 8001b2e:	d9d4      	bls.n	8001ada <HAL_RCC_OscConfig+0x2aa>
 8001b30:	e6c2      	b.n	80018b8 <HAL_RCC_OscConfig+0x88>
        tickstart = HAL_GetTick();
 8001b32:	f7ff fb21 	bl	8001178 <HAL_GetTick>
 8001b36:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b38:	682b      	ldr	r3, [r5, #0]
 8001b3a:	019b      	lsls	r3, r3, #6
 8001b3c:	f57f ae8e 	bpl.w	800185c <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b40:	f7ff fb1a 	bl	8001178 <HAL_GetTick>
 8001b44:	1b00      	subs	r0, r0, r4
 8001b46:	2802      	cmp	r0, #2
 8001b48:	d9f6      	bls.n	8001b38 <HAL_RCC_OscConfig+0x308>
 8001b4a:	e6b5      	b.n	80018b8 <HAL_RCC_OscConfig+0x88>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b4c:	2a01      	cmp	r2, #1
      pll_config = RCC->PLLCFGR;
 8001b4e:	686b      	ldr	r3, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b50:	f43f ae9b 	beq.w	800188a <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b54:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b58:	69e1      	ldr	r1, [r4, #28]
 8001b5a:	428a      	cmp	r2, r1
 8001b5c:	f47f ae95 	bne.w	800188a <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b60:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b64:	6a21      	ldr	r1, [r4, #32]
 8001b66:	428a      	cmp	r2, r1
 8001b68:	f47f ae8f 	bne.w	800188a <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b6c:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b70:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b72:	401a      	ands	r2, r3
 8001b74:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001b78:	f47f ae87 	bne.w	800188a <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001b7c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001b7e:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8001b82:	0852      	lsrs	r2, r2, #1
 8001b84:	3a01      	subs	r2, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b86:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001b8a:	f47f ae7e 	bne.w	800188a <HAL_RCC_OscConfig+0x5a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001b8e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001b90:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001b94:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8001b98:	bf14      	ite	ne
 8001b9a:	2001      	movne	r0, #1
 8001b9c:	2000      	moveq	r0, #0
 8001b9e:	e68c      	b.n	80018ba <HAL_RCC_OscConfig+0x8a>
 8001ba0:	40023800 	.word	0x40023800

08001ba4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ba4:	4913      	ldr	r1, [pc, #76]	@ (8001bf4 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001ba6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ba8:	688b      	ldr	r3, [r1, #8]
 8001baa:	f003 030c 	and.w	r3, r3, #12
 8001bae:	2b04      	cmp	r3, #4
 8001bb0:	d01b      	beq.n	8001bea <HAL_RCC_GetSysClockFreq+0x46>
 8001bb2:	2b08      	cmp	r3, #8
 8001bb4:	d11b      	bne.n	8001bee <HAL_RCC_GetSysClockFreq+0x4a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bb6:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001bb8:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bba:	6849      	ldr	r1, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bbc:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001bc0:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bc4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001bc8:	bf1a      	itte	ne
 8001bca:	480b      	ldrne	r0, [pc, #44]	@ (8001bf8 <HAL_RCC_GetSysClockFreq+0x54>)
 8001bcc:	2300      	movne	r3, #0
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bce:	480b      	ldreq	r0, [pc, #44]	@ (8001bfc <HAL_RCC_GetSysClockFreq+0x58>)
 8001bd0:	fba1 0100 	umull	r0, r1, r1, r0
 8001bd4:	f7fe fb94 	bl	8000300 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001bd8:	4b06      	ldr	r3, [pc, #24]	@ (8001bf4 <HAL_RCC_GetSysClockFreq+0x50>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001be0:	3301      	adds	r3, #1
 8001be2:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8001be4:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001be8:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bea:	4803      	ldr	r0, [pc, #12]	@ (8001bf8 <HAL_RCC_GetSysClockFreq+0x54>)
 8001bec:	e7fc      	b.n	8001be8 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSI_VALUE;
 8001bee:	4803      	ldr	r0, [pc, #12]	@ (8001bfc <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 8001bf0:	e7fa      	b.n	8001be8 <HAL_RCC_GetSysClockFreq+0x44>
 8001bf2:	bf00      	nop
 8001bf4:	40023800 	.word	0x40023800
 8001bf8:	017d7840 	.word	0x017d7840
 8001bfc:	00f42400 	.word	0x00f42400

08001c00 <HAL_RCC_ClockConfig>:
{
 8001c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c04:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001c06:	4604      	mov	r4, r0
 8001c08:	b910      	cbnz	r0, 8001c10 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001c0a:	2001      	movs	r0, #1
}
 8001c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c10:	4a45      	ldr	r2, [pc, #276]	@ (8001d28 <HAL_RCC_ClockConfig+0x128>)
 8001c12:	6813      	ldr	r3, [r2, #0]
 8001c14:	f003 030f 	and.w	r3, r3, #15
 8001c18:	428b      	cmp	r3, r1
 8001c1a:	d328      	bcc.n	8001c6e <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c1c:	6821      	ldr	r1, [r4, #0]
 8001c1e:	078f      	lsls	r7, r1, #30
 8001c20:	d430      	bmi.n	8001c84 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c22:	07c8      	lsls	r0, r1, #31
 8001c24:	d443      	bmi.n	8001cae <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c26:	4a40      	ldr	r2, [pc, #256]	@ (8001d28 <HAL_RCC_ClockConfig+0x128>)
 8001c28:	6813      	ldr	r3, [r2, #0]
 8001c2a:	f003 030f 	and.w	r3, r3, #15
 8001c2e:	42ab      	cmp	r3, r5
 8001c30:	d866      	bhi.n	8001d00 <HAL_RCC_ClockConfig+0x100>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c32:	6822      	ldr	r2, [r4, #0]
 8001c34:	0751      	lsls	r1, r2, #29
 8001c36:	d46f      	bmi.n	8001d18 <HAL_RCC_ClockConfig+0x118>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c38:	0713      	lsls	r3, r2, #28
 8001c3a:	d507      	bpl.n	8001c4c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c3c:	4a3b      	ldr	r2, [pc, #236]	@ (8001d2c <HAL_RCC_ClockConfig+0x12c>)
 8001c3e:	6921      	ldr	r1, [r4, #16]
 8001c40:	6893      	ldr	r3, [r2, #8]
 8001c42:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001c46:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001c4a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c4c:	f7ff ffaa 	bl	8001ba4 <HAL_RCC_GetSysClockFreq>
 8001c50:	4b36      	ldr	r3, [pc, #216]	@ (8001d2c <HAL_RCC_ClockConfig+0x12c>)
 8001c52:	4a37      	ldr	r2, [pc, #220]	@ (8001d30 <HAL_RCC_ClockConfig+0x130>)
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001c5a:	5cd3      	ldrb	r3, [r2, r3]
 8001c5c:	40d8      	lsrs	r0, r3
 8001c5e:	4b35      	ldr	r3, [pc, #212]	@ (8001d34 <HAL_RCC_ClockConfig+0x134>)
 8001c60:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001c62:	4b35      	ldr	r3, [pc, #212]	@ (8001d38 <HAL_RCC_ClockConfig+0x138>)
 8001c64:	6818      	ldr	r0, [r3, #0]
 8001c66:	f7ff fa4b 	bl	8001100 <HAL_InitTick>
  return HAL_OK;
 8001c6a:	2000      	movs	r0, #0
 8001c6c:	e7ce      	b.n	8001c0c <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c6e:	6813      	ldr	r3, [r2, #0]
 8001c70:	f023 030f 	bic.w	r3, r3, #15
 8001c74:	430b      	orrs	r3, r1
 8001c76:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c78:	6813      	ldr	r3, [r2, #0]
 8001c7a:	f003 030f 	and.w	r3, r3, #15
 8001c7e:	428b      	cmp	r3, r1
 8001c80:	d1c3      	bne.n	8001c0a <HAL_RCC_ClockConfig+0xa>
 8001c82:	e7cb      	b.n	8001c1c <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c84:	f011 0f04 	tst.w	r1, #4
 8001c88:	4b28      	ldr	r3, [pc, #160]	@ (8001d2c <HAL_RCC_ClockConfig+0x12c>)
 8001c8a:	d003      	beq.n	8001c94 <HAL_RCC_ClockConfig+0x94>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c8c:	689a      	ldr	r2, [r3, #8]
 8001c8e:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8001c92:	609a      	str	r2, [r3, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c94:	070e      	lsls	r6, r1, #28
 8001c96:	d503      	bpl.n	8001ca0 <HAL_RCC_ClockConfig+0xa0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c98:	689a      	ldr	r2, [r3, #8]
 8001c9a:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8001c9e:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ca0:	689a      	ldr	r2, [r3, #8]
 8001ca2:	68a0      	ldr	r0, [r4, #8]
 8001ca4:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001ca8:	4302      	orrs	r2, r0
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	e7b9      	b.n	8001c22 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cae:	6861      	ldr	r1, [r4, #4]
 8001cb0:	4b1e      	ldr	r3, [pc, #120]	@ (8001d2c <HAL_RCC_ClockConfig+0x12c>)
 8001cb2:	2901      	cmp	r1, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cb4:	681a      	ldr	r2, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cb6:	d11b      	bne.n	8001cf0 <HAL_RCC_ClockConfig+0xf0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cb8:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cbc:	d0a5      	beq.n	8001c0a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cbe:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cc0:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cc4:	4f19      	ldr	r7, [pc, #100]	@ (8001d2c <HAL_RCC_ClockConfig+0x12c>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cc6:	f022 0203 	bic.w	r2, r2, #3
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001cce:	f7ff fa53 	bl	8001178 <HAL_GetTick>
 8001cd2:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	6862      	ldr	r2, [r4, #4]
 8001cd8:	f003 030c 	and.w	r3, r3, #12
 8001cdc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001ce0:	d0a1      	beq.n	8001c26 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ce2:	f7ff fa49 	bl	8001178 <HAL_GetTick>
 8001ce6:	1b80      	subs	r0, r0, r6
 8001ce8:	4540      	cmp	r0, r8
 8001cea:	d9f3      	bls.n	8001cd4 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8001cec:	2003      	movs	r0, #3
 8001cee:	e78d      	b.n	8001c0c <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cf0:	2902      	cmp	r1, #2
 8001cf2:	d102      	bne.n	8001cfa <HAL_RCC_ClockConfig+0xfa>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cf4:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8001cf8:	e7e0      	b.n	8001cbc <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cfa:	f012 0f02 	tst.w	r2, #2
 8001cfe:	e7dd      	b.n	8001cbc <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d00:	6813      	ldr	r3, [r2, #0]
 8001d02:	f023 030f 	bic.w	r3, r3, #15
 8001d06:	432b      	orrs	r3, r5
 8001d08:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d0a:	6813      	ldr	r3, [r2, #0]
 8001d0c:	f003 030f 	and.w	r3, r3, #15
 8001d10:	42ab      	cmp	r3, r5
 8001d12:	f47f af7a 	bne.w	8001c0a <HAL_RCC_ClockConfig+0xa>
 8001d16:	e78c      	b.n	8001c32 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d18:	4904      	ldr	r1, [pc, #16]	@ (8001d2c <HAL_RCC_ClockConfig+0x12c>)
 8001d1a:	68e0      	ldr	r0, [r4, #12]
 8001d1c:	688b      	ldr	r3, [r1, #8]
 8001d1e:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8001d22:	4303      	orrs	r3, r0
 8001d24:	608b      	str	r3, [r1, #8]
 8001d26:	e787      	b.n	8001c38 <HAL_RCC_ClockConfig+0x38>
 8001d28:	40023c00 	.word	0x40023c00
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	0800551d 	.word	0x0800551d
 8001d34:	20000000 	.word	0x20000000
 8001d38:	20000008 	.word	0x20000008

08001d3c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d3c:	4b04      	ldr	r3, [pc, #16]	@ (8001d50 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001d3e:	4a05      	ldr	r2, [pc, #20]	@ (8001d54 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001d46:	5cd3      	ldrb	r3, [r2, r3]
 8001d48:	4a03      	ldr	r2, [pc, #12]	@ (8001d58 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001d4a:	6810      	ldr	r0, [r2, #0]
}
 8001d4c:	40d8      	lsrs	r0, r3
 8001d4e:	4770      	bx	lr
 8001d50:	40023800 	.word	0x40023800
 8001d54:	08005515 	.word	0x08005515
 8001d58:	20000000 	.word	0x20000000

08001d5c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d5c:	4b04      	ldr	r3, [pc, #16]	@ (8001d70 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001d5e:	4a05      	ldr	r2, [pc, #20]	@ (8001d74 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001d66:	5cd3      	ldrb	r3, [r2, r3]
 8001d68:	4a03      	ldr	r2, [pc, #12]	@ (8001d78 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001d6a:	6810      	ldr	r0, [r2, #0]
}
 8001d6c:	40d8      	lsrs	r0, r3
 8001d6e:	4770      	bx	lr
 8001d70:	40023800 	.word	0x40023800
 8001d74:	08005515 	.word	0x08005515
 8001d78:	20000000 	.word	0x20000000

08001d7c <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001d7c:	6803      	ldr	r3, [r0, #0]
{
 8001d7e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001d82:	f013 0601 	ands.w	r6, r3, #1
{
 8001d86:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001d88:	d00b      	beq.n	8001da2 <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001d8a:	4aad      	ldr	r2, [pc, #692]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d8c:	6891      	ldr	r1, [r2, #8]
 8001d8e:	f421 0100 	bic.w	r1, r1, #8388608	@ 0x800000
 8001d92:	6091      	str	r1, [r2, #8]
 8001d94:	6b46      	ldr	r6, [r0, #52]	@ 0x34
 8001d96:	6891      	ldr	r1, [r2, #8]
 8001d98:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001d9a:	fab6 f686 	clz	r6, r6
 8001d9e:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001da0:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001da2:	f413 2500 	ands.w	r5, r3, #524288	@ 0x80000
 8001da6:	d012      	beq.n	8001dce <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001da8:	49a5      	ldr	r1, [pc, #660]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001daa:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8001dac:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001db0:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001db4:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
    {
      plli2sused = 1;
 8001db8:	bf08      	it	eq
 8001dba:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001dbc:	ea42 0205 	orr.w	r2, r2, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001dc0:	bf16      	itet	ne
 8001dc2:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
 8001dc6:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001dc8:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001dca:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001dce:	02d8      	lsls	r0, r3, #11
 8001dd0:	d510      	bpl.n	8001df4 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001dd2:	489b      	ldr	r0, [pc, #620]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001dd4:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8001dd6:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001dda:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001dde:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8001de2:	ea42 0201 	orr.w	r2, r2, r1
 8001de6:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001dea:	f000 8186 	beq.w	80020fa <HAL_RCCEx_PeriphCLKConfig+0x37e>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 8001dee:	2900      	cmp	r1, #0
 8001df0:	bf08      	it	eq
 8001df2:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 8001df4:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001df8:	bf18      	it	ne
 8001dfa:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001dfc:	0699      	lsls	r1, r3, #26
 8001dfe:	d532      	bpl.n	8001e66 <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e00:	4b8f      	ldr	r3, [pc, #572]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001e02:	4f90      	ldr	r7, [pc, #576]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e06:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001e0a:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e12:	9301      	str	r3, [sp, #4]
 8001e14:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e1c:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e1e:	f7ff f9ab 	bl	8001178 <HAL_GetTick>
 8001e22:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	05da      	lsls	r2, r3, #23
 8001e28:	f140 8169 	bpl.w	80020fe <HAL_RCCEx_PeriphCLKConfig+0x382>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e2c:	4f84      	ldr	r7, [pc, #528]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e2e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e30:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e32:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8001e36:	f040 816d 	bne.w	8002114 <HAL_RCCEx_PeriphCLKConfig+0x398>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e3a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001e3c:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8001e40:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8001e44:	4a7e      	ldr	r2, [pc, #504]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e46:	f040 818a 	bne.w	800215e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8001e4a:	6891      	ldr	r1, [r2, #8]
 8001e4c:	f023 4070 	bic.w	r0, r3, #4026531840	@ 0xf0000000
 8001e50:	f421 11f8 	bic.w	r1, r1, #2031616	@ 0x1f0000
 8001e54:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 8001e58:	4301      	orrs	r1, r0
 8001e5a:	6091      	str	r1, [r2, #8]
 8001e5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e60:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8001e62:	430b      	orrs	r3, r1
 8001e64:	6713      	str	r3, [r2, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001e66:	6823      	ldr	r3, [r4, #0]
 8001e68:	06d9      	lsls	r1, r3, #27
 8001e6a:	d50c      	bpl.n	8001e86 <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001e6c:	4a74      	ldr	r2, [pc, #464]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e6e:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 8001e72:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8001e76:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
 8001e7a:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 8001e7e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001e80:	4301      	orrs	r1, r0
 8001e82:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e86:	045a      	lsls	r2, r3, #17
 8001e88:	d508      	bpl.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e8a:	496d      	ldr	r1, [pc, #436]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e8c:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8001e8e:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001e92:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8001e96:	4302      	orrs	r2, r0
 8001e98:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001e9c:	041f      	lsls	r7, r3, #16
 8001e9e:	d508      	bpl.n	8001eb2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001ea0:	4967      	ldr	r1, [pc, #412]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ea2:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8001ea4:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001ea8:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8001eac:	4302      	orrs	r2, r0
 8001eae:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001eb2:	03d8      	lsls	r0, r3, #15
 8001eb4:	d508      	bpl.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001eb6:	4962      	ldr	r1, [pc, #392]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001eb8:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8001eba:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001ebe:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8001ec2:	4302      	orrs	r2, r0
 8001ec4:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001ec8:	0399      	lsls	r1, r3, #14
 8001eca:	d508      	bpl.n	8001ede <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001ecc:	495c      	ldr	r1, [pc, #368]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ece:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8001ed0:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001ed4:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8001ed8:	4302      	orrs	r2, r0
 8001eda:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001ede:	065a      	lsls	r2, r3, #25
 8001ee0:	d508      	bpl.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001ee2:	4957      	ldr	r1, [pc, #348]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ee4:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8001ee6:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001eea:	f022 0203 	bic.w	r2, r2, #3
 8001eee:	4302      	orrs	r2, r0
 8001ef0:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001ef4:	061f      	lsls	r7, r3, #24
 8001ef6:	d508      	bpl.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001ef8:	4951      	ldr	r1, [pc, #324]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001efa:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8001efc:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001f00:	f022 020c 	bic.w	r2, r2, #12
 8001f04:	4302      	orrs	r2, r0
 8001f06:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001f0a:	05d8      	lsls	r0, r3, #23
 8001f0c:	d508      	bpl.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001f0e:	494c      	ldr	r1, [pc, #304]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f10:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8001f12:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001f16:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8001f1a:	4302      	orrs	r2, r0
 8001f1c:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001f20:	0599      	lsls	r1, r3, #22
 8001f22:	d508      	bpl.n	8001f36 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001f24:	4946      	ldr	r1, [pc, #280]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f26:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8001f28:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001f2c:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8001f30:	4302      	orrs	r2, r0
 8001f32:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001f36:	055a      	lsls	r2, r3, #21
 8001f38:	d508      	bpl.n	8001f4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001f3a:	4941      	ldr	r1, [pc, #260]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f3c:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8001f3e:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001f42:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001f46:	4302      	orrs	r2, r0
 8001f48:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001f4c:	051f      	lsls	r7, r3, #20
 8001f4e:	d508      	bpl.n	8001f62 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8001f50:	493b      	ldr	r1, [pc, #236]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f52:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001f54:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001f58:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8001f5c:	4302      	orrs	r2, r0
 8001f5e:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001f62:	04d8      	lsls	r0, r3, #19
 8001f64:	d508      	bpl.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001f66:	4936      	ldr	r1, [pc, #216]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f68:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8001f6a:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001f6e:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8001f72:	4302      	orrs	r2, r0
 8001f74:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001f78:	0499      	lsls	r1, r3, #18
 8001f7a:	d508      	bpl.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001f7c:	4930      	ldr	r1, [pc, #192]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f7e:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8001f80:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001f84:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8001f88:	4302      	orrs	r2, r0
 8001f8a:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001f8e:	025a      	lsls	r2, r3, #9
 8001f90:	d508      	bpl.n	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001f92:	492b      	ldr	r1, [pc, #172]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f94:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8001f96:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001f9a:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8001f9e:	4302      	orrs	r2, r0
 8001fa0:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001fa4:	029f      	lsls	r7, r3, #10
 8001fa6:	d50c      	bpl.n	8001fc2 <HAL_RCCEx_PeriphCLKConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001fa8:	4825      	ldr	r0, [pc, #148]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001faa:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8001fac:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 8001fb0:	f1b1 6f00 	cmp.w	r1, #134217728	@ 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001fb4:	f022 6200 	bic.w	r2, r2, #134217728	@ 0x8000000
      pllsaiused = 1;
 8001fb8:	bf08      	it	eq
 8001fba:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001fbc:	430a      	orrs	r2, r1
 8001fbe:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 8001fc2:	f013 0f08 	tst.w	r3, #8
 8001fc6:	bf18      	it	ne
 8001fc8:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001fca:	0358      	lsls	r0, r3, #13
 8001fcc:	d508      	bpl.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x264>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001fce:	491c      	ldr	r1, [pc, #112]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fd0:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8001fd2:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001fd6:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001fda:	4302      	orrs	r2, r0
 8001fdc:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001fe0:	0219      	lsls	r1, r3, #8
 8001fe2:	d509      	bpl.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001fe4:	4916      	ldr	r1, [pc, #88]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fe6:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8001fea:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8001fee:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8001ff2:	4302      	orrs	r2, r0
 8001ff4:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001ff8:	2e01      	cmp	r6, #1
 8001ffa:	f000 80b4 	beq.w	8002166 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8001ffe:	019a      	lsls	r2, r3, #6
 8002000:	f100 80b1 	bmi.w	8002166 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002004:	2d01      	cmp	r5, #1
 8002006:	d176      	bne.n	80020f6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002008:	4d0d      	ldr	r5, [pc, #52]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800200a:	682b      	ldr	r3, [r5, #0]
 800200c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002010:	602b      	str	r3, [r5, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002012:	f7ff f8b1 	bl	8001178 <HAL_GetTick>
 8002016:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002018:	682b      	ldr	r3, [r5, #0]
 800201a:	009f      	lsls	r7, r3, #2
 800201c:	f100 8127 	bmi.w	800226e <HAL_RCCEx_PeriphCLKConfig+0x4f2>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002020:	6821      	ldr	r1, [r4, #0]
 8002022:	030e      	lsls	r6, r1, #12
 8002024:	d501      	bpl.n	800202a <HAL_RCCEx_PeriphCLKConfig+0x2ae>
 8002026:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002028:	b11b      	cbz	r3, 8002032 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 800202a:	02cd      	lsls	r5, r1, #11
 800202c:	d523      	bpl.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800202e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002030:	bb0b      	cbnz	r3, 8002076 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002032:	4a03      	ldr	r2, [pc, #12]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002034:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002038:	f8d2 0088 	ldr.w	r0, [r2, #136]	@ 0x88
 800203c:	e004      	b.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 800203e:	bf00      	nop
 8002040:	40023800 	.word	0x40023800
 8002044:	40007000 	.word	0x40007000
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002048:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800204c:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8002050:	4303      	orrs	r3, r0
 8002052:	6960      	ldr	r0, [r4, #20]
 8002054:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002058:	69a0      	ldr	r0, [r4, #24]
 800205a:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800205e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002062:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8002066:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002068:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 800206c:	3801      	subs	r0, #1
 800206e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002072:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002076:	0288      	lsls	r0, r1, #10
 8002078:	d515      	bpl.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 800207a:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 800207c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002080:	d111      	bne.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x32a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002082:	4a82      	ldr	r2, [pc, #520]	@ (800228c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002084:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002088:	f8d2 0088 	ldr.w	r0, [r2, #136]	@ 0x88

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800208c:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8002090:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8002094:	4303      	orrs	r3, r0
 8002096:	6960      	ldr	r0, [r4, #20]
 8002098:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800209c:	6a20      	ldr	r0, [r4, #32]
 800209e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80020a2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80020a6:	070a      	lsls	r2, r1, #28
 80020a8:	d519      	bpl.n	80020de <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80020aa:	4a78      	ldr	r2, [pc, #480]	@ (800228c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80020ac:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80020b0:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80020b4:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 80020b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020bc:	430b      	orrs	r3, r1
 80020be:	6961      	ldr	r1, [r4, #20]
 80020c0:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80020c4:	69e1      	ldr	r1, [r4, #28]
 80020c6:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 80020ca:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80020ce:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 80020d2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80020d4:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80020d8:	430b      	orrs	r3, r1
 80020da:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80020de:	4c6b      	ldr	r4, [pc, #428]	@ (800228c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80020e0:	6823      	ldr	r3, [r4, #0]
 80020e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020e6:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020e8:	f7ff f846 	bl	8001178 <HAL_GetTick>
 80020ec:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80020ee:	6823      	ldr	r3, [r4, #0]
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	f140 80c3 	bpl.w	800227c <HAL_RCCEx_PeriphCLKConfig+0x500>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80020f6:	2000      	movs	r0, #0
 80020f8:	e009      	b.n	800210e <HAL_RCCEx_PeriphCLKConfig+0x392>
      plli2sused = 1;
 80020fa:	2601      	movs	r6, #1
 80020fc:	e67a      	b.n	8001df4 <HAL_RCCEx_PeriphCLKConfig+0x78>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020fe:	f7ff f83b 	bl	8001178 <HAL_GetTick>
 8002102:	eba0 0008 	sub.w	r0, r0, r8
 8002106:	2864      	cmp	r0, #100	@ 0x64
 8002108:	f67f ae8c 	bls.w	8001e24 <HAL_RCCEx_PeriphCLKConfig+0xa8>
        return HAL_TIMEOUT;
 800210c:	2003      	movs	r0, #3
}
 800210e:	b003      	add	sp, #12
 8002110:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002114:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8002118:	4293      	cmp	r3, r2
 800211a:	f43f ae8e 	beq.w	8001e3a <HAL_RCCEx_PeriphCLKConfig+0xbe>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800211e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8002120:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002122:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8002126:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800212a:	673a      	str	r2, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800212c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800212e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002132:	673a      	str	r2, [r7, #112]	@ 0x70
      RCC->BDCR = tmpreg0;
 8002134:	673b      	str	r3, [r7, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002136:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002138:	07db      	lsls	r3, r3, #31
 800213a:	f57f ae7e 	bpl.w	8001e3a <HAL_RCCEx_PeriphCLKConfig+0xbe>
        tickstart = HAL_GetTick();
 800213e:	f7ff f81b 	bl	8001178 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002142:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8002146:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002148:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800214a:	0798      	lsls	r0, r3, #30
 800214c:	f53f ae75 	bmi.w	8001e3a <HAL_RCCEx_PeriphCLKConfig+0xbe>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002150:	f7ff f812 	bl	8001178 <HAL_GetTick>
 8002154:	eba0 0008 	sub.w	r0, r0, r8
 8002158:	4548      	cmp	r0, r9
 800215a:	d9f5      	bls.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800215c:	e7d6      	b.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x390>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800215e:	6891      	ldr	r1, [r2, #8]
 8002160:	f421 11f8 	bic.w	r1, r1, #2031616	@ 0x1f0000
 8002164:	e679      	b.n	8001e5a <HAL_RCCEx_PeriphCLKConfig+0xde>
    __HAL_RCC_PLLI2S_DISABLE();
 8002166:	4e49      	ldr	r6, [pc, #292]	@ (800228c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002168:	6833      	ldr	r3, [r6, #0]
 800216a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800216e:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002170:	f7ff f802 	bl	8001178 <HAL_GetTick>
 8002174:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002176:	6833      	ldr	r3, [r6, #0]
 8002178:	011b      	lsls	r3, r3, #4
 800217a:	d472      	bmi.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800217c:	6822      	ldr	r2, [r4, #0]
 800217e:	07d7      	lsls	r7, r2, #31
 8002180:	d512      	bpl.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8002182:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002184:	b983      	cbnz	r3, 80021a8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002186:	f8d6 3084 	ldr.w	r3, [r6, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800218a:	f8d6 1084 	ldr.w	r1, [r6, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800218e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002192:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8002196:	430b      	orrs	r3, r1
 8002198:	6861      	ldr	r1, [r4, #4]
 800219a:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800219e:	68a1      	ldr	r1, [r4, #8]
 80021a0:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 80021a4:	f8c6 3084 	str.w	r3, [r6, #132]	@ 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80021a8:	0316      	lsls	r6, r2, #12
 80021aa:	d503      	bpl.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x438>
 80021ac:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80021ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80021b2:	d005      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x444>
 80021b4:	02d0      	lsls	r0, r2, #11
 80021b6:	d51e      	bpl.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x47a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80021b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80021ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021be:	d11a      	bne.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x47a>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80021c0:	4932      	ldr	r1, [pc, #200]	@ (800228c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80021c2:	f8d1 3084 	ldr.w	r3, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80021c6:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80021ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021ce:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 80021d2:	4303      	orrs	r3, r0
 80021d4:	6860      	ldr	r0, [r4, #4]
 80021d6:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80021da:	68e0      	ldr	r0, [r4, #12]
 80021dc:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80021e0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80021e4:	f8d1 008c 	ldr.w	r0, [r1, #140]	@ 0x8c
 80021e8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80021ea:	f020 001f 	bic.w	r0, r0, #31
 80021ee:	3b01      	subs	r3, #1
 80021f0:	4303      	orrs	r3, r0
 80021f2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80021f6:	01d1      	lsls	r1, r2, #7
 80021f8:	d511      	bpl.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80021fa:	4924      	ldr	r1, [pc, #144]	@ (800228c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80021fc:	f8d1 3084 	ldr.w	r3, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002200:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002204:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8002208:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 800220c:	4303      	orrs	r3, r0
 800220e:	6860      	ldr	r0, [r4, #4]
 8002210:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002214:	6920      	ldr	r0, [r4, #16]
 8002216:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800221a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800221e:	0192      	lsls	r2, r2, #6
 8002220:	d50d      	bpl.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002222:	6923      	ldr	r3, [r4, #16]
 8002224:	6862      	ldr	r2, [r4, #4]
 8002226:	041b      	lsls	r3, r3, #16
 8002228:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800222c:	68e2      	ldr	r2, [r4, #12]
 800222e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002232:	68a2      	ldr	r2, [r4, #8]
 8002234:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002238:	4a14      	ldr	r2, [pc, #80]	@ (800228c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800223a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 800223e:	4e13      	ldr	r6, [pc, #76]	@ (800228c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002240:	6833      	ldr	r3, [r6, #0]
 8002242:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002246:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002248:	f7fe ff96 	bl	8001178 <HAL_GetTick>
 800224c:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800224e:	6833      	ldr	r3, [r6, #0]
 8002250:	011b      	lsls	r3, r3, #4
 8002252:	f53f aed7 	bmi.w	8002004 <HAL_RCCEx_PeriphCLKConfig+0x288>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002256:	f7fe ff8f 	bl	8001178 <HAL_GetTick>
 800225a:	1bc0      	subs	r0, r0, r7
 800225c:	2864      	cmp	r0, #100	@ 0x64
 800225e:	d9f6      	bls.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002260:	e754      	b.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002262:	f7fe ff89 	bl	8001178 <HAL_GetTick>
 8002266:	1bc0      	subs	r0, r0, r7
 8002268:	2864      	cmp	r0, #100	@ 0x64
 800226a:	d984      	bls.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800226c:	e74e      	b.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800226e:	f7fe ff83 	bl	8001178 <HAL_GetTick>
 8002272:	1b80      	subs	r0, r0, r6
 8002274:	2864      	cmp	r0, #100	@ 0x64
 8002276:	f67f aecf 	bls.w	8002018 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 800227a:	e747      	b.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x390>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800227c:	f7fe ff7c 	bl	8001178 <HAL_GetTick>
 8002280:	1b40      	subs	r0, r0, r5
 8002282:	2864      	cmp	r0, #100	@ 0x64
 8002284:	f67f af33 	bls.w	80020ee <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002288:	e740      	b.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x390>
 800228a:	bf00      	nop
 800228c:	40023800 	.word	0x40023800

08002290 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002290:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002292:	4a0a      	ldr	r2, [pc, #40]	@ (80022bc <HAL_RTC_WaitForSynchro+0x2c>)
{
 8002294:	4604      	mov	r4, r0
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002296:	6803      	ldr	r3, [r0, #0]
 8002298:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800229a:	f7fe ff6d 	bl	8001178 <HAL_GetTick>
 800229e:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80022a0:	6823      	ldr	r3, [r4, #0]
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	069b      	lsls	r3, r3, #26
 80022a6:	d501      	bpl.n	80022ac <HAL_RTC_WaitForSynchro+0x1c>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80022a8:	2000      	movs	r0, #0
}
 80022aa:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80022ac:	f7fe ff64 	bl	8001178 <HAL_GetTick>
 80022b0:	1b40      	subs	r0, r0, r5
 80022b2:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80022b6:	d9f3      	bls.n	80022a0 <HAL_RTC_WaitForSynchro+0x10>
      return HAL_TIMEOUT;
 80022b8:	2003      	movs	r0, #3
 80022ba:	e7f6      	b.n	80022aa <HAL_RTC_WaitForSynchro+0x1a>
 80022bc:	0001ff5f 	.word	0x0001ff5f

080022c0 <RTC_EnterInitMode>:
{
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80022c0:	6803      	ldr	r3, [r0, #0]
{
 80022c2:	b570      	push	{r4, r5, r6, lr}
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80022c4:	68dc      	ldr	r4, [r3, #12]
{
 80022c6:	4605      	mov	r5, r0
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80022c8:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 80022cc:	d117      	bne.n	80022fe <RTC_EnterInitMode+0x3e>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80022ce:	68da      	ldr	r2, [r3, #12]
 80022d0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80022d4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80022d6:	f7fe ff4f 	bl	8001178 <HAL_GetTick>
 80022da:	4606      	mov	r6, r0

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80022dc:	682b      	ldr	r3, [r5, #0]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	065b      	lsls	r3, r3, #25
 80022e2:	d400      	bmi.n	80022e6 <RTC_EnterInitMode+0x26>
 80022e4:	b10c      	cbz	r4, 80022ea <RTC_EnterInitMode+0x2a>
      }
    }
  }

  return status;
}
 80022e6:	4620      	mov	r0, r4
 80022e8:	bd70      	pop	{r4, r5, r6, pc}
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80022ea:	f7fe ff45 	bl	8001178 <HAL_GetTick>
 80022ee:	1b80      	subs	r0, r0, r6
 80022f0:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80022f4:	d9f2      	bls.n	80022dc <RTC_EnterInitMode+0x1c>
        hrtc->State = HAL_RTC_STATE_ERROR;
 80022f6:	2304      	movs	r3, #4
        status = HAL_ERROR;
 80022f8:	2401      	movs	r4, #1
        hrtc->State = HAL_RTC_STATE_ERROR;
 80022fa:	776b      	strb	r3, [r5, #29]
        status = HAL_ERROR;
 80022fc:	e7ee      	b.n	80022dc <RTC_EnterInitMode+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 80022fe:	2400      	movs	r4, #0
 8002300:	e7f1      	b.n	80022e6 <RTC_EnterInitMode+0x26>

08002302 <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002302:	6803      	ldr	r3, [r0, #0]
 8002304:	68da      	ldr	r2, [r3, #12]
 8002306:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
{
 800230a:	b510      	push	{r4, lr}
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800230c:	60da      	str	r2, [r3, #12]
{
 800230e:	4604      	mov	r4, r0

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	069b      	lsls	r3, r3, #26
 8002314:	d501      	bpl.n	800231a <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8002316:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 8002318:	bd10      	pop	{r4, pc}
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800231a:	f7ff ffb9 	bl	8002290 <HAL_RTC_WaitForSynchro>
 800231e:	2800      	cmp	r0, #0
 8002320:	d0f9      	beq.n	8002316 <RTC_ExitInitMode+0x14>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002322:	2304      	movs	r3, #4
      status = HAL_ERROR;
 8002324:	2001      	movs	r0, #1
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002326:	7763      	strb	r3, [r4, #29]
      status = HAL_ERROR;
 8002328:	e7f6      	b.n	8002318 <RTC_ExitInitMode+0x16>

0800232a <HAL_RTC_Init>:
{
 800232a:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 800232c:	4604      	mov	r4, r0
 800232e:	2800      	cmp	r0, #0
 8002330:	d041      	beq.n	80023b6 <HAL_RTC_Init+0x8c>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002332:	7f43      	ldrb	r3, [r0, #29]
 8002334:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002338:	b913      	cbnz	r3, 8002340 <HAL_RTC_Init+0x16>
    hrtc->Lock = HAL_UNLOCKED;
 800233a:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 800233c:	f7fe fcf4 	bl	8000d28 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002340:	2302      	movs	r3, #2
 8002342:	7763      	strb	r3, [r4, #29]
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002344:	6823      	ldr	r3, [r4, #0]
 8002346:	68da      	ldr	r2, [r3, #12]
 8002348:	06d2      	lsls	r2, r2, #27
 800234a:	d503      	bpl.n	8002354 <HAL_RTC_Init+0x2a>
    hrtc->State = HAL_RTC_STATE_READY;
 800234c:	2301      	movs	r3, #1
 800234e:	2000      	movs	r0, #0
 8002350:	7763      	strb	r3, [r4, #29]
}
 8002352:	bd10      	pop	{r4, pc}
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002354:	22ca      	movs	r2, #202	@ 0xca
    status = RTC_EnterInitMode(hrtc);
 8002356:	4620      	mov	r0, r4
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002358:	625a      	str	r2, [r3, #36]	@ 0x24
 800235a:	2253      	movs	r2, #83	@ 0x53
 800235c:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 800235e:	f7ff ffaf 	bl	80022c0 <RTC_EnterInitMode>
    if (status == HAL_OK)
 8002362:	bb10      	cbnz	r0, 80023aa <HAL_RTC_Init+0x80>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002364:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002366:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002368:	689a      	ldr	r2, [r3, #8]
 800236a:	f422 02e0 	bic.w	r2, r2, #7340032	@ 0x700000
 800236e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002372:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002374:	6862      	ldr	r2, [r4, #4]
 8002376:	6899      	ldr	r1, [r3, #8]
 8002378:	4302      	orrs	r2, r0
 800237a:	6960      	ldr	r0, [r4, #20]
 800237c:	4302      	orrs	r2, r0
      status = RTC_ExitInitMode(hrtc);
 800237e:	4620      	mov	r0, r4
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002380:	430a      	orrs	r2, r1
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002382:	68a1      	ldr	r1, [r4, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002384:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002386:	68e2      	ldr	r2, [r4, #12]
 8002388:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800238a:	691a      	ldr	r2, [r3, #16]
 800238c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002390:	611a      	str	r2, [r3, #16]
      status = RTC_ExitInitMode(hrtc);
 8002392:	f7ff ffb6 	bl	8002302 <RTC_ExitInitMode>
    if (status == HAL_OK)
 8002396:	b940      	cbnz	r0, 80023aa <HAL_RTC_Init+0x80>
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002398:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800239a:	69a1      	ldr	r1, [r4, #24]
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800239c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800239e:	f022 0208 	bic.w	r2, r2, #8
 80023a2:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 80023a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80023a6:	430a      	orrs	r2, r1
 80023a8:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80023aa:	6823      	ldr	r3, [r4, #0]
 80023ac:	22ff      	movs	r2, #255	@ 0xff
 80023ae:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 80023b0:	2800      	cmp	r0, #0
 80023b2:	d0cb      	beq.n	800234c <HAL_RTC_Init+0x22>
 80023b4:	e7cd      	b.n	8002352 <HAL_RTC_Init+0x28>
    return HAL_ERROR;
 80023b6:	2001      	movs	r0, #1
 80023b8:	e7cb      	b.n	8002352 <HAL_RTC_Init+0x28>

080023ba <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80023ba:	6803      	ldr	r3, [r0, #0]
 80023bc:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80023be:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 80023c2:	4770      	bx	lr

080023c4 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80023c4:	6803      	ldr	r3, [r0, #0]
 80023c6:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80023c8:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 80023cc:	4770      	bx	lr

080023ce <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023ce:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023d0:	e852 3f00 	ldrex	r3, [r2]
 80023d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023d8:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80023dc:	6802      	ldr	r2, [r0, #0]
 80023de:	2900      	cmp	r1, #0
 80023e0:	d1f5      	bne.n	80023ce <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023e2:	f102 0308 	add.w	r3, r2, #8
 80023e6:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023ea:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023ee:	f102 0c08 	add.w	ip, r2, #8
 80023f2:	e84c 3100 	strex	r1, r3, [ip]
 80023f6:	2900      	cmp	r1, #0
 80023f8:	d1f3      	bne.n	80023e2 <UART_EndRxTransfer+0x14>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80023fa:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d107      	bne.n	8002410 <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002400:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002404:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002408:	e842 3100 	strex	r1, r3, [r2]
 800240c:	2900      	cmp	r1, #0
 800240e:	d1f7      	bne.n	8002400 <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002410:	2320      	movs	r3, #32
 8002412:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002416:	2300      	movs	r3, #0
 8002418:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800241a:	6683      	str	r3, [r0, #104]	@ 0x68
}
 800241c:	4770      	bx	lr
	...

08002420 <UART_SetConfig>:
{
 8002420:	b538      	push	{r3, r4, r5, lr}
 8002422:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002424:	69c0      	ldr	r0, [r0, #28]
 8002426:	6921      	ldr	r1, [r4, #16]
 8002428:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800242a:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800242c:	430a      	orrs	r2, r1
 800242e:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002430:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002432:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002434:	496e      	ldr	r1, [pc, #440]	@ (80025f0 <UART_SetConfig+0x1d0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002436:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002438:	4029      	ands	r1, r5
  tmpreg |= huart->Init.OneBitSampling;
 800243a:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800243c:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800243e:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002440:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002442:	685a      	ldr	r2, [r3, #4]
 8002444:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8002448:	430a      	orrs	r2, r1
 800244a:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800244c:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800244e:	6899      	ldr	r1, [r3, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8002450:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002452:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8002456:	430a      	orrs	r2, r1
 8002458:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800245a:	4a66      	ldr	r2, [pc, #408]	@ (80025f4 <UART_SetConfig+0x1d4>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d113      	bne.n	8002488 <UART_SetConfig+0x68>
 8002460:	4b65      	ldr	r3, [pc, #404]	@ (80025f8 <UART_SetConfig+0x1d8>)
 8002462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002466:	f003 0303 	and.w	r3, r3, #3
 800246a:	2b02      	cmp	r3, #2
 800246c:	f000 80a5 	beq.w	80025ba <UART_SetConfig+0x19a>
 8002470:	2b03      	cmp	r3, #3
 8002472:	f000 809c 	beq.w	80025ae <UART_SetConfig+0x18e>
 8002476:	2b01      	cmp	r3, #1
 8002478:	d067      	beq.n	800254a <UART_SetConfig+0x12a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800247a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800247e:	f000 8090 	beq.w	80025a2 <UART_SetConfig+0x182>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002482:	f7ff fc6b 	bl	8001d5c <HAL_RCC_GetPCLK2Freq>
        break;
 8002486:	e012      	b.n	80024ae <UART_SetConfig+0x8e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002488:	4a5c      	ldr	r2, [pc, #368]	@ (80025fc <UART_SetConfig+0x1dc>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d126      	bne.n	80024dc <UART_SetConfig+0xbc>
 800248e:	4b5a      	ldr	r3, [pc, #360]	@ (80025f8 <UART_SetConfig+0x1d8>)
 8002490:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002494:	f003 030c 	and.w	r3, r3, #12
 8002498:	2b08      	cmp	r3, #8
 800249a:	f000 808e 	beq.w	80025ba <UART_SetConfig+0x19a>
 800249e:	d816      	bhi.n	80024ce <UART_SetConfig+0xae>
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d152      	bne.n	800254a <UART_SetConfig+0x12a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024a4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80024a8:	d076      	beq.n	8002598 <UART_SetConfig+0x178>
        pclk = HAL_RCC_GetPCLK1Freq();
 80024aa:	f7ff fc47 	bl	8001d3c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80024ae:	2800      	cmp	r0, #0
 80024b0:	d075      	beq.n	800259e <UART_SetConfig+0x17e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80024b2:	6862      	ldr	r2, [r4, #4]
 80024b4:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80024b8:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80024bc:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80024c0:	f1a3 0110 	sub.w	r1, r3, #16
 80024c4:	4291      	cmp	r1, r2
 80024c6:	d804      	bhi.n	80024d2 <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80024c8:	6822      	ldr	r2, [r4, #0]
 80024ca:	60d3      	str	r3, [r2, #12]
 80024cc:	e067      	b.n	800259e <UART_SetConfig+0x17e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024ce:	2b0c      	cmp	r3, #12
 80024d0:	d06d      	beq.n	80025ae <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 80024d2:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80024d4:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80024d6:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 80024da:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024dc:	4a48      	ldr	r2, [pc, #288]	@ (8002600 <UART_SetConfig+0x1e0>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d109      	bne.n	80024f6 <UART_SetConfig+0xd6>
 80024e2:	4b45      	ldr	r3, [pc, #276]	@ (80025f8 <UART_SetConfig+0x1d8>)
 80024e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024e8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80024ec:	2b20      	cmp	r3, #32
 80024ee:	d064      	beq.n	80025ba <UART_SetConfig+0x19a>
 80024f0:	d9d6      	bls.n	80024a0 <UART_SetConfig+0x80>
 80024f2:	2b30      	cmp	r3, #48	@ 0x30
 80024f4:	e7ec      	b.n	80024d0 <UART_SetConfig+0xb0>
 80024f6:	4a43      	ldr	r2, [pc, #268]	@ (8002604 <UART_SetConfig+0x1e4>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d109      	bne.n	8002510 <UART_SetConfig+0xf0>
 80024fc:	4b3e      	ldr	r3, [pc, #248]	@ (80025f8 <UART_SetConfig+0x1d8>)
 80024fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002502:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002506:	2b80      	cmp	r3, #128	@ 0x80
 8002508:	d057      	beq.n	80025ba <UART_SetConfig+0x19a>
 800250a:	d9c9      	bls.n	80024a0 <UART_SetConfig+0x80>
 800250c:	2bc0      	cmp	r3, #192	@ 0xc0
 800250e:	e7df      	b.n	80024d0 <UART_SetConfig+0xb0>
 8002510:	4a3d      	ldr	r2, [pc, #244]	@ (8002608 <UART_SetConfig+0x1e8>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d10b      	bne.n	800252e <UART_SetConfig+0x10e>
 8002516:	4b38      	ldr	r3, [pc, #224]	@ (80025f8 <UART_SetConfig+0x1d8>)
 8002518:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800251c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002520:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002524:	d049      	beq.n	80025ba <UART_SetConfig+0x19a>
 8002526:	d9bb      	bls.n	80024a0 <UART_SetConfig+0x80>
 8002528:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800252c:	e7d0      	b.n	80024d0 <UART_SetConfig+0xb0>
 800252e:	4a37      	ldr	r2, [pc, #220]	@ (800260c <UART_SetConfig+0x1ec>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d113      	bne.n	800255c <UART_SetConfig+0x13c>
 8002534:	4b30      	ldr	r3, [pc, #192]	@ (80025f8 <UART_SetConfig+0x1d8>)
 8002536:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800253a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800253e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002542:	d03a      	beq.n	80025ba <UART_SetConfig+0x19a>
 8002544:	d807      	bhi.n	8002556 <UART_SetConfig+0x136>
 8002546:	2b00      	cmp	r3, #0
 8002548:	d097      	beq.n	800247a <UART_SetConfig+0x5a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800254a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800254e:	d12b      	bne.n	80025a8 <UART_SetConfig+0x188>
        pclk = HAL_RCC_GetSysClockFreq();
 8002550:	f7ff fb28 	bl	8001ba4 <HAL_RCC_GetSysClockFreq>
        break;
 8002554:	e022      	b.n	800259c <UART_SetConfig+0x17c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002556:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800255a:	e7b9      	b.n	80024d0 <UART_SetConfig+0xb0>
 800255c:	4a2c      	ldr	r2, [pc, #176]	@ (8002610 <UART_SetConfig+0x1f0>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d10b      	bne.n	800257a <UART_SetConfig+0x15a>
 8002562:	4b25      	ldr	r3, [pc, #148]	@ (80025f8 <UART_SetConfig+0x1d8>)
 8002564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002568:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800256c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002570:	d023      	beq.n	80025ba <UART_SetConfig+0x19a>
 8002572:	d995      	bls.n	80024a0 <UART_SetConfig+0x80>
 8002574:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002578:	e7aa      	b.n	80024d0 <UART_SetConfig+0xb0>
 800257a:	4a26      	ldr	r2, [pc, #152]	@ (8002614 <UART_SetConfig+0x1f4>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d1a8      	bne.n	80024d2 <UART_SetConfig+0xb2>
 8002580:	4b1d      	ldr	r3, [pc, #116]	@ (80025f8 <UART_SetConfig+0x1d8>)
 8002582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002586:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800258a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800258e:	d014      	beq.n	80025ba <UART_SetConfig+0x19a>
 8002590:	d986      	bls.n	80024a0 <UART_SetConfig+0x80>
 8002592:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002596:	e79b      	b.n	80024d0 <UART_SetConfig+0xb0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002598:	f7ff fbd0 	bl	8001d3c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800259c:	b990      	cbnz	r0, 80025c4 <UART_SetConfig+0x1a4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800259e:	2000      	movs	r0, #0
 80025a0:	e798      	b.n	80024d4 <UART_SetConfig+0xb4>
        pclk = HAL_RCC_GetPCLK2Freq();
 80025a2:	f7ff fbdb 	bl	8001d5c <HAL_RCC_GetPCLK2Freq>
        break;
 80025a6:	e7f9      	b.n	800259c <UART_SetConfig+0x17c>
        pclk = HAL_RCC_GetSysClockFreq();
 80025a8:	f7ff fafc 	bl	8001ba4 <HAL_RCC_GetSysClockFreq>
        break;
 80025ac:	e77f      	b.n	80024ae <UART_SetConfig+0x8e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025ae:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80025b2:	d007      	beq.n	80025c4 <UART_SetConfig+0x1a4>
        pclk = (uint32_t) LSE_VALUE;
 80025b4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80025b8:	e77b      	b.n	80024b2 <UART_SetConfig+0x92>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025ba:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 80025be:	4816      	ldr	r0, [pc, #88]	@ (8002618 <UART_SetConfig+0x1f8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025c0:	f47f af77 	bne.w	80024b2 <UART_SetConfig+0x92>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80025c4:	6862      	ldr	r2, [r4, #4]
 80025c6:	0853      	lsrs	r3, r2, #1
 80025c8:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80025cc:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80025d0:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80025d4:	f1a3 0110 	sub.w	r1, r3, #16
 80025d8:	4291      	cmp	r1, r2
 80025da:	f63f af7a 	bhi.w	80024d2 <UART_SetConfig+0xb2>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80025de:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80025e2:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 80025e6:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80025e8:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 80025ea:	4313      	orrs	r3, r2
 80025ec:	60cb      	str	r3, [r1, #12]
 80025ee:	e7d6      	b.n	800259e <UART_SetConfig+0x17e>
 80025f0:	efff69f3 	.word	0xefff69f3
 80025f4:	40011000 	.word	0x40011000
 80025f8:	40023800 	.word	0x40023800
 80025fc:	40004400 	.word	0x40004400
 8002600:	40004800 	.word	0x40004800
 8002604:	40004c00 	.word	0x40004c00
 8002608:	40005000 	.word	0x40005000
 800260c:	40011400 	.word	0x40011400
 8002610:	40007800 	.word	0x40007800
 8002614:	40007c00 	.word	0x40007c00
 8002618:	00f42400 	.word	0x00f42400

0800261c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800261c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800261e:	071a      	lsls	r2, r3, #28
{
 8002620:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002622:	d506      	bpl.n	8002632 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002624:	6801      	ldr	r1, [r0, #0]
 8002626:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8002628:	684a      	ldr	r2, [r1, #4]
 800262a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800262e:	4322      	orrs	r2, r4
 8002630:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002632:	07dc      	lsls	r4, r3, #31
 8002634:	d506      	bpl.n	8002644 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002636:	6801      	ldr	r1, [r0, #0]
 8002638:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 800263a:	684a      	ldr	r2, [r1, #4]
 800263c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8002640:	4322      	orrs	r2, r4
 8002642:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002644:	0799      	lsls	r1, r3, #30
 8002646:	d506      	bpl.n	8002656 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002648:	6801      	ldr	r1, [r0, #0]
 800264a:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 800264c:	684a      	ldr	r2, [r1, #4]
 800264e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002652:	4322      	orrs	r2, r4
 8002654:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002656:	075a      	lsls	r2, r3, #29
 8002658:	d506      	bpl.n	8002668 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800265a:	6801      	ldr	r1, [r0, #0]
 800265c:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 800265e:	684a      	ldr	r2, [r1, #4]
 8002660:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002664:	4322      	orrs	r2, r4
 8002666:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002668:	06dc      	lsls	r4, r3, #27
 800266a:	d506      	bpl.n	800267a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800266c:	6801      	ldr	r1, [r0, #0]
 800266e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8002670:	688a      	ldr	r2, [r1, #8]
 8002672:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002676:	4322      	orrs	r2, r4
 8002678:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800267a:	0699      	lsls	r1, r3, #26
 800267c:	d506      	bpl.n	800268c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800267e:	6801      	ldr	r1, [r0, #0]
 8002680:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8002682:	688a      	ldr	r2, [r1, #8]
 8002684:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002688:	4322      	orrs	r2, r4
 800268a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800268c:	065a      	lsls	r2, r3, #25
 800268e:	d510      	bpl.n	80026b2 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002690:	6801      	ldr	r1, [r0, #0]
 8002692:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8002694:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002696:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800269a:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800269e:	ea42 0204 	orr.w	r2, r2, r4
 80026a2:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026a4:	d105      	bne.n	80026b2 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80026a6:	684a      	ldr	r2, [r1, #4]
 80026a8:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 80026aa:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 80026ae:	4322      	orrs	r2, r4
 80026b0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80026b2:	061b      	lsls	r3, r3, #24
 80026b4:	d506      	bpl.n	80026c4 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80026b6:	6802      	ldr	r2, [r0, #0]
 80026b8:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80026ba:	6853      	ldr	r3, [r2, #4]
 80026bc:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80026c0:	430b      	orrs	r3, r1
 80026c2:	6053      	str	r3, [r2, #4]
}
 80026c4:	bd10      	pop	{r4, pc}

080026c6 <UART_WaitOnFlagUntilTimeout>:
{
 80026c6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80026ca:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80026ce:	4604      	mov	r4, r0
 80026d0:	460d      	mov	r5, r1
 80026d2:	4617      	mov	r7, r2
 80026d4:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026d6:	6822      	ldr	r2, [r4, #0]
 80026d8:	69d3      	ldr	r3, [r2, #28]
 80026da:	ea35 0303 	bics.w	r3, r5, r3
 80026de:	bf0c      	ite	eq
 80026e0:	2301      	moveq	r3, #1
 80026e2:	2300      	movne	r3, #0
 80026e4:	42bb      	cmp	r3, r7
 80026e6:	d001      	beq.n	80026ec <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80026e8:	2000      	movs	r0, #0
 80026ea:	e022      	b.n	8002732 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 80026ec:	f1b9 3fff 	cmp.w	r9, #4294967295
 80026f0:	d0f2      	beq.n	80026d8 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026f2:	f7fe fd41 	bl	8001178 <HAL_GetTick>
 80026f6:	eba0 0008 	sub.w	r0, r0, r8
 80026fa:	4548      	cmp	r0, r9
 80026fc:	d829      	bhi.n	8002752 <UART_WaitOnFlagUntilTimeout+0x8c>
 80026fe:	f1b9 0f00 	cmp.w	r9, #0
 8002702:	d026      	beq.n	8002752 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002704:	6821      	ldr	r1, [r4, #0]
 8002706:	680b      	ldr	r3, [r1, #0]
 8002708:	075a      	lsls	r2, r3, #29
 800270a:	d5e4      	bpl.n	80026d6 <UART_WaitOnFlagUntilTimeout+0x10>
 800270c:	2d80      	cmp	r5, #128	@ 0x80
 800270e:	d0e2      	beq.n	80026d6 <UART_WaitOnFlagUntilTimeout+0x10>
 8002710:	2d40      	cmp	r5, #64	@ 0x40
 8002712:	d0e0      	beq.n	80026d6 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002714:	69ce      	ldr	r6, [r1, #28]
 8002716:	f016 0608 	ands.w	r6, r6, #8
 800271a:	d00c      	beq.n	8002736 <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800271c:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 800271e:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002720:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8002722:	f7ff fe54 	bl	80023ce <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8002726:	2300      	movs	r3, #0
          return HAL_ERROR;
 8002728:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800272a:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 800272e:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 8002732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002736:	69cb      	ldr	r3, [r1, #28]
 8002738:	051b      	lsls	r3, r3, #20
 800273a:	d5cc      	bpl.n	80026d6 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800273c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 8002740:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002742:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8002744:	f7ff fe43 	bl	80023ce <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002748:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 800274a:	f884 6078 	strb.w	r6, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800274e:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
        return HAL_TIMEOUT;
 8002752:	2003      	movs	r0, #3
 8002754:	e7ed      	b.n	8002732 <UART_WaitOnFlagUntilTimeout+0x6c>

08002756 <HAL_UART_Transmit>:
{
 8002756:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800275a:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800275c:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
{
 800275e:	4604      	mov	r4, r0
 8002760:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8002762:	2b20      	cmp	r3, #32
{
 8002764:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002766:	d143      	bne.n	80027f0 <HAL_UART_Transmit+0x9a>
    if ((pData == NULL) || (Size == 0U))
 8002768:	2900      	cmp	r1, #0
 800276a:	d043      	beq.n	80027f4 <HAL_UART_Transmit+0x9e>
 800276c:	2a00      	cmp	r2, #0
 800276e:	d041      	beq.n	80027f4 <HAL_UART_Transmit+0x9e>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002770:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002772:	2500      	movs	r5, #0
 8002774:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002778:	67c3      	str	r3, [r0, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 800277a:	f7fe fcfd 	bl	8001178 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800277e:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8002780:	4681      	mov	r9, r0
    huart->TxXferSize  = Size;
 8002782:	f8a4 7050 	strh.w	r7, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002786:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 800278a:	f8a4 7052 	strh.w	r7, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800278e:	d103      	bne.n	8002798 <HAL_UART_Transmit+0x42>
 8002790:	6923      	ldr	r3, [r4, #16]
 8002792:	b90b      	cbnz	r3, 8002798 <HAL_UART_Transmit+0x42>
      pdata16bits = (const uint16_t *) pData;
 8002794:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8002796:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 8002798:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800279c:	464b      	mov	r3, r9
 800279e:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 80027a2:	b292      	uxth	r2, r2
 80027a4:	b93a      	cbnz	r2, 80027b6 <HAL_UART_Transmit+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027a6:	2140      	movs	r1, #64	@ 0x40
 80027a8:	4620      	mov	r0, r4
 80027aa:	f7ff ff8c 	bl	80026c6 <UART_WaitOnFlagUntilTimeout>
 80027ae:	2320      	movs	r3, #32
 80027b0:	b940      	cbnz	r0, 80027c4 <HAL_UART_Transmit+0x6e>
    huart->gState = HAL_UART_STATE_READY;
 80027b2:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 80027b4:	e008      	b.n	80027c8 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027b6:	2200      	movs	r2, #0
 80027b8:	2180      	movs	r1, #128	@ 0x80
 80027ba:	4620      	mov	r0, r4
 80027bc:	f7ff ff83 	bl	80026c6 <UART_WaitOnFlagUntilTimeout>
 80027c0:	b128      	cbz	r0, 80027ce <HAL_UART_Transmit+0x78>
        huart->gState = HAL_UART_STATE_READY;
 80027c2:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 80027c4:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 80027c6:	67e3      	str	r3, [r4, #124]	@ 0x7c
}
 80027c8:	b003      	add	sp, #12
 80027ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027ce:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 80027d0:	b95e      	cbnz	r6, 80027ea <HAL_UART_Transmit+0x94>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027d2:	f835 3b02 	ldrh.w	r3, [r5], #2
 80027d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80027da:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80027dc:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 80027e0:	3a01      	subs	r2, #1
 80027e2:	b292      	uxth	r2, r2
 80027e4:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
 80027e8:	e7d6      	b.n	8002798 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80027ea:	f816 3b01 	ldrb.w	r3, [r6], #1
 80027ee:	e7f4      	b.n	80027da <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 80027f0:	2002      	movs	r0, #2
 80027f2:	e7e9      	b.n	80027c8 <HAL_UART_Transmit+0x72>
      return  HAL_ERROR;
 80027f4:	2001      	movs	r0, #1
 80027f6:	e7e7      	b.n	80027c8 <HAL_UART_Transmit+0x72>

080027f8 <UART_CheckIdleState>:
{
 80027f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027fa:	2500      	movs	r5, #0
{
 80027fc:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027fe:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 8002802:	f7fe fcb9 	bl	8001178 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002806:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 8002808:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800280a:	6812      	ldr	r2, [r2, #0]
 800280c:	0712      	lsls	r2, r2, #28
 800280e:	d51a      	bpl.n	8002846 <UART_CheckIdleState+0x4e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002810:	f06f 427e 	mvn.w	r2, #4261412864	@ 0xfe000000
 8002814:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002818:	4620      	mov	r0, r4
 800281a:	9200      	str	r2, [sp, #0]
 800281c:	462a      	mov	r2, r5
 800281e:	f7ff ff52 	bl	80026c6 <UART_WaitOnFlagUntilTimeout>
 8002822:	b180      	cbz	r0, 8002846 <UART_CheckIdleState+0x4e>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002824:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002826:	e852 3f00 	ldrex	r3, [r2]
 800282a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800282e:	e842 3100 	strex	r1, r3, [r2]
 8002832:	2900      	cmp	r1, #0
 8002834:	d1f6      	bne.n	8002824 <UART_CheckIdleState+0x2c>
      huart->gState = HAL_UART_STATE_READY;
 8002836:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 8002838:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 800283a:	67e3      	str	r3, [r4, #124]	@ 0x7c
      __HAL_UNLOCK(huart);
 800283c:	2300      	movs	r3, #0
 800283e:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 8002842:	b003      	add	sp, #12
 8002844:	bd30      	pop	{r4, r5, pc}
  huart->gState = HAL_UART_STATE_READY;
 8002846:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002848:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800284a:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800284c:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002850:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002852:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 8002854:	e7f2      	b.n	800283c <UART_CheckIdleState+0x44>

08002856 <HAL_UART_Init>:
{
 8002856:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002858:	4604      	mov	r4, r0
 800285a:	b340      	cbz	r0, 80028ae <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800285c:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 800285e:	b91b      	cbnz	r3, 8002868 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8002860:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8002864:	f7fe fa82 	bl	8000d6c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002868:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 800286a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800286c:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 800286e:	6813      	ldr	r3, [r2, #0]
 8002870:	f023 0301 	bic.w	r3, r3, #1
 8002874:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002876:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002878:	b113      	cbz	r3, 8002880 <HAL_UART_Init+0x2a>
    UART_AdvFeatureConfig(huart);
 800287a:	4620      	mov	r0, r4
 800287c:	f7ff fece 	bl	800261c <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002880:	4620      	mov	r0, r4
 8002882:	f7ff fdcd 	bl	8002420 <UART_SetConfig>
 8002886:	2801      	cmp	r0, #1
 8002888:	d011      	beq.n	80028ae <HAL_UART_Init+0x58>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800288a:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800288c:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800288e:	685a      	ldr	r2, [r3, #4]
 8002890:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002894:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002896:	689a      	ldr	r2, [r3, #8]
 8002898:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800289c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	f042 0201 	orr.w	r2, r2, #1
}
 80028a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 80028a8:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80028aa:	f7ff bfa5 	b.w	80027f8 <UART_CheckIdleState>
}
 80028ae:	2001      	movs	r0, #1
 80028b0:	bd10      	pop	{r4, pc}
	...

080028b4 <LZ4_decompress_safe>:

/*===== Instantiate the API decoding functions. =====*/

LZ4_FORCE_O2
int LZ4_decompress_safe(const char* source, char* dest, int compressedSize, int maxDecompressedSize)
{
 80028b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028b8:	4688      	mov	r8, r1
    if ((src == NULL) || (outputSize < 0)) { return -1; }
 80028ba:	4606      	mov	r6, r0
 80028bc:	2800      	cmp	r0, #0
 80028be:	f000 8144 	beq.w	8002b4a <LZ4_decompress_safe+0x296>
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	f2c0 8141 	blt.w	8002b4a <LZ4_decompress_safe+0x296>
        const BYTE* const iend = ip + srcSize;
 80028c8:	eb00 0c02 	add.w	ip, r0, r2
        BYTE* const oend = op + outputSize;
 80028cc:	440b      	add	r3, r1
        const BYTE* const shortiend = iend - 14 /*maxLL*/ - 2 /*offset*/;
 80028ce:	f1ac 0110 	sub.w	r1, ip, #16
        const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 80028d2:	f1a3 0920 	sub.w	r9, r3, #32
        const BYTE* const shortiend = iend - 14 /*maxLL*/ - 2 /*offset*/;
 80028d6:	9101      	str	r1, [sp, #4]
        if (unlikely(outputSize==0)) {
 80028d8:	d10a      	bne.n	80028f0 <LZ4_decompress_safe+0x3c>
            return ((srcSize==1) && (*ip==0)) ? 0 : -1;
 80028da:	2a01      	cmp	r2, #1
 80028dc:	f040 8135 	bne.w	8002b4a <LZ4_decompress_safe+0x296>
 80028e0:	7800      	ldrb	r0, [r0, #0]
 80028e2:	3800      	subs	r0, #0
 80028e4:	bf18      	it	ne
 80028e6:	2001      	movne	r0, #1
 80028e8:	4240      	negs	r0, r0
    return LZ4_decompress_generic(source, dest, compressedSize, maxDecompressedSize,
                                  decode_full_block, noDict,
                                  (BYTE*)dest, NULL, 0);
}
 80028ea:	b003      	add	sp, #12
 80028ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (unlikely(srcSize==0)) { return -1; }
 80028f0:	2a00      	cmp	r2, #0
 80028f2:	f000 812a 	beq.w	8002b4a <LZ4_decompress_safe+0x296>
    {   const BYTE* ip = (const BYTE*) src;
 80028f6:	4683      	mov	fp, r0
        BYTE* op = (BYTE*) dst;
 80028f8:	4640      	mov	r0, r8
            assert(ip < iend);
 80028fa:	45dc      	cmp	ip, fp
 80028fc:	d806      	bhi.n	800290c <LZ4_decompress_safe+0x58>
 80028fe:	4b94      	ldr	r3, [pc, #592]	@ (8002b50 <LZ4_decompress_safe+0x29c>)
 8002900:	f640 01ab 	movw	r1, #2219	@ 0x8ab
 8002904:	4a93      	ldr	r2, [pc, #588]	@ (8002b54 <LZ4_decompress_safe+0x2a0>)
                assert(match <= op); /* check overflow */
 8002906:	4894      	ldr	r0, [pc, #592]	@ (8002b58 <LZ4_decompress_safe+0x2a4>)
 8002908:	f001 fc0a 	bl	8004120 <__assert_func>
            token = *ip++;
 800290c:	4659      	mov	r1, fp
 800290e:	f811 7b01 	ldrb.w	r7, [r1], #1
            length = token >> ML_BITS;  /* literal length */
 8002912:	093a      	lsrs	r2, r7, #4
            if ( (length != RUN_MASK)
 8002914:	2a0f      	cmp	r2, #15
 8002916:	d038      	beq.n	800298a <LZ4_decompress_safe+0xd6>
              && likely((ip < shortiend) & (op <= shortoend)) ) {
 8002918:	9c01      	ldr	r4, [sp, #4]
                op += length; ip += length;
 800291a:	1885      	adds	r5, r0, r2
 800291c:	eb01 0a02 	add.w	sl, r1, r2
              && likely((ip < shortiend) & (op <= shortoend)) ) {
 8002920:	428c      	cmp	r4, r1
 8002922:	d952      	bls.n	80029ca <LZ4_decompress_safe+0x116>
 8002924:	4581      	cmp	r9, r0
 8002926:	d350      	bcc.n	80029ca <LZ4_decompress_safe+0x116>
                LZ4_memcpy(op, ip, 16);
 8002928:	460c      	mov	r4, r1
 800292a:	4686      	mov	lr, r0
 800292c:	f10b 0111 	add.w	r1, fp, #17
 8002930:	f854 bb04 	ldr.w	fp, [r4], #4
 8002934:	428c      	cmp	r4, r1
 8002936:	f84e bb04 	str.w	fp, [lr], #4
 800293a:	d1f9      	bne.n	8002930 <LZ4_decompress_safe+0x7c>
static U16 LZ4_read16(const void* ptr) { return ((const LZ4_unalign16*)ptr)->u16; }
 800293c:	4651      	mov	r1, sl
 800293e:	f007 0e0f 	and.w	lr, r7, #15
                offset = LZ4_readLE16(ip); ip += 2;
 8002942:	f831 4b02 	ldrh.w	r4, [r1], #2
                length = token & ML_MASK; /* match length */
 8002946:	4677      	mov	r7, lr
                match = op - offset;
 8002948:	1b12      	subs	r2, r2, r4
 800294a:	4402      	add	r2, r0
                assert(match <= op); /* check overflow */
 800294c:	42aa      	cmp	r2, r5
 800294e:	d904      	bls.n	800295a <LZ4_decompress_safe+0xa6>
 8002950:	4b82      	ldr	r3, [pc, #520]	@ (8002b5c <LZ4_decompress_safe+0x2a8>)
 8002952:	f640 01c6 	movw	r1, #2246	@ 0x8c6
 8002956:	4a7f      	ldr	r2, [pc, #508]	@ (8002b54 <LZ4_decompress_safe+0x2a0>)
 8002958:	e7d5      	b.n	8002906 <LZ4_decompress_safe+0x52>
                if ( (length != ML_MASK)
 800295a:	f1be 0f0f 	cmp.w	lr, #15
 800295e:	d05d      	beq.n	8002a1c <LZ4_decompress_safe+0x168>
                  && (offset >= 8)
 8002960:	2c07      	cmp	r4, #7
 8002962:	d972      	bls.n	8002a4a <LZ4_decompress_safe+0x196>
                  && (dict==withPrefix64k || match >= lowPrefix) ) {
 8002964:	4590      	cmp	r8, r2
 8002966:	f200 80ed 	bhi.w	8002b44 <LZ4_decompress_safe+0x290>
                    LZ4_memcpy(op + 0, match + 0, 8);
 800296a:	6810      	ldr	r0, [r2, #0]
                    op += length + MINMATCH;
 800296c:	f10e 0e04 	add.w	lr, lr, #4
                    LZ4_memcpy(op + 0, match + 0, 8);
 8002970:	6028      	str	r0, [r5, #0]
 8002972:	6850      	ldr	r0, [r2, #4]
 8002974:	6068      	str	r0, [r5, #4]
                    LZ4_memcpy(op + 8, match + 8, 8);
 8002976:	6890      	ldr	r0, [r2, #8]
 8002978:	60a8      	str	r0, [r5, #8]
 800297a:	68d0      	ldr	r0, [r2, #12]
 800297c:	60e8      	str	r0, [r5, #12]
                    op += length + MINMATCH;
 800297e:	eb05 000e 	add.w	r0, r5, lr
                    LZ4_memcpy(op +16, match +16, 2);
 8002982:	8a12      	ldrh	r2, [r2, #16]
 8002984:	822a      	strh	r2, [r5, #16]
{
 8002986:	468b      	mov	fp, r1
 8002988:	e7b7      	b.n	80028fa <LZ4_decompress_safe+0x46>
                size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 800298a:	f1ac 040f 	sub.w	r4, ip, #15
    if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 800298e:	42a1      	cmp	r1, r4
 8002990:	f080 80d8 	bcs.w	8002b44 <LZ4_decompress_safe+0x290>
    (*ip)++;
 8002994:	f10b 0102 	add.w	r1, fp, #2
    s = **ip;
 8002998:	f89b 2001 	ldrb.w	r2, [fp, #1]
    if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 800299c:	428c      	cmp	r4, r1
 800299e:	f0c0 80d1 	bcc.w	8002b44 <LZ4_decompress_safe+0x290>
    if (likely(s != 255)) return length;
 80029a2:	2aff      	cmp	r2, #255	@ 0xff
 80029a4:	d10a      	bne.n	80029bc <LZ4_decompress_safe+0x108>
        s = **ip;
 80029a6:	f811 5b01 	ldrb.w	r5, [r1], #1
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 80029aa:	428c      	cmp	r4, r1
        length += s;
 80029ac:	442a      	add	r2, r5
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 80029ae:	f0c0 80c9 	bcc.w	8002b44 <LZ4_decompress_safe+0x290>
        if ((sizeof(length) < 8) && unlikely(length > ((Rvl_t)(-1)/2)) ) {
 80029b2:	2a00      	cmp	r2, #0
 80029b4:	f2c0 80c6 	blt.w	8002b44 <LZ4_decompress_safe+0x290>
    } while (s == 255);
 80029b8:	2dff      	cmp	r5, #255	@ 0xff
 80029ba:	e7f3      	b.n	80029a4 <LZ4_decompress_safe+0xf0>
                length += addl;
 80029bc:	320f      	adds	r2, #15
                if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overflow detection */
 80029be:	42d0      	cmn	r0, r2
 80029c0:	f080 80c0 	bcs.w	8002b44 <LZ4_decompress_safe+0x290>
                if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overflow detection */
 80029c4:	42d1      	cmn	r1, r2
 80029c6:	f080 80bd 	bcs.w	8002b44 <LZ4_decompress_safe+0x290>
            cpy = op+length;
 80029ca:	1885      	adds	r5, r0, r2
            if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 80029cc:	f1a3 0e0c 	sub.w	lr, r3, #12
 80029d0:	188c      	adds	r4, r1, r2
 80029d2:	4575      	cmp	r5, lr
 80029d4:	d803      	bhi.n	80029de <LZ4_decompress_safe+0x12a>
 80029d6:	f1ac 0e08 	sub.w	lr, ip, #8
 80029da:	4574      	cmp	r4, lr
 80029dc:	d90a      	bls.n	80029f4 <LZ4_decompress_safe+0x140>
                    if ((ip+length != iend) || (cpy > oend)) {
 80029de:	45a4      	cmp	ip, r4
 80029e0:	f040 80b0 	bne.w	8002b44 <LZ4_decompress_safe+0x290>
 80029e4:	42ab      	cmp	r3, r5
 80029e6:	f0c0 80ad 	bcc.w	8002b44 <LZ4_decompress_safe+0x290>
                LZ4_memmove(op, ip, length);  /* supports overlapping memory regions, for in-place decompression scenarios */
 80029ea:	f001 fd7c 	bl	80044e6 <memmove>
        return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 80029ee:	eba5 0008 	sub.w	r0, r5, r8
 80029f2:	e77a      	b.n	80028ea <LZ4_decompress_safe+0x36>
    do { LZ4_memcpy(d,s,8); d+=8; s+=8; } while (d<e);
 80029f4:	680a      	ldr	r2, [r1, #0]
 80029f6:	3008      	adds	r0, #8
 80029f8:	3108      	adds	r1, #8
 80029fa:	f840 2c08 	str.w	r2, [r0, #-8]
 80029fe:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8002a02:	f840 2c04 	str.w	r2, [r0, #-4]
 8002a06:	4285      	cmp	r5, r0
 8002a08:	d8f4      	bhi.n	80029f4 <LZ4_decompress_safe+0x140>
static U16 LZ4_read16(const void* ptr) { return ((const LZ4_unalign16*)ptr)->u16; }
 8002a0a:	4621      	mov	r1, r4
 8002a0c:	f007 070f 	and.w	r7, r7, #15
            offset = LZ4_readLE16(ip); ip+=2;
 8002a10:	f831 4b02 	ldrh.w	r4, [r1], #2
            if (length == ML_MASK) {
 8002a14:	2f0f      	cmp	r7, #15
            match = op - offset;
 8002a16:	eba5 0204 	sub.w	r2, r5, r4
            if (length == ML_MASK) {
 8002a1a:	d116      	bne.n	8002a4a <LZ4_decompress_safe+0x196>
                size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 8002a1c:	f1ac 0e04 	sub.w	lr, ip, #4
    s = **ip;
 8002a20:	f811 7b01 	ldrb.w	r7, [r1], #1
    if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 8002a24:	458e      	cmp	lr, r1
 8002a26:	f0c0 808d 	bcc.w	8002b44 <LZ4_decompress_safe+0x290>
    if (likely(s != 255)) return length;
 8002a2a:	2fff      	cmp	r7, #255	@ 0xff
 8002a2c:	d10a      	bne.n	8002a44 <LZ4_decompress_safe+0x190>
        s = **ip;
 8002a2e:	f811 0b01 	ldrb.w	r0, [r1], #1
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 8002a32:	458e      	cmp	lr, r1
        length += s;
 8002a34:	4407      	add	r7, r0
        if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 8002a36:	f0c0 8085 	bcc.w	8002b44 <LZ4_decompress_safe+0x290>
        if ((sizeof(length) < 8) && unlikely(length > ((Rvl_t)(-1)/2)) ) {
 8002a3a:	2f00      	cmp	r7, #0
 8002a3c:	f2c0 8082 	blt.w	8002b44 <LZ4_decompress_safe+0x290>
    } while (s == 255);
 8002a40:	28ff      	cmp	r0, #255	@ 0xff
 8002a42:	e7f3      	b.n	8002a2c <LZ4_decompress_safe+0x178>
                length += addl;
 8002a44:	370f      	adds	r7, #15
                if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow detection */
 8002a46:	42fd      	cmn	r5, r7
 8002a48:	d27c      	bcs.n	8002b44 <LZ4_decompress_safe+0x290>
            if ((checkOffset) && (unlikely(match + dictSize < lowPrefix))) goto _output_error;   /* Error : offset outside buffers */
 8002a4a:	4590      	cmp	r8, r2
            length += MINMATCH;
 8002a4c:	f107 0704 	add.w	r7, r7, #4
            if ((checkOffset) && (unlikely(match + dictSize < lowPrefix))) goto _output_error;   /* Error : offset outside buffers */
 8002a50:	d878      	bhi.n	8002b44 <LZ4_decompress_safe+0x290>
            assert(op<=oend);
 8002a52:	42ab      	cmp	r3, r5
            cpy = op + length;
 8002a54:	eb05 0007 	add.w	r0, r5, r7
            assert(op<=oend);
 8002a58:	d204      	bcs.n	8002a64 <LZ4_decompress_safe+0x1b0>
 8002a5a:	4b41      	ldr	r3, [pc, #260]	@ (8002b60 <LZ4_decompress_safe+0x2ac>)
 8002a5c:	f640 115a 	movw	r1, #2394	@ 0x95a
 8002a60:	4a3c      	ldr	r2, [pc, #240]	@ (8002b54 <LZ4_decompress_safe+0x2a0>)
 8002a62:	e750      	b.n	8002906 <LZ4_decompress_safe+0x52>
            if (unlikely(offset<8)) {
 8002a64:	2c07      	cmp	r4, #7
 8002a66:	d84d      	bhi.n	8002b04 <LZ4_decompress_safe+0x250>
static void LZ4_write32(void* memPtr, U32 value) { ((LZ4_unalign32*)memPtr)->u32 = value; }
 8002a68:	f04f 0e00 	mov.w	lr, #0
 8002a6c:	f885 e000 	strb.w	lr, [r5]
 8002a70:	f885 e001 	strb.w	lr, [r5, #1]
 8002a74:	f885 e002 	strb.w	lr, [r5, #2]
 8002a78:	f885 e003 	strb.w	lr, [r5, #3]
                op[0] = match[0];
 8002a7c:	f892 e000 	ldrb.w	lr, [r2]
 8002a80:	f885 e000 	strb.w	lr, [r5]
                op[1] = match[1];
 8002a84:	f892 e001 	ldrb.w	lr, [r2, #1]
 8002a88:	f885 e001 	strb.w	lr, [r5, #1]
                op[2] = match[2];
 8002a8c:	f892 e002 	ldrb.w	lr, [r2, #2]
 8002a90:	f885 e002 	strb.w	lr, [r5, #2]
                op[3] = match[3];
 8002a94:	f892 e003 	ldrb.w	lr, [r2, #3]
 8002a98:	f885 e003 	strb.w	lr, [r5, #3]
                match += inc32table[offset];
 8002a9c:	f8df e0c8 	ldr.w	lr, [pc, #200]	@ 8002b68 <LZ4_decompress_safe+0x2b4>
 8002aa0:	f85e e024 	ldr.w	lr, [lr, r4, lsl #2]
 8002aa4:	eb02 0a0e 	add.w	sl, r2, lr
                LZ4_memcpy(op+4, match, 4);
 8002aa8:	f852 200e 	ldr.w	r2, [r2, lr]
 8002aac:	606a      	str	r2, [r5, #4]
                match -= dec64table[offset];
 8002aae:	4a2d      	ldr	r2, [pc, #180]	@ (8002b64 <LZ4_decompress_safe+0x2b0>)
 8002ab0:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 8002ab4:	ebaa 0202 	sub.w	r2, sl, r2
            if (unlikely(cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 8002ab8:	f1a3 0e0c 	sub.w	lr, r3, #12
            op += 8;
 8002abc:	f105 0408 	add.w	r4, r5, #8
            if (unlikely(cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 8002ac0:	4570      	cmp	r0, lr
 8002ac2:	d926      	bls.n	8002b12 <LZ4_decompress_safe+0x25e>
                if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS bytes must be literals (uncompressed) */
 8002ac4:	1f5d      	subs	r5, r3, #5
                BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 8002ac6:	1fdf      	subs	r7, r3, #7
                if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS bytes must be literals (uncompressed) */
 8002ac8:	42a8      	cmp	r0, r5
 8002aca:	d83b      	bhi.n	8002b44 <LZ4_decompress_safe+0x290>
                if (op < oCopyLimit) {
 8002acc:	42bc      	cmp	r4, r7
 8002ace:	d211      	bcs.n	8002af4 <LZ4_decompress_safe+0x240>
    const BYTE* s = (const BYTE*)srcPtr;
 8002ad0:	4696      	mov	lr, r2
    BYTE* d = (BYTE*)dstPtr;
 8002ad2:	4625      	mov	r5, r4
    do { LZ4_memcpy(d,s,8); d+=8; s+=8; } while (d<e);
 8002ad4:	f8de a000 	ldr.w	sl, [lr]
 8002ad8:	3508      	adds	r5, #8
 8002ada:	f10e 0e08 	add.w	lr, lr, #8
 8002ade:	f845 ac08 	str.w	sl, [r5, #-8]
 8002ae2:	f85e ac04 	ldr.w	sl, [lr, #-4]
 8002ae6:	f845 ac04 	str.w	sl, [r5, #-4]
 8002aea:	42af      	cmp	r7, r5
 8002aec:	d8f2      	bhi.n	8002ad4 <LZ4_decompress_safe+0x220>
                    match += oCopyLimit - op;
 8002aee:	1b3c      	subs	r4, r7, r4
 8002af0:	4422      	add	r2, r4
                    op = oCopyLimit;
 8002af2:	463c      	mov	r4, r7
                while (op < cpy) { *op++ = *match++; }
 8002af4:	42a0      	cmp	r0, r4
 8002af6:	f67f af46 	bls.w	8002986 <LZ4_decompress_safe+0xd2>
 8002afa:	f812 5b01 	ldrb.w	r5, [r2], #1
 8002afe:	f804 5b01 	strb.w	r5, [r4], #1
 8002b02:	e7f7      	b.n	8002af4 <LZ4_decompress_safe+0x240>
                LZ4_memcpy(op, match, 8);
 8002b04:	6814      	ldr	r4, [r2, #0]
                match += 8;
 8002b06:	3208      	adds	r2, #8
                LZ4_memcpy(op, match, 8);
 8002b08:	602c      	str	r4, [r5, #0]
 8002b0a:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8002b0e:	606c      	str	r4, [r5, #4]
                match += 8;
 8002b10:	e7d2      	b.n	8002ab8 <LZ4_decompress_safe+0x204>
                LZ4_memcpy(op, match, 8);
 8002b12:	f8d2 e000 	ldr.w	lr, [r2]
                if (length > 16) { LZ4_wildCopy8(op+8, match+8, cpy); }
 8002b16:	2f10      	cmp	r7, #16
                LZ4_memcpy(op, match, 8);
 8002b18:	f8c5 e008 	str.w	lr, [r5, #8]
 8002b1c:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8002b20:	f8c4 e004 	str.w	lr, [r4, #4]
                if (length > 16) { LZ4_wildCopy8(op+8, match+8, cpy); }
 8002b24:	f67f af2f 	bls.w	8002986 <LZ4_decompress_safe+0xd2>
 8002b28:	3510      	adds	r5, #16
 8002b2a:	3208      	adds	r2, #8
    do { LZ4_memcpy(d,s,8); d+=8; s+=8; } while (d<e);
 8002b2c:	6814      	ldr	r4, [r2, #0]
 8002b2e:	3508      	adds	r5, #8
 8002b30:	3208      	adds	r2, #8
 8002b32:	f845 4c08 	str.w	r4, [r5, #-8]
 8002b36:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8002b3a:	f845 4c04 	str.w	r4, [r5, #-4]
 8002b3e:	42a8      	cmp	r0, r5
 8002b40:	d8f4      	bhi.n	8002b2c <LZ4_decompress_safe+0x278>
 8002b42:	e720      	b.n	8002986 <LZ4_decompress_safe+0xd2>
        return (int) (-(((const char*)ip)-src))-1;
 8002b44:	1a70      	subs	r0, r6, r1
 8002b46:	3801      	subs	r0, #1
 8002b48:	e6cf      	b.n	80028ea <LZ4_decompress_safe+0x36>
    if ((src == NULL) || (outputSize < 0)) { return -1; }
 8002b4a:	f04f 30ff 	mov.w	r0, #4294967295
    return LZ4_decompress_generic(source, dest, compressedSize, maxDecompressedSize,
 8002b4e:	e6cc      	b.n	80028ea <LZ4_decompress_safe+0x36>
 8002b50:	08005498 	.word	0x08005498
 8002b54:	0800552d 	.word	0x0800552d
 8002b58:	08005472 	.word	0x08005472
 8002b5c:	080054a2 	.word	0x080054a2
 8002b60:	080054ae 	.word	0x080054ae
 8002b64:	08005544 	.word	0x08005544
 8002b68:	08005564 	.word	0x08005564

08002b6c <add_round_key>:
	(void)_copy(s, sizeof(t), t, sizeof(t));
}

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 8002b6c:	78cb      	ldrb	r3, [r1, #3]
 8002b6e:	7802      	ldrb	r2, [r0, #0]
 8002b70:	4053      	eors	r3, r2
 8002b72:	7842      	ldrb	r2, [r0, #1]
 8002b74:	7003      	strb	r3, [r0, #0]
 8002b76:	884b      	ldrh	r3, [r1, #2]
 8002b78:	4053      	eors	r3, r2
 8002b7a:	7043      	strb	r3, [r0, #1]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 8002b7c:	7883      	ldrb	r3, [r0, #2]
 8002b7e:	680a      	ldr	r2, [r1, #0]
 8002b80:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8002b84:	7083      	strb	r3, [r0, #2]
 8002b86:	78c3      	ldrb	r3, [r0, #3]
 8002b88:	680a      	ldr	r2, [r1, #0]
 8002b8a:	4053      	eors	r3, r2
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8002b8c:	7902      	ldrb	r2, [r0, #4]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 8002b8e:	70c3      	strb	r3, [r0, #3]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8002b90:	79cb      	ldrb	r3, [r1, #7]
 8002b92:	4053      	eors	r3, r2
 8002b94:	7942      	ldrb	r2, [r0, #5]
 8002b96:	7103      	strb	r3, [r0, #4]
 8002b98:	88cb      	ldrh	r3, [r1, #6]
 8002b9a:	4053      	eors	r3, r2
 8002b9c:	7143      	strb	r3, [r0, #5]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 8002b9e:	7983      	ldrb	r3, [r0, #6]
 8002ba0:	684a      	ldr	r2, [r1, #4]
 8002ba2:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8002ba6:	7183      	strb	r3, [r0, #6]
 8002ba8:	79c3      	ldrb	r3, [r0, #7]
 8002baa:	684a      	ldr	r2, [r1, #4]
 8002bac:	4053      	eors	r3, r2
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 8002bae:	7a02      	ldrb	r2, [r0, #8]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 8002bb0:	71c3      	strb	r3, [r0, #7]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 8002bb2:	7acb      	ldrb	r3, [r1, #11]
 8002bb4:	4053      	eors	r3, r2
 8002bb6:	7a42      	ldrb	r2, [r0, #9]
 8002bb8:	7203      	strb	r3, [r0, #8]
 8002bba:	894b      	ldrh	r3, [r1, #10]
 8002bbc:	4053      	eors	r3, r2
 8002bbe:	7243      	strb	r3, [r0, #9]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 8002bc0:	7a83      	ldrb	r3, [r0, #10]
 8002bc2:	688a      	ldr	r2, [r1, #8]
 8002bc4:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8002bc8:	7283      	strb	r3, [r0, #10]
 8002bca:	688a      	ldr	r2, [r1, #8]
 8002bcc:	7ac3      	ldrb	r3, [r0, #11]
 8002bce:	4053      	eors	r3, r2
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 8002bd0:	7b02      	ldrb	r2, [r0, #12]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 8002bd2:	72c3      	strb	r3, [r0, #11]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 8002bd4:	7bcb      	ldrb	r3, [r1, #15]
 8002bd6:	4053      	eors	r3, r2
 8002bd8:	7b42      	ldrb	r2, [r0, #13]
 8002bda:	7303      	strb	r3, [r0, #12]
 8002bdc:	89cb      	ldrh	r3, [r1, #14]
 8002bde:	4053      	eors	r3, r2
 8002be0:	7343      	strb	r3, [r0, #13]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 8002be2:	7b83      	ldrb	r3, [r0, #14]
 8002be4:	68ca      	ldr	r2, [r1, #12]
 8002be6:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8002bea:	7383      	strb	r3, [r0, #14]
 8002bec:	7bc3      	ldrb	r3, [r0, #15]
 8002bee:	68ca      	ldr	r2, [r1, #12]
 8002bf0:	4053      	eors	r3, r2
 8002bf2:	73c3      	strb	r3, [r0, #15]
}
 8002bf4:	4770      	bx	lr
	...

08002bf8 <inv_sub_bytes>:

static inline void inv_sub_bytes(uint8_t *s)
{
	unsigned int i;

	for (i = 0; i < (Nb*Nk); ++i) {
 8002bf8:	1e43      	subs	r3, r0, #1
		s[i] = inv_sbox[s[i]];
 8002bfa:	4904      	ldr	r1, [pc, #16]	@ (8002c0c <inv_sub_bytes+0x14>)
 8002bfc:	300f      	adds	r0, #15
 8002bfe:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8002c02:	5c8a      	ldrb	r2, [r1, r2]
	for (i = 0; i < (Nb*Nk); ++i) {
 8002c04:	4283      	cmp	r3, r0
		s[i] = inv_sbox[s[i]];
 8002c06:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb*Nk); ++i) {
 8002c08:	d1f9      	bne.n	8002bfe <inv_sub_bytes+0x6>
	}
}
 8002c0a:	4770      	bx	lr
 8002c0c:	08005584 	.word	0x08005584

08002c10 <inv_shift_rows>:
 * This inv_shift_rows also implements the matrix flip required for
 * inv_mix_columns, but performs it here to reduce the number of memory
 * operations.
 */
static inline void inv_shift_rows(uint8_t *s)
{
 8002c10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t t[Nb*Nk];

	t[0]  = s[0]; t[1] = s[13]; t[2] = s[10]; t[3] = s[7];
 8002c12:	7802      	ldrb	r2, [r0, #0]
 8002c14:	f88d 2000 	strb.w	r2, [sp]
 8002c18:	7b42      	ldrb	r2, [r0, #13]
 8002c1a:	f88d 2001 	strb.w	r2, [sp, #1]
 8002c1e:	7a82      	ldrb	r2, [r0, #10]
 8002c20:	f88d 2002 	strb.w	r2, [sp, #2]
 8002c24:	79c2      	ldrb	r2, [r0, #7]
 8002c26:	f88d 2003 	strb.w	r2, [sp, #3]
	t[4]  = s[4]; t[5] = s[1]; t[6] = s[14]; t[7] = s[11];
 8002c2a:	7902      	ldrb	r2, [r0, #4]
 8002c2c:	f88d 2004 	strb.w	r2, [sp, #4]
 8002c30:	7842      	ldrb	r2, [r0, #1]
 8002c32:	f88d 2005 	strb.w	r2, [sp, #5]
 8002c36:	7b82      	ldrb	r2, [r0, #14]
 8002c38:	f88d 2006 	strb.w	r2, [sp, #6]
 8002c3c:	7ac2      	ldrb	r2, [r0, #11]
 8002c3e:	f88d 2007 	strb.w	r2, [sp, #7]
	t[8]  = s[8]; t[9] = s[5]; t[10] = s[2]; t[11] = s[15];
 8002c42:	7a02      	ldrb	r2, [r0, #8]
 8002c44:	f88d 2008 	strb.w	r2, [sp, #8]
 8002c48:	7942      	ldrb	r2, [r0, #5]
 8002c4a:	f88d 2009 	strb.w	r2, [sp, #9]
 8002c4e:	7882      	ldrb	r2, [r0, #2]
 8002c50:	f88d 200a 	strb.w	r2, [sp, #10]
 8002c54:	7bc2      	ldrb	r2, [r0, #15]
 8002c56:	f88d 200b 	strb.w	r2, [sp, #11]
	t[12] = s[12]; t[13] = s[9]; t[14] = s[6]; t[15] = s[3];
 8002c5a:	7b02      	ldrb	r2, [r0, #12]
 8002c5c:	f88d 200c 	strb.w	r2, [sp, #12]
 8002c60:	7a42      	ldrb	r2, [r0, #9]
 8002c62:	f88d 200d 	strb.w	r2, [sp, #13]
 8002c66:	7982      	ldrb	r2, [r0, #6]
 8002c68:	f88d 200e 	strb.w	r2, [sp, #14]
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8002c6c:	466a      	mov	r2, sp
	t[12] = s[12]; t[13] = s[9]; t[14] = s[6]; t[15] = s[3];
 8002c6e:	78c3      	ldrb	r3, [r0, #3]
 8002c70:	f88d 300f 	strb.w	r3, [sp, #15]
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8002c74:	2310      	movs	r3, #16
 8002c76:	4619      	mov	r1, r3
 8002c78:	f001 fa3a 	bl	80040f0 <_copy>
}
 8002c7c:	b005      	add	sp, #20
 8002c7e:	f85d fb04 	ldr.w	pc, [sp], #4

08002c82 <mult_row_column>:
{
 8002c82:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c86:	4605      	mov	r5, r0
	out[0] = multe(in[0]) ^ multb(in[1]) ^ multd(in[2]) ^ mult9(in[3]);
 8002c88:	7808      	ldrb	r0, [r1, #0]
{
 8002c8a:	460c      	mov	r4, r1
	out[0] = multe(in[0]) ^ multb(in[1]) ^ multd(in[2]) ^ mult9(in[3]);
 8002c8c:	f001 fa3f 	bl	800410e <_double_byte>
 8002c90:	f001 fa3d 	bl	800410e <_double_byte>
 8002c94:	f001 fa3b 	bl	800410e <_double_byte>
 8002c98:	9001      	str	r0, [sp, #4]
 8002c9a:	7820      	ldrb	r0, [r4, #0]
 8002c9c:	f001 fa37 	bl	800410e <_double_byte>
 8002ca0:	f001 fa35 	bl	800410e <_double_byte>
 8002ca4:	9000      	str	r0, [sp, #0]
 8002ca6:	7820      	ldrb	r0, [r4, #0]
 8002ca8:	f001 fa31 	bl	800410e <_double_byte>
 8002cac:	4683      	mov	fp, r0
 8002cae:	7860      	ldrb	r0, [r4, #1]
 8002cb0:	f001 fa2d 	bl	800410e <_double_byte>
 8002cb4:	f001 fa2b 	bl	800410e <_double_byte>
 8002cb8:	f001 fa29 	bl	800410e <_double_byte>
 8002cbc:	4682      	mov	sl, r0
 8002cbe:	7860      	ldrb	r0, [r4, #1]
 8002cc0:	f001 fa25 	bl	800410e <_double_byte>
 8002cc4:	4681      	mov	r9, r0
 8002cc6:	78a0      	ldrb	r0, [r4, #2]
 8002cc8:	7866      	ldrb	r6, [r4, #1]
 8002cca:	f001 fa20 	bl	800410e <_double_byte>
 8002cce:	f001 fa1e 	bl	800410e <_double_byte>
 8002cd2:	f001 fa1c 	bl	800410e <_double_byte>
 8002cd6:	4680      	mov	r8, r0
 8002cd8:	78a0      	ldrb	r0, [r4, #2]
 8002cda:	f001 fa18 	bl	800410e <_double_byte>
 8002cde:	f001 fa16 	bl	800410e <_double_byte>
 8002ce2:	78a1      	ldrb	r1, [r4, #2]
 8002ce4:	4607      	mov	r7, r0
 8002ce6:	78e0      	ldrb	r0, [r4, #3]
 8002ce8:	404e      	eors	r6, r1
 8002cea:	f001 fa10 	bl	800410e <_double_byte>
 8002cee:	f001 fa0e 	bl	800410e <_double_byte>
 8002cf2:	f001 fa0c 	bl	800410e <_double_byte>
 8002cf6:	78e1      	ldrb	r1, [r4, #3]
 8002cf8:	9a01      	ldr	r2, [sp, #4]
 8002cfa:	404e      	eors	r6, r1
 8002cfc:	9b00      	ldr	r3, [sp, #0]
 8002cfe:	4072      	eors	r2, r6
 8002d00:	4053      	eors	r3, r2
 8002d02:	ea8b 0b03 	eor.w	fp, fp, r3
 8002d06:	ea8a 0a0b 	eor.w	sl, sl, fp
 8002d0a:	ea89 090a 	eor.w	r9, r9, sl
 8002d0e:	ea88 0809 	eor.w	r8, r8, r9
 8002d12:	ea87 0708 	eor.w	r7, r7, r8
 8002d16:	4078      	eors	r0, r7
 8002d18:	7028      	strb	r0, [r5, #0]
	out[1] = mult9(in[0]) ^ multe(in[1]) ^ multb(in[2]) ^ multd(in[3]);
 8002d1a:	7820      	ldrb	r0, [r4, #0]
 8002d1c:	f001 f9f7 	bl	800410e <_double_byte>
 8002d20:	f001 f9f5 	bl	800410e <_double_byte>
 8002d24:	f001 f9f3 	bl	800410e <_double_byte>
 8002d28:	9001      	str	r0, [sp, #4]
 8002d2a:	7860      	ldrb	r0, [r4, #1]
 8002d2c:	7826      	ldrb	r6, [r4, #0]
 8002d2e:	f001 f9ee 	bl	800410e <_double_byte>
 8002d32:	f001 f9ec 	bl	800410e <_double_byte>
 8002d36:	f001 f9ea 	bl	800410e <_double_byte>
 8002d3a:	9000      	str	r0, [sp, #0]
 8002d3c:	7860      	ldrb	r0, [r4, #1]
 8002d3e:	f001 f9e6 	bl	800410e <_double_byte>
 8002d42:	f001 f9e4 	bl	800410e <_double_byte>
 8002d46:	4683      	mov	fp, r0
 8002d48:	7860      	ldrb	r0, [r4, #1]
 8002d4a:	f001 f9e0 	bl	800410e <_double_byte>
 8002d4e:	4682      	mov	sl, r0
 8002d50:	78a0      	ldrb	r0, [r4, #2]
 8002d52:	f001 f9dc 	bl	800410e <_double_byte>
 8002d56:	f001 f9da 	bl	800410e <_double_byte>
 8002d5a:	f001 f9d8 	bl	800410e <_double_byte>
 8002d5e:	4681      	mov	r9, r0
 8002d60:	78a0      	ldrb	r0, [r4, #2]
 8002d62:	f001 f9d4 	bl	800410e <_double_byte>
 8002d66:	78a1      	ldrb	r1, [r4, #2]
 8002d68:	4680      	mov	r8, r0
 8002d6a:	78e0      	ldrb	r0, [r4, #3]
 8002d6c:	404e      	eors	r6, r1
 8002d6e:	f001 f9ce 	bl	800410e <_double_byte>
 8002d72:	f001 f9cc 	bl	800410e <_double_byte>
 8002d76:	f001 f9ca 	bl	800410e <_double_byte>
 8002d7a:	4607      	mov	r7, r0
 8002d7c:	78e0      	ldrb	r0, [r4, #3]
 8002d7e:	f001 f9c6 	bl	800410e <_double_byte>
 8002d82:	f001 f9c4 	bl	800410e <_double_byte>
 8002d86:	78e1      	ldrb	r1, [r4, #3]
 8002d88:	9a01      	ldr	r2, [sp, #4]
 8002d8a:	404e      	eors	r6, r1
 8002d8c:	9b00      	ldr	r3, [sp, #0]
 8002d8e:	4072      	eors	r2, r6
 8002d90:	4053      	eors	r3, r2
 8002d92:	ea8b 0b03 	eor.w	fp, fp, r3
 8002d96:	ea8a 0a0b 	eor.w	sl, sl, fp
 8002d9a:	ea89 090a 	eor.w	r9, r9, sl
 8002d9e:	ea88 0809 	eor.w	r8, r8, r9
 8002da2:	ea87 0708 	eor.w	r7, r7, r8
 8002da6:	4078      	eors	r0, r7
 8002da8:	7068      	strb	r0, [r5, #1]
	out[2] = multd(in[0]) ^ mult9(in[1]) ^ multe(in[2]) ^ multb(in[3]);
 8002daa:	7820      	ldrb	r0, [r4, #0]
 8002dac:	f001 f9af 	bl	800410e <_double_byte>
 8002db0:	f001 f9ad 	bl	800410e <_double_byte>
 8002db4:	f001 f9ab 	bl	800410e <_double_byte>
 8002db8:	9001      	str	r0, [sp, #4]
 8002dba:	7820      	ldrb	r0, [r4, #0]
 8002dbc:	f001 f9a7 	bl	800410e <_double_byte>
 8002dc0:	f001 f9a5 	bl	800410e <_double_byte>
 8002dc4:	9000      	str	r0, [sp, #0]
 8002dc6:	7860      	ldrb	r0, [r4, #1]
 8002dc8:	7826      	ldrb	r6, [r4, #0]
 8002dca:	f001 f9a0 	bl	800410e <_double_byte>
 8002dce:	f001 f99e 	bl	800410e <_double_byte>
 8002dd2:	f001 f99c 	bl	800410e <_double_byte>
 8002dd6:	7861      	ldrb	r1, [r4, #1]
 8002dd8:	4683      	mov	fp, r0
 8002dda:	78a0      	ldrb	r0, [r4, #2]
 8002ddc:	404e      	eors	r6, r1
 8002dde:	f001 f996 	bl	800410e <_double_byte>
 8002de2:	f001 f994 	bl	800410e <_double_byte>
 8002de6:	f001 f992 	bl	800410e <_double_byte>
 8002dea:	4682      	mov	sl, r0
 8002dec:	78a0      	ldrb	r0, [r4, #2]
 8002dee:	f001 f98e 	bl	800410e <_double_byte>
 8002df2:	f001 f98c 	bl	800410e <_double_byte>
 8002df6:	4681      	mov	r9, r0
 8002df8:	78a0      	ldrb	r0, [r4, #2]
 8002dfa:	f001 f988 	bl	800410e <_double_byte>
 8002dfe:	4680      	mov	r8, r0
 8002e00:	78e0      	ldrb	r0, [r4, #3]
 8002e02:	f001 f984 	bl	800410e <_double_byte>
 8002e06:	f001 f982 	bl	800410e <_double_byte>
 8002e0a:	f001 f980 	bl	800410e <_double_byte>
 8002e0e:	4607      	mov	r7, r0
 8002e10:	78e0      	ldrb	r0, [r4, #3]
 8002e12:	f001 f97c 	bl	800410e <_double_byte>
 8002e16:	78e1      	ldrb	r1, [r4, #3]
 8002e18:	9a01      	ldr	r2, [sp, #4]
 8002e1a:	404e      	eors	r6, r1
 8002e1c:	9b00      	ldr	r3, [sp, #0]
 8002e1e:	4072      	eors	r2, r6
 8002e20:	4053      	eors	r3, r2
 8002e22:	ea8b 0b03 	eor.w	fp, fp, r3
 8002e26:	ea8a 0a0b 	eor.w	sl, sl, fp
 8002e2a:	ea89 090a 	eor.w	r9, r9, sl
 8002e2e:	ea88 0809 	eor.w	r8, r8, r9
 8002e32:	ea87 0708 	eor.w	r7, r7, r8
 8002e36:	4078      	eors	r0, r7
 8002e38:	70a8      	strb	r0, [r5, #2]
	out[3] = multb(in[0]) ^ multd(in[1]) ^ mult9(in[2]) ^ multe(in[3]);
 8002e3a:	7820      	ldrb	r0, [r4, #0]
 8002e3c:	f001 f967 	bl	800410e <_double_byte>
 8002e40:	f001 f965 	bl	800410e <_double_byte>
 8002e44:	f001 f963 	bl	800410e <_double_byte>
 8002e48:	4681      	mov	r9, r0
 8002e4a:	7820      	ldrb	r0, [r4, #0]
 8002e4c:	f001 f95f 	bl	800410e <_double_byte>
 8002e50:	4680      	mov	r8, r0
 8002e52:	7860      	ldrb	r0, [r4, #1]
 8002e54:	f894 a000 	ldrb.w	sl, [r4]
 8002e58:	f001 f959 	bl	800410e <_double_byte>
 8002e5c:	f001 f957 	bl	800410e <_double_byte>
 8002e60:	f001 f955 	bl	800410e <_double_byte>
 8002e64:	4607      	mov	r7, r0
 8002e66:	7860      	ldrb	r0, [r4, #1]
 8002e68:	f001 f951 	bl	800410e <_double_byte>
 8002e6c:	f001 f94f 	bl	800410e <_double_byte>
 8002e70:	7863      	ldrb	r3, [r4, #1]
 8002e72:	4606      	mov	r6, r0
 8002e74:	78a0      	ldrb	r0, [r4, #2]
 8002e76:	ea8a 0a03 	eor.w	sl, sl, r3
 8002e7a:	f001 f948 	bl	800410e <_double_byte>
 8002e7e:	f001 f946 	bl	800410e <_double_byte>
 8002e82:	f001 f944 	bl	800410e <_double_byte>
 8002e86:	78a3      	ldrb	r3, [r4, #2]
 8002e88:	ea8a 0a03 	eor.w	sl, sl, r3
 8002e8c:	ea89 090a 	eor.w	r9, r9, sl
 8002e90:	ea88 0809 	eor.w	r8, r8, r9
 8002e94:	ea87 0708 	eor.w	r7, r7, r8
 8002e98:	407e      	eors	r6, r7
 8002e9a:	ea80 0806 	eor.w	r8, r0, r6
 8002e9e:	78e0      	ldrb	r0, [r4, #3]
 8002ea0:	f001 f935 	bl	800410e <_double_byte>
 8002ea4:	f001 f933 	bl	800410e <_double_byte>
 8002ea8:	f001 f931 	bl	800410e <_double_byte>
 8002eac:	4607      	mov	r7, r0
 8002eae:	fa5f f888 	uxtb.w	r8, r8
 8002eb2:	78e0      	ldrb	r0, [r4, #3]
 8002eb4:	f001 f92b 	bl	800410e <_double_byte>
 8002eb8:	f001 f929 	bl	800410e <_double_byte>
 8002ebc:	ea87 0708 	eor.w	r7, r7, r8
 8002ec0:	4606      	mov	r6, r0
 8002ec2:	78e0      	ldrb	r0, [r4, #3]
 8002ec4:	f001 f923 	bl	800410e <_double_byte>
 8002ec8:	407e      	eors	r6, r7
 8002eca:	4070      	eors	r0, r6
 8002ecc:	70e8      	strb	r0, [r5, #3]
}
 8002ece:	b003      	add	sp, #12
 8002ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002ed4 <tc_aes128_set_decrypt_key>:
	return tc_aes128_set_encrypt_key(s, k);
 8002ed4:	f000 b858 	b.w	8002f88 <tc_aes128_set_encrypt_key>

08002ed8 <tc_aes_decrypt>:

int tc_aes_decrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 8002ed8:	b570      	push	{r4, r5, r6, lr}
 8002eda:	4614      	mov	r4, r2
 8002edc:	b088      	sub	sp, #32
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 8002ede:	4605      	mov	r5, r0
 8002ee0:	2800      	cmp	r0, #0
 8002ee2:	d04a      	beq.n	8002f7a <tc_aes_decrypt+0xa2>
		return TC_CRYPTO_FAIL;
	} else if (in == (const uint8_t *) 0) {
 8002ee4:	2900      	cmp	r1, #0
 8002ee6:	d04a      	beq.n	8002f7e <tc_aes_decrypt+0xa6>
		return TC_CRYPTO_FAIL;
	} else if (s == (TCAesKeySched_t) 0) {
 8002ee8:	2a00      	cmp	r2, #0
 8002eea:	d04a      	beq.n	8002f82 <tc_aes_decrypt+0xaa>
		return TC_CRYPTO_FAIL;
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 8002eec:	2310      	movs	r3, #16
 8002eee:	460a      	mov	r2, r1
 8002ef0:	4668      	mov	r0, sp
 8002ef2:	f104 0690 	add.w	r6, r4, #144	@ 0x90
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	f001 f8fa 	bl	80040f0 <_copy>

	add_round_key(state, s->words + Nb*Nr);
 8002efc:	f104 01a0 	add.w	r1, r4, #160	@ 0xa0
 8002f00:	4668      	mov	r0, sp
 8002f02:	f7ff fe33 	bl	8002b6c <add_round_key>

	for (i = Nr - 1; i > 0; --i) {
		inv_shift_rows(state);
 8002f06:	4668      	mov	r0, sp
 8002f08:	f7ff fe82 	bl	8002c10 <inv_shift_rows>
		inv_sub_bytes(state);
 8002f0c:	4668      	mov	r0, sp
 8002f0e:	f7ff fe73 	bl	8002bf8 <inv_sub_bytes>
		add_round_key(state, s->words + Nb*i);
 8002f12:	4631      	mov	r1, r6
 8002f14:	4668      	mov	r0, sp
	for (i = Nr - 1; i > 0; --i) {
 8002f16:	3e10      	subs	r6, #16
		add_round_key(state, s->words + Nb*i);
 8002f18:	f7ff fe28 	bl	8002b6c <add_round_key>
	mult_row_column(t, s);
 8002f1c:	4669      	mov	r1, sp
 8002f1e:	a804      	add	r0, sp, #16
 8002f20:	f7ff feaf 	bl	8002c82 <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 8002f24:	a901      	add	r1, sp, #4
 8002f26:	a805      	add	r0, sp, #20
 8002f28:	f7ff feab 	bl	8002c82 <mult_row_column>
	mult_row_column(&t[2*Nb], s+(2*Nb));
 8002f2c:	a902      	add	r1, sp, #8
 8002f2e:	a806      	add	r0, sp, #24
 8002f30:	f7ff fea7 	bl	8002c82 <mult_row_column>
	mult_row_column(&t[3*Nb], s+(3*Nb));
 8002f34:	a903      	add	r1, sp, #12
 8002f36:	a807      	add	r0, sp, #28
 8002f38:	f7ff fea3 	bl	8002c82 <mult_row_column>
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8002f3c:	2310      	movs	r3, #16
 8002f3e:	4668      	mov	r0, sp
 8002f40:	eb0d 0203 	add.w	r2, sp, r3
 8002f44:	4619      	mov	r1, r3
 8002f46:	f001 f8d3 	bl	80040f0 <_copy>
	for (i = Nr - 1; i > 0; --i) {
 8002f4a:	42a6      	cmp	r6, r4
 8002f4c:	d1db      	bne.n	8002f06 <tc_aes_decrypt+0x2e>
		inv_mix_columns(state);
	}

	inv_shift_rows(state);
 8002f4e:	4668      	mov	r0, sp
 8002f50:	f7ff fe5e 	bl	8002c10 <inv_shift_rows>
	inv_sub_bytes(state);
 8002f54:	4668      	mov	r0, sp
 8002f56:	f7ff fe4f 	bl	8002bf8 <inv_sub_bytes>
	add_round_key(state, s->words);
 8002f5a:	4631      	mov	r1, r6
 8002f5c:	4668      	mov	r0, sp
 8002f5e:	f7ff fe05 	bl	8002b6c <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 8002f62:	2310      	movs	r3, #16
 8002f64:	466a      	mov	r2, sp
 8002f66:	4628      	mov	r0, r5
 8002f68:	4619      	mov	r1, r3
 8002f6a:	f001 f8c1 	bl	80040f0 <_copy>

	/*zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 8002f6e:	4668      	mov	r0, sp
 8002f70:	2210      	movs	r2, #16
 8002f72:	2100      	movs	r1, #0
 8002f74:	f001 f8c9 	bl	800410a <_set>


	return TC_CRYPTO_SUCCESS;
 8002f78:	2001      	movs	r0, #1
}
 8002f7a:	b008      	add	sp, #32
 8002f7c:	bd70      	pop	{r4, r5, r6, pc}
		return TC_CRYPTO_FAIL;
 8002f7e:	4608      	mov	r0, r1
 8002f80:	e7fb      	b.n	8002f7a <tc_aes_decrypt+0xa2>
 8002f82:	4610      	mov	r0, r2
 8002f84:	e7f9      	b.n	8002f7a <tc_aes_decrypt+0xa2>
	...

08002f88 <tc_aes128_set_encrypt_key>:

#define subbyte(a, o)(sbox[((a) >> (o))&0xff] << (o))
#define subword(a)(subbyte(a, 24)|subbyte(a, 16)|subbyte(a, 8)|subbyte(a, 0))

int tc_aes128_set_encrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 8002f88:	b5f0      	push	{r4, r5, r6, r7, lr}
	const unsigned int rconst[11] = {
 8002f8a:	4e28      	ldr	r6, [pc, #160]	@ (800302c <tc_aes128_set_encrypt_key+0xa4>)
{
 8002f8c:	b08d      	sub	sp, #52	@ 0x34
 8002f8e:	4607      	mov	r7, r0
 8002f90:	460c      	mov	r4, r1
	const unsigned int rconst[11] = {
 8002f92:	ad01      	add	r5, sp, #4
 8002f94:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002f96:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f98:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002f9a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f9c:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8002fa0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
		0x20000000, 0x40000000, 0x80000000, 0x1b000000, 0x36000000
	};
	unsigned int i;
	unsigned int t;

	if (s == (TCAesKeySched_t) 0) {
 8002fa4:	4638      	mov	r0, r7
 8002fa6:	2f00      	cmp	r7, #0
 8002fa8:	d03b      	beq.n	8003022 <tc_aes128_set_encrypt_key+0x9a>
		return TC_CRYPTO_FAIL;
	} else if (k == (const uint8_t *) 0) {
 8002faa:	2c00      	cmp	r4, #0
 8002fac:	d03b      	beq.n	8003026 <tc_aes128_set_encrypt_key+0x9e>
 8002fae:	1f38      	subs	r0, r7, #4
 8002fb0:	4621      	mov	r1, r4
 8002fb2:	3410      	adds	r4, #16
 8002fb4:	4602      	mov	r2, r0
		return TC_CRYPTO_FAIL;
	}

	for (i = 0; i < Nk; ++i) {
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8002fb6:	784b      	ldrb	r3, [r1, #1]
	for (i = 0; i < Nk; ++i) {
 8002fb8:	3104      	adds	r1, #4
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8002fba:	f811 5c04 	ldrb.w	r5, [r1, #-4]
 8002fbe:	041b      	lsls	r3, r3, #16
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8002fc0:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8002fc4:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8002fc8:	432b      	orrs	r3, r5
 8002fca:	f811 5c02 	ldrb.w	r5, [r1, #-2]
	for (i = 0; i < Nk; ++i) {
 8002fce:	428c      	cmp	r4, r1
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8002fd0:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8002fd4:	f842 3f04 	str.w	r3, [r2, #4]!
	for (i = 0; i < Nk; ++i) {
 8002fd8:	d1ed      	bne.n	8002fb6 <tc_aes128_set_encrypt_key+0x2e>
 8002fda:	2104      	movs	r1, #4
	}

	for (; i < (Nb * (Nr + 1)); ++i) {
		t = s->words[i-1];
		if ((i % Nk) == 0) {
			t = subword(rotword(t)) ^ rconst[i/Nk];
 8002fdc:	4c14      	ldr	r4, [pc, #80]	@ (8003030 <tc_aes128_set_encrypt_key+0xa8>)
		if ((i % Nk) == 0) {
 8002fde:	078a      	lsls	r2, r1, #30
		t = s->words[i-1];
 8002fe0:	6903      	ldr	r3, [r0, #16]
		if ((i % Nk) == 0) {
 8002fe2:	d116      	bne.n	8003012 <tc_aes128_set_encrypt_key+0x8a>
			t = subword(rotword(t)) ^ rconst[i/Nk];
 8002fe4:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8002fe8:	5ca5      	ldrb	r5, [r4, r2]
 8002fea:	0e1a      	lsrs	r2, r3, #24
 8002fec:	5ca2      	ldrb	r2, [r4, r2]
 8002fee:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
 8002ff2:	f3c3 2507 	ubfx	r5, r3, #8, #8
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	5d65      	ldrb	r5, [r4, r5]
 8002ffa:	5ce3      	ldrb	r3, [r4, r3]
 8002ffc:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 8003000:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003004:	f021 0303 	bic.w	r3, r1, #3
 8003008:	3330      	adds	r3, #48	@ 0x30
 800300a:	446b      	add	r3, sp
 800300c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003010:	4053      	eors	r3, r2
		}
		s->words[i] = s->words[i-Nk] ^ t;
 8003012:	f850 2f04 	ldr.w	r2, [r0, #4]!
	for (; i < (Nb * (Nr + 1)); ++i) {
 8003016:	3101      	adds	r1, #1
		s->words[i] = s->words[i-Nk] ^ t;
 8003018:	4053      	eors	r3, r2
	for (; i < (Nb * (Nr + 1)); ++i) {
 800301a:	292c      	cmp	r1, #44	@ 0x2c
		s->words[i] = s->words[i-Nk] ^ t;
 800301c:	6103      	str	r3, [r0, #16]
	for (; i < (Nb * (Nr + 1)); ++i) {
 800301e:	d1de      	bne.n	8002fde <tc_aes128_set_encrypt_key+0x56>
	}

	return TC_CRYPTO_SUCCESS;
 8003020:	2001      	movs	r0, #1
}
 8003022:	b00d      	add	sp, #52	@ 0x34
 8003024:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
 8003026:	4620      	mov	r0, r4
 8003028:	e7fb      	b.n	8003022 <tc_aes128_set_encrypt_key+0x9a>
 800302a:	bf00      	nop
 800302c:	080050b4 	.word	0x080050b4
 8003030:	08005684 	.word	0x08005684

08003034 <tc_cbc_mode_decrypt>:
}

int tc_cbc_mode_decrypt(uint8_t *out, unsigned int outlen, const uint8_t *in,
			    unsigned int inlen, const uint8_t *iv,
			    const TCAesKeySched_t sched)
{
 8003034:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
 8003038:	b085      	sub	sp, #20
 800303a:	460d      	mov	r5, r1
 800303c:	4616      	mov	r6, r2
	uint8_t buffer[TC_AES_BLOCK_SIZE];
	const uint8_t *p;
	unsigned int n, m;

	/* sanity check the inputs */
	if (out == (uint8_t *) 0 ||
 800303e:	4680      	mov	r8, r0
{
 8003040:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
	if (out == (uint8_t *) 0 ||
 8003042:	b350      	cbz	r0, 800309a <tc_cbc_mode_decrypt+0x66>
 8003044:	b34a      	cbz	r2, 800309a <tc_cbc_mode_decrypt+0x66>
	    in == (const uint8_t *) 0 ||
 8003046:	b344      	cbz	r4, 800309a <tc_cbc_mode_decrypt+0x66>
	    sched == (TCAesKeySched_t) 0 ||
 8003048:	b33b      	cbz	r3, 800309a <tc_cbc_mode_decrypt+0x66>
	    inlen == 0 ||
 800304a:	b331      	cbz	r1, 800309a <tc_cbc_mode_decrypt+0x66>
 800304c:	ea43 0001 	orr.w	r0, r3, r1
	    outlen == 0 ||
	    (inlen % TC_AES_BLOCK_SIZE) != 0 ||
 8003050:	f010 000f 	ands.w	r0, r0, #15
 8003054:	d121      	bne.n	800309a <tc_cbc_mode_decrypt+0x66>
	    (outlen % TC_AES_BLOCK_SIZE) != 0 ||
 8003056:	428b      	cmp	r3, r1
 8003058:	d11a      	bne.n	8003090 <tc_cbc_mode_decrypt+0x5c>
	 * Note that in == iv + ciphertext, i.e. the iv and the ciphertext are
	 * contiguous. This allows for a very efficient decryption algorithm
	 * that would not otherwise be possible.
	 */
	p = iv;
	for (n = m = 0; n < outlen; ++n) {
 800305a:	4607      	mov	r7, r0
		if ((n % TC_AES_BLOCK_SIZE) == 0) {
 800305c:	f017 0a0f 	ands.w	sl, r7, #15
 8003060:	d106      	bne.n	8003070 <tc_cbc_mode_decrypt+0x3c>
			(void)tc_aes_decrypt(buffer, in, sched);
 8003062:	4631      	mov	r1, r6
 8003064:	4622      	mov	r2, r4
 8003066:	4668      	mov	r0, sp
			in += TC_AES_BLOCK_SIZE;
 8003068:	3610      	adds	r6, #16
			(void)tc_aes_decrypt(buffer, in, sched);
 800306a:	f7ff ff35 	bl	8002ed8 <tc_aes_decrypt>
			m = 0;
 800306e:	4650      	mov	r0, sl
		}
		*out++ = buffer[m++] ^ *p++;
 8003070:	f100 0310 	add.w	r3, r0, #16
 8003074:	1c41      	adds	r1, r0, #1
 8003076:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8003078:	eb0d 0003 	add.w	r0, sp, r3
 800307c:	5dd2      	ldrb	r2, [r2, r7]
 800307e:	f810 3c10 	ldrb.w	r3, [r0, #-16]
 8003082:	4053      	eors	r3, r2
 8003084:	f808 3007 	strb.w	r3, [r8, r7]
	for (n = m = 0; n < outlen; ++n) {
 8003088:	3701      	adds	r7, #1
 800308a:	42bd      	cmp	r5, r7
 800308c:	d103      	bne.n	8003096 <tc_cbc_mode_decrypt+0x62>
	}

	return TC_CRYPTO_SUCCESS;
 800308e:	2001      	movs	r0, #1
}
 8003090:	b005      	add	sp, #20
 8003092:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
 8003096:	4608      	mov	r0, r1
 8003098:	e7e0      	b.n	800305c <tc_cbc_mode_decrypt+0x28>
		return TC_CRYPTO_FAIL;
 800309a:	2000      	movs	r0, #0
 800309c:	e7f8      	b.n	8003090 <tc_cbc_mode_decrypt+0x5c>

0800309e <uECC_vli_add>:

/* Computes result = left + right, returning carry, in constant time.
 * Can modify in place. */
static uECC_word_t uECC_vli_add(uECC_word_t *result, const uECC_word_t *left,
				const uECC_word_t *right, wordcount_t num_words)
{
 800309e:	b5f0      	push	{r4, r5, r6, r7, lr}
	uECC_word_t carry = 0;
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 80030a0:	2400      	movs	r4, #0
{
 80030a2:	4606      	mov	r6, r0
	uECC_word_t carry = 0;
 80030a4:	4620      	mov	r0, r4
	for (i = 0; i < num_words; ++i) {
 80030a6:	b265      	sxtb	r5, r4
 80030a8:	42ab      	cmp	r3, r5
 80030aa:	dc00      	bgt.n	80030ae <uECC_vli_add+0x10>
		uECC_word_t val = (sum < left[i]);
		carry = cond_set(val, carry, (sum != left[i]));
		result[i] = sum;
	}
	return carry;
}
 80030ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
		uECC_word_t sum = left[i] + right[i] + carry;
 80030ae:	f851 7024 	ldr.w	r7, [r1, r4, lsl #2]
 80030b2:	f852 5024 	ldr.w	r5, [r2, r4, lsl #2]
 80030b6:	443d      	add	r5, r7
 80030b8:	4405      	add	r5, r0
	return (p_true*(cond)) | (p_false*(!cond));
 80030ba:	42af      	cmp	r7, r5
		result[i] = sum;
 80030bc:	f846 5024 	str.w	r5, [r6, r4, lsl #2]
 80030c0:	f104 0401 	add.w	r4, r4, #1
	return (p_true*(cond)) | (p_false*(!cond));
 80030c4:	bf18      	it	ne
 80030c6:	2000      	movne	r0, #0
 80030c8:	bf88      	it	hi
 80030ca:	f040 0001 	orrhi.w	r0, r0, #1
	for (i = 0; i < num_words; ++i) {
 80030ce:	e7ea      	b.n	80030a6 <uECC_vli_add+0x8>

080030d0 <uECC_vli_rshift1>:
static void uECC_vli_rshift1(uECC_word_t *vli, wordcount_t num_words)
{
	uECC_word_t *end = vli;
	uECC_word_t carry = 0;

	vli += num_words;
 80030d0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	uECC_word_t carry = 0;
 80030d4:	2300      	movs	r3, #0
	while (vli-- > end) {
 80030d6:	4288      	cmp	r0, r1
 80030d8:	d300      	bcc.n	80030dc <uECC_vli_rshift1+0xc>
		uECC_word_t temp = *vli;
		*vli = (temp >> 1) | carry;
		carry = temp << (uECC_WORD_BITS - 1);
	}
}
 80030da:	4770      	bx	lr
		uECC_word_t temp = *vli;
 80030dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
		*vli = (temp >> 1) | carry;
 80030e0:	ea43 0352 	orr.w	r3, r3, r2, lsr #1
 80030e4:	600b      	str	r3, [r1, #0]
		carry = temp << (uECC_WORD_BITS - 1);
 80030e6:	07d3      	lsls	r3, r2, #31
 80030e8:	e7f5      	b.n	80030d6 <uECC_vli_rshift1+0x6>

080030ea <vli_modInv_update>:
			      wordcount_t num_words)
{

	uECC_word_t carry = 0;

	if (!EVEN(uv)) {
 80030ea:	6803      	ldr	r3, [r0, #0]
{
 80030ec:	b570      	push	{r4, r5, r6, lr}
	if (!EVEN(uv)) {
 80030ee:	f013 0601 	ands.w	r6, r3, #1
{
 80030f2:	4605      	mov	r5, r0
 80030f4:	4614      	mov	r4, r2
	if (!EVEN(uv)) {
 80030f6:	d005      	beq.n	8003104 <vli_modInv_update+0x1a>
		carry = uECC_vli_add(uv, uv, mod, num_words);
 80030f8:	4613      	mov	r3, r2
 80030fa:	460a      	mov	r2, r1
 80030fc:	4601      	mov	r1, r0
 80030fe:	f7ff ffce 	bl	800309e <uECC_vli_add>
 8003102:	4606      	mov	r6, r0
	}
	uECC_vli_rshift1(uv, num_words);
 8003104:	4621      	mov	r1, r4
 8003106:	4628      	mov	r0, r5
 8003108:	f7ff ffe2 	bl	80030d0 <uECC_vli_rshift1>
	if (carry) {
 800310c:	b146      	cbz	r6, 8003120 <vli_modInv_update+0x36>
		uv[num_words - 1] |= HIGH_BIT_SET;
 800310e:	f104 4280 	add.w	r2, r4, #1073741824	@ 0x40000000
 8003112:	3a01      	subs	r2, #1
 8003114:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
 8003118:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800311c:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
	}
}
 8003120:	bd70      	pop	{r4, r5, r6, pc}

08003122 <uECC_vli_mult>:
	for (k = 0; k < num_words; ++k) {
 8003122:	f04f 0c00 	mov.w	ip, #0
{
 8003126:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uECC_word_t r1 = 0;
 800312a:	4665      	mov	r5, ip
	uECC_word_t r0 = 0;
 800312c:	4664      	mov	r4, ip
{
 800312e:	9200      	str	r2, [sp, #0]
	for (k = 0; k < num_words; ++k) {
 8003130:	fa4f f98c 	sxtb.w	r9, ip
 8003134:	454b      	cmp	r3, r9
 8003136:	dc16      	bgt.n	8003166 <uECC_vli_mult+0x44>
	for (k = num_words; k < num_words * 2 - 1; ++k) {
 8003138:	f04f 36ff 	mov.w	r6, #4294967295
 800313c:	f04f 0800 	mov.w	r8, #0
 8003140:	eb06 0643 	add.w	r6, r6, r3, lsl #1
 8003144:	9601      	str	r6, [sp, #4]
 8003146:	fa53 fe88 	uxtab	lr, r3, r8
 800314a:	9a01      	ldr	r2, [sp, #4]
 800314c:	fa5f f688 	uxtb.w	r6, r8
 8003150:	fa4f fe8e 	sxtb.w	lr, lr
 8003154:	4596      	cmp	lr, r2
 8003156:	db29      	blt.n	80031ac <uECC_vli_mult+0x8a>
	result[num_words * 2 - 1] = r0;
 8003158:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 800315c:	f840 4c04 	str.w	r4, [r0, #-4]
}
 8003160:	b003      	add	sp, #12
 8003162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003166:	9a00      	ldr	r2, [sp, #0]
	for (k = 0; k < num_words; ++k) {
 8003168:	f04f 0e00 	mov.w	lr, #0
 800316c:	eb02 0a8c 	add.w	sl, r2, ip, lsl #2
 8003170:	46f0      	mov	r8, lr
	uECC_dword_t p = (uECC_dword_t)a * b;
 8003172:	f851 702e 	ldr.w	r7, [r1, lr, lsl #2]
		for (i = 0; i <= k; ++i) {
 8003176:	f10e 0e01 	add.w	lr, lr, #1
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 800317a:	f85a 6904 	ldr.w	r6, [sl], #-4
	r01 += p;
 800317e:	f04f 0b00 	mov.w	fp, #0
	uECC_dword_t p = (uECC_dword_t)a * b;
 8003182:	fba6 6707 	umull	r6, r7, r6, r7
 8003186:	1936      	adds	r6, r6, r4
 8003188:	416f      	adcs	r7, r5
	*r0 = (uECC_word_t)r01;
 800318a:	4634      	mov	r4, r6
		for (i = 0; i <= k; ++i) {
 800318c:	fa4f f68e 	sxtb.w	r6, lr
 8003190:	bf28      	it	cs
 8003192:	f04f 0b01 	movcs.w	fp, #1
	*r1 = r01 >> uECC_WORD_BITS;
 8003196:	463d      	mov	r5, r7
		for (i = 0; i <= k; ++i) {
 8003198:	454e      	cmp	r6, r9
	*r2 += (r01 < p);
 800319a:	44d8      	add	r8, fp
		for (i = 0; i <= k; ++i) {
 800319c:	dde9      	ble.n	8003172 <uECC_vli_mult+0x50>
		result[k] = r0;
 800319e:	f840 402c 	str.w	r4, [r0, ip, lsl #2]
		r1 = r2;
 80031a2:	4645      	mov	r5, r8
 80031a4:	f10c 0c01 	add.w	ip, ip, #1
		r0 = r1;
 80031a8:	463c      	mov	r4, r7
 80031aa:	e7c1      	b.n	8003130 <uECC_vli_mult+0xe>
		for (i = (k + 1) - num_words; i < num_words; ++i) {
 80031ac:	3601      	adds	r6, #1
 80031ae:	9a00      	ldr	r2, [sp, #0]
 80031b0:	46a9      	mov	r9, r5
 80031b2:	2500      	movs	r5, #0
 80031b4:	b276      	sxtb	r6, r6
 80031b6:	eb02 0a8e 	add.w	sl, r2, lr, lsl #2
 80031ba:	b277      	sxtb	r7, r6
 80031bc:	42bb      	cmp	r3, r7
 80031be:	dc05      	bgt.n	80031cc <uECC_vli_mult+0xaa>
		result[k] = r0;
 80031c0:	f840 402e 	str.w	r4, [r0, lr, lsl #2]
	for (k = num_words; k < num_words * 2 - 1; ++k) {
 80031c4:	f108 0801 	add.w	r8, r8, #1
		r0 = r1;
 80031c8:	464c      	mov	r4, r9
 80031ca:	e7bc      	b.n	8003146 <uECC_vli_mult+0x24>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 80031cc:	f06f 0203 	mvn.w	r2, #3
 80031d0:	f04f 0b00 	mov.w	fp, #0
 80031d4:	fb02 f706 	mul.w	r7, r2, r6
	uECC_dword_t p = (uECC_dword_t)a * b;
 80031d8:	f851 2026 	ldr.w	r2, [r1, r6, lsl #2]
 80031dc:	3601      	adds	r6, #1
 80031de:	f85a 7007 	ldr.w	r7, [sl, r7]
 80031e2:	fba7 7c02 	umull	r7, ip, r7, r2
 80031e6:	193f      	adds	r7, r7, r4
 80031e8:	eb5c 0c09 	adcs.w	ip, ip, r9
	*r0 = (uECC_word_t)r01;
 80031ec:	463c      	mov	r4, r7
 80031ee:	bf28      	it	cs
 80031f0:	f04f 0b01 	movcs.w	fp, #1
	*r1 = r01 >> uECC_WORD_BITS;
 80031f4:	46e1      	mov	r9, ip
	*r2 += (r01 < p);
 80031f6:	445d      	add	r5, fp
		for (i = (k + 1) - num_words; i < num_words; ++i) {
 80031f8:	e7df      	b.n	80031ba <uECC_vli_mult+0x98>

080031fa <uECC_vli_clear>:
	for (i = 0; i < num_words; ++i) {
 80031fa:	2300      	movs	r3, #0
{
 80031fc:	b510      	push	{r4, lr}
		 vli[i] = 0;
 80031fe:	461c      	mov	r4, r3
	for (i = 0; i < num_words; ++i) {
 8003200:	b25a      	sxtb	r2, r3
 8003202:	4291      	cmp	r1, r2
 8003204:	dc00      	bgt.n	8003208 <uECC_vli_clear+0xe>
}
 8003206:	bd10      	pop	{r4, pc}
		 vli[i] = 0;
 8003208:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
	for (i = 0; i < num_words; ++i) {
 800320c:	3301      	adds	r3, #1
 800320e:	e7f7      	b.n	8003200 <uECC_vli_clear+0x6>

08003210 <uECC_vli_isZero>:
	for (i = 0; i < num_words; ++i) {
 8003210:	2300      	movs	r3, #0
	uECC_word_t bits = 0;
 8003212:	461a      	mov	r2, r3
{
 8003214:	b510      	push	{r4, lr}
	for (i = 0; i < num_words; ++i) {
 8003216:	b25c      	sxtb	r4, r3
 8003218:	42a1      	cmp	r1, r4
 800321a:	dc03      	bgt.n	8003224 <uECC_vli_isZero+0x14>
}
 800321c:	fab2 f082 	clz	r0, r2
 8003220:	0940      	lsrs	r0, r0, #5
 8003222:	bd10      	pop	{r4, pc}
		bits |= vli[i];
 8003224:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8003228:	3301      	adds	r3, #1
 800322a:	4322      	orrs	r2, r4
	for (i = 0; i < num_words; ++i) {
 800322c:	e7f3      	b.n	8003216 <uECC_vli_isZero+0x6>

0800322e <uECC_vli_testBit>:
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 800322e:	114a      	asrs	r2, r1, #5
		((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 8003230:	2301      	movs	r3, #1
 8003232:	f001 011f 	and.w	r1, r1, #31
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 8003236:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
		((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 800323a:	408b      	lsls	r3, r1
}
 800323c:	4018      	ands	r0, r3
 800323e:	4770      	bx	lr

08003240 <uECC_vli_numBits>:
	for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 8003240:	1e4b      	subs	r3, r1, #1
{
 8003242:	b510      	push	{r4, lr}
 8003244:	b25b      	sxtb	r3, r3
	for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 8003246:	1d04      	adds	r4, r0, #4
 8003248:	061a      	lsls	r2, r3, #24
 800324a:	d403      	bmi.n	8003254 <uECC_vli_numBits+0x14>
 800324c:	1e5a      	subs	r2, r3, #1
 800324e:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
 8003252:	b161      	cbz	r1, 800326e <uECC_vli_numBits+0x2e>
	return (i + 1);
 8003254:	3301      	adds	r3, #1
 8003256:	b25b      	sxtb	r3, r3
	if (num_digits == 0) {
 8003258:	b15b      	cbz	r3, 8003272 <uECC_vli_numBits+0x32>
	digit = vli[num_digits - 1];
 800325a:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 800325e:	3a01      	subs	r2, #1
 8003260:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8003264:	fab2 f282 	clz	r2, r2
	return (((bitcount_t)(num_digits - 1) << uECC_WORD_BITS_SHIFT) + i);
 8003268:	ebc2 1043 	rsb	r0, r2, r3, lsl #5
}
 800326c:	bd10      	pop	{r4, pc}
 800326e:	4613      	mov	r3, r2
 8003270:	e7ea      	b.n	8003248 <uECC_vli_numBits+0x8>
		return 0;
 8003272:	4618      	mov	r0, r3
 8003274:	e7fa      	b.n	800326c <uECC_vli_numBits+0x2c>

08003276 <uECC_vli_set>:
	for (i = 0; i < num_words; ++i) {
 8003276:	2300      	movs	r3, #0
{
 8003278:	b510      	push	{r4, lr}
	for (i = 0; i < num_words; ++i) {
 800327a:	b25c      	sxtb	r4, r3
 800327c:	42a2      	cmp	r2, r4
 800327e:	dc00      	bgt.n	8003282 <uECC_vli_set+0xc>
}
 8003280:	bd10      	pop	{r4, pc}
		dest[i] = src[i];
 8003282:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 8003286:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
	for (i = 0; i < num_words; ++i) {
 800328a:	3301      	adds	r3, #1
 800328c:	e7f5      	b.n	800327a <uECC_vli_set+0x4>

0800328e <uECC_vli_cmp_unsafe>:
	for (i = num_words - 1; i >= 0; --i) {
 800328e:	3a01      	subs	r2, #1
 8003290:	b252      	sxtb	r2, r2
{
 8003292:	b510      	push	{r4, lr}
	for (i = num_words - 1; i >= 0; --i) {
 8003294:	0613      	lsls	r3, r2, #24
 8003296:	d501      	bpl.n	800329c <uECC_vli_cmp_unsafe+0xe>
	return 0;
 8003298:	2000      	movs	r0, #0
}
 800329a:	bd10      	pop	{r4, pc}
		if (left[i] > right[i]) {
 800329c:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 80032a0:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 80032a4:	429c      	cmp	r4, r3
 80032a6:	d805      	bhi.n	80032b4 <uECC_vli_cmp_unsafe+0x26>
		} else if (left[i] < right[i]) {
 80032a8:	f102 32ff 	add.w	r2, r2, #4294967295
 80032ac:	d2f2      	bcs.n	8003294 <uECC_vli_cmp_unsafe+0x6>
			return -1;
 80032ae:	f04f 30ff 	mov.w	r0, #4294967295
 80032b2:	e7f2      	b.n	800329a <uECC_vli_cmp_unsafe+0xc>
			return 1;
 80032b4:	2001      	movs	r0, #1
 80032b6:	e7f0      	b.n	800329a <uECC_vli_cmp_unsafe+0xc>

080032b8 <uECC_vli_equal>:
	for (i = num_words - 1; i >= 0; --i) {
 80032b8:	3a01      	subs	r2, #1
	uECC_word_t diff = 0;
 80032ba:	2300      	movs	r3, #0
 80032bc:	b252      	sxtb	r2, r2
{
 80032be:	b530      	push	{r4, r5, lr}
	for (i = num_words - 1; i >= 0; --i) {
 80032c0:	0614      	lsls	r4, r2, #24
 80032c2:	d503      	bpl.n	80032cc <uECC_vli_equal+0x14>
}
 80032c4:	1e18      	subs	r0, r3, #0
 80032c6:	bf18      	it	ne
 80032c8:	2001      	movne	r0, #1
 80032ca:	bd30      	pop	{r4, r5, pc}
		diff |= (left[i] ^ right[i]);
 80032cc:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 80032d0:	f851 5022 	ldr.w	r5, [r1, r2, lsl #2]
 80032d4:	3a01      	subs	r2, #1
 80032d6:	406c      	eors	r4, r5
 80032d8:	4323      	orrs	r3, r4
	for (i = num_words - 1; i >= 0; --i) {
 80032da:	e7f1      	b.n	80032c0 <uECC_vli_equal+0x8>

080032dc <uECC_vli_sub>:
{
 80032dc:	b5f0      	push	{r4, r5, r6, r7, lr}
	for (i = 0; i < num_words; ++i) {
 80032de:	2400      	movs	r4, #0
{
 80032e0:	4606      	mov	r6, r0
 80032e2:	469c      	mov	ip, r3
	uECC_word_t borrow = 0;
 80032e4:	4620      	mov	r0, r4
	for (i = 0; i < num_words; ++i) {
 80032e6:	b265      	sxtb	r5, r4
 80032e8:	4565      	cmp	r5, ip
 80032ea:	db00      	blt.n	80032ee <uECC_vli_sub+0x12>
}
 80032ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
		uECC_word_t diff = left[i] - right[i] - borrow;
 80032ee:	f851 7024 	ldr.w	r7, [r1, r4, lsl #2]
 80032f2:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 80032f6:	1a3d      	subs	r5, r7, r0
 80032f8:	1aed      	subs	r5, r5, r3
	return (p_true*(cond)) | (p_false*(!cond));
 80032fa:	42af      	cmp	r7, r5
		result[i] = diff;
 80032fc:	f846 5024 	str.w	r5, [r6, r4, lsl #2]
 8003300:	f104 0401 	add.w	r4, r4, #1
	return (p_true*(cond)) | (p_false*(!cond));
 8003304:	bf18      	it	ne
 8003306:	2000      	movne	r0, #0
 8003308:	bf38      	it	cc
 800330a:	f040 0001 	orrcc.w	r0, r0, #1
	for (i = 0; i < num_words; ++i) {
 800330e:	e7ea      	b.n	80032e6 <uECC_vli_sub+0xa>

08003310 <vli_mmod_fast_secp256r1>:
{
	return &curve_secp256r1;
}

void vli_mmod_fast_secp256r1(unsigned int *result, unsigned int*product)
{
 8003310:	b5f0      	push	{r4, r5, r6, r7, lr}
	unsigned int tmp[NUM_ECC_WORDS];
	int carry;

	/* t */
	uECC_vli_set(result, product, NUM_ECC_WORDS);
 8003312:	2208      	movs	r2, #8
{
 8003314:	b089      	sub	sp, #36	@ 0x24
	uECC_vli_set(result, product, NUM_ECC_WORDS);
 8003316:	f7ff ffae 	bl	8003276 <uECC_vli_set>

	/* s1 */
	tmp[0] = tmp[1] = tmp[2] = 0;
	tmp[3] = product[11];
 800331a:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
{
 800331c:	4606      	mov	r6, r0
	tmp[0] = tmp[1] = tmp[2] = 0;
 800331e:	2700      	movs	r7, #0
	tmp[3] = product[11];
 8003320:	9303      	str	r3, [sp, #12]
{
 8003322:	460c      	mov	r4, r1
	tmp[4] = product[12];
 8003324:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
	tmp[0] = tmp[1] = tmp[2] = 0;
 8003326:	9700      	str	r7, [sp, #0]
	tmp[4] = product[12];
 8003328:	9304      	str	r3, [sp, #16]
	tmp[5] = product[13];
 800332a:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800332c:	9305      	str	r3, [sp, #20]
	tmp[6] = product[14];
 800332e:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8003330:	9306      	str	r3, [sp, #24]
	tmp[7] = product[15];
 8003332:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 8003334:	9307      	str	r3, [sp, #28]
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8003336:	4613      	mov	r3, r2
 8003338:	466a      	mov	r2, sp
 800333a:	4611      	mov	r1, r2
 800333c:	4610      	mov	r0, r2
	tmp[0] = tmp[1] = tmp[2] = 0;
 800333e:	e9cd 7701 	strd	r7, r7, [sp, #4]
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8003342:	f7ff feac 	bl	800309e <uECC_vli_add>
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8003346:	4631      	mov	r1, r6
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8003348:	4605      	mov	r5, r0
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 800334a:	4630      	mov	r0, r6
 800334c:	f7ff fea7 	bl	800309e <uECC_vli_add>

	/* s2 */
	tmp[3] = product[12];
 8003350:	6b21      	ldr	r1, [r4, #48]	@ 0x30
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8003352:	4405      	add	r5, r0
	tmp[4] = product[13];
	tmp[5] = product[14];
	tmp[6] = product[15];
	tmp[7] = 0;
	carry += uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8003354:	4610      	mov	r0, r2
	tmp[3] = product[12];
 8003356:	9103      	str	r1, [sp, #12]
	tmp[4] = product[13];
 8003358:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800335a:	9104      	str	r1, [sp, #16]
	tmp[5] = product[14];
 800335c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800335e:	9105      	str	r1, [sp, #20]
	tmp[6] = product[15];
 8003360:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
	tmp[7] = 0;
 8003362:	e9cd 1706 	strd	r1, r7, [sp, #24]
	carry += uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8003366:	4611      	mov	r1, r2
 8003368:	f7ff fe99 	bl	800309e <uECC_vli_add>
 800336c:	4405      	add	r5, r0
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 800336e:	4631      	mov	r1, r6
 8003370:	4630      	mov	r0, r6
 8003372:	f7ff fe94 	bl	800309e <uECC_vli_add>
 8003376:	4405      	add	r5, r0

	/* s3 */
	tmp[0] = product[8];
 8003378:	6a20      	ldr	r0, [r4, #32]
	tmp[1] = product[9];
	tmp[2] = product[10];
	tmp[3] = tmp[4] = tmp[5] = 0;
 800337a:	9703      	str	r7, [sp, #12]
	tmp[0] = product[8];
 800337c:	9000      	str	r0, [sp, #0]
	tmp[1] = product[9];
 800337e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8003380:	9001      	str	r0, [sp, #4]
	tmp[2] = product[10];
 8003382:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003384:	9002      	str	r0, [sp, #8]
	tmp[6] = product[14];
 8003386:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003388:	9006      	str	r0, [sp, #24]
	tmp[7] = product[15];
 800338a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800338c:	9007      	str	r0, [sp, #28]
  	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 800338e:	4630      	mov	r0, r6
	tmp[3] = tmp[4] = tmp[5] = 0;
 8003390:	e9cd 7704 	strd	r7, r7, [sp, #16]
  	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8003394:	f7ff fe83 	bl	800309e <uECC_vli_add>
 8003398:	4405      	add	r5, r0

	/* s4 */
	tmp[0] = product[9];
 800339a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
	tmp[1] = product[10];
	tmp[2] = product[11];
	tmp[3] = product[13];
 800339c:	f8d4 c034 	ldr.w	ip, [r4, #52]	@ 0x34
	tmp[0] = product[9];
 80033a0:	9000      	str	r0, [sp, #0]
	tmp[1] = product[10];
 80033a2:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
	tmp[3] = product[13];
 80033a4:	f8cd c00c 	str.w	ip, [sp, #12]
	tmp[1] = product[10];
 80033a8:	9001      	str	r0, [sp, #4]
	tmp[2] = product[11];
 80033aa:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80033ac:	9002      	str	r0, [sp, #8]
	tmp[4] = product[14];
 80033ae:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80033b0:	9004      	str	r0, [sp, #16]
	tmp[5] = product[15];
 80033b2:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
	tmp[6] = product[13];
 80033b4:	e9cd 0c05 	strd	r0, ip, [sp, #20]
	tmp[7] = product[8];
 80033b8:	6a20      	ldr	r0, [r4, #32]
 80033ba:	9007      	str	r0, [sp, #28]
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 80033bc:	4630      	mov	r0, r6
 80033be:	f7ff fe6e 	bl	800309e <uECC_vli_add>
 80033c2:	4405      	add	r5, r0

	/* d1 */
	tmp[0] = product[11];
 80033c4:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
	tmp[1] = product[12];
	tmp[2] = product[13];
	tmp[3] = tmp[4] = tmp[5] = 0;
 80033c6:	9703      	str	r7, [sp, #12]
	tmp[0] = product[11];
 80033c8:	9000      	str	r0, [sp, #0]
	tmp[1] = product[12];
 80033ca:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80033cc:	9001      	str	r0, [sp, #4]
	tmp[2] = product[13];
 80033ce:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 80033d0:	9002      	str	r0, [sp, #8]
	tmp[6] = product[8];
 80033d2:	6a20      	ldr	r0, [r4, #32]
 80033d4:	9006      	str	r0, [sp, #24]
	tmp[7] = product[10];
 80033d6:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80033d8:	9007      	str	r0, [sp, #28]
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80033da:	4630      	mov	r0, r6
	tmp[3] = tmp[4] = tmp[5] = 0;
 80033dc:	e9cd 7704 	strd	r7, r7, [sp, #16]
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80033e0:	f7ff ff7c 	bl	80032dc <uECC_vli_sub>

	/* d2 */
	tmp[0] = product[12];
 80033e4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80033e6:	1a2d      	subs	r5, r5, r0
	tmp[2] = product[14];
	tmp[3] = product[15];
	tmp[4] = tmp[5] = 0;
	tmp[6] = product[9];
	tmp[7] = product[11];
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80033e8:	4630      	mov	r0, r6
	tmp[0] = product[12];
 80033ea:	9300      	str	r3, [sp, #0]
	tmp[1] = product[13];
 80033ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80033ee:	9301      	str	r3, [sp, #4]
	tmp[2] = product[14];
 80033f0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80033f2:	9302      	str	r3, [sp, #8]
	tmp[3] = product[15];
 80033f4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80033f6:	9303      	str	r3, [sp, #12]
	tmp[6] = product[9];
 80033f8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80033fa:	9306      	str	r3, [sp, #24]
	tmp[7] = product[11];
 80033fc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80033fe:	9307      	str	r3, [sp, #28]
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8003400:	2308      	movs	r3, #8
 8003402:	f7ff ff6b 	bl	80032dc <uECC_vli_sub>

	/* d3 */
	tmp[0] = product[13];
 8003406:	6b63      	ldr	r3, [r4, #52]	@ 0x34
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8003408:	1a2d      	subs	r5, r5, r0
	tmp[3] = product[8];
	tmp[4] = product[9];
	tmp[5] = product[10];
	tmp[6] = 0;
	tmp[7] = product[12];
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 800340a:	4630      	mov	r0, r6
	tmp[0] = product[13];
 800340c:	9300      	str	r3, [sp, #0]
	tmp[1] = product[14];
 800340e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003410:	9301      	str	r3, [sp, #4]
	tmp[2] = product[15];
 8003412:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003414:	9302      	str	r3, [sp, #8]
	tmp[3] = product[8];
 8003416:	6a23      	ldr	r3, [r4, #32]
 8003418:	9303      	str	r3, [sp, #12]
	tmp[4] = product[9];
 800341a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800341c:	9304      	str	r3, [sp, #16]
	tmp[5] = product[10];
 800341e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
	tmp[6] = 0;
 8003420:	e9cd 3705 	strd	r3, r7, [sp, #20]
	tmp[7] = product[12];
 8003424:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003426:	9307      	str	r3, [sp, #28]
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8003428:	2308      	movs	r3, #8
 800342a:	f7ff ff57 	bl	80032dc <uECC_vli_sub>

	/* d4 */
	tmp[0] = product[14];
 800342e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8003430:	1a2d      	subs	r5, r5, r0
	tmp[3] = product[9];
	tmp[4] = product[10];
	tmp[5] = product[11];
	tmp[6] = 0;
	tmp[7] = product[13];
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8003432:	4630      	mov	r0, r6
	tmp[0] = product[14];
 8003434:	9300      	str	r3, [sp, #0]
	tmp[1] = product[15];
 8003436:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
	tmp[2] = 0;
 8003438:	e9cd 3701 	strd	r3, r7, [sp, #4]
	tmp[3] = product[9];
 800343c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800343e:	9303      	str	r3, [sp, #12]
	tmp[4] = product[10];
 8003440:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003442:	9304      	str	r3, [sp, #16]
	tmp[5] = product[11];
 8003444:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003446:	9305      	str	r3, [sp, #20]
	tmp[7] = product[13];
 8003448:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800344a:	9307      	str	r3, [sp, #28]
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 800344c:	2308      	movs	r3, #8
 800344e:	f7ff ff45 	bl	80032dc <uECC_vli_sub>

	if (carry < 0) {
 8003452:	1a2d      	subs	r5, r5, r0
 8003454:	d410      	bmi.n	8003478 <vli_mmod_fast_secp256r1+0x168>
			carry += uECC_vli_add(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
		}
		while (carry < 0);
	} else  {
		while (carry || 
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
 8003456:	4c0d      	ldr	r4, [pc, #52]	@ (800348c <vli_mmod_fast_secp256r1+0x17c>)
		while (carry || 
 8003458:	b935      	cbnz	r5, 8003468 <vli_mmod_fast_secp256r1+0x158>
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
 800345a:	2208      	movs	r2, #8
 800345c:	4631      	mov	r1, r6
 800345e:	4620      	mov	r0, r4
 8003460:	f7ff ff15 	bl	800328e <uECC_vli_cmp_unsafe>
		while (carry || 
 8003464:	2801      	cmp	r0, #1
 8003466:	d00f      	beq.n	8003488 <vli_mmod_fast_secp256r1+0x178>
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 8003468:	2308      	movs	r3, #8
 800346a:	4622      	mov	r2, r4
 800346c:	4631      	mov	r1, r6
 800346e:	4630      	mov	r0, r6
 8003470:	f7ff ff34 	bl	80032dc <uECC_vli_sub>
 8003474:	1a2d      	subs	r5, r5, r0
 8003476:	e7ef      	b.n	8003458 <vli_mmod_fast_secp256r1+0x148>
			carry += uECC_vli_add(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 8003478:	4a04      	ldr	r2, [pc, #16]	@ (800348c <vli_mmod_fast_secp256r1+0x17c>)
 800347a:	2308      	movs	r3, #8
 800347c:	4631      	mov	r1, r6
 800347e:	4630      	mov	r0, r6
 8003480:	f7ff fe0d 	bl	800309e <uECC_vli_add>
		while (carry < 0);
 8003484:	182d      	adds	r5, r5, r0
 8003486:	d4f8      	bmi.n	800347a <vli_mmod_fast_secp256r1+0x16a>
		}
	}
}
 8003488:	b009      	add	sp, #36	@ 0x24
 800348a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800348c:	08005788 	.word	0x08005788

08003490 <uECC_vli_modAdd>:
{
 8003490:	b570      	push	{r4, r5, r6, lr}
 8003492:	f99d 6010 	ldrsb.w	r6, [sp, #16]
 8003496:	461d      	mov	r5, r3
 8003498:	4604      	mov	r4, r0
	uECC_word_t carry = uECC_vli_add(result, left, right, num_words);
 800349a:	4633      	mov	r3, r6
 800349c:	f7ff fdff 	bl	800309e <uECC_vli_add>
	if (carry || uECC_vli_cmp_unsafe(mod, result, num_words) != 1) {
 80034a0:	b930      	cbnz	r0, 80034b0 <uECC_vli_modAdd+0x20>
 80034a2:	4632      	mov	r2, r6
 80034a4:	4621      	mov	r1, r4
 80034a6:	4628      	mov	r0, r5
 80034a8:	f7ff fef1 	bl	800328e <uECC_vli_cmp_unsafe>
 80034ac:	2801      	cmp	r0, #1
 80034ae:	d007      	beq.n	80034c0 <uECC_vli_modAdd+0x30>
		uECC_vli_sub(result, result, mod, num_words);
 80034b0:	4633      	mov	r3, r6
 80034b2:	462a      	mov	r2, r5
 80034b4:	4621      	mov	r1, r4
 80034b6:	4620      	mov	r0, r4
}
 80034b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		uECC_vli_sub(result, result, mod, num_words);
 80034bc:	f7ff bf0e 	b.w	80032dc <uECC_vli_sub>
}
 80034c0:	bd70      	pop	{r4, r5, r6, pc}

080034c2 <uECC_vli_modSub>:
{
 80034c2:	b570      	push	{r4, r5, r6, lr}
 80034c4:	f99d 6010 	ldrsb.w	r6, [sp, #16]
 80034c8:	461d      	mov	r5, r3
 80034ca:	4604      	mov	r4, r0
	uECC_word_t l_borrow = uECC_vli_sub(result, left, right, num_words);
 80034cc:	4633      	mov	r3, r6
 80034ce:	f7ff ff05 	bl	80032dc <uECC_vli_sub>
	if (l_borrow) {
 80034d2:	b138      	cbz	r0, 80034e4 <uECC_vli_modSub+0x22>
		uECC_vli_add(result, result, mod, num_words);
 80034d4:	4633      	mov	r3, r6
 80034d6:	462a      	mov	r2, r5
 80034d8:	4621      	mov	r1, r4
 80034da:	4620      	mov	r0, r4
}
 80034dc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		uECC_vli_add(result, result, mod, num_words);
 80034e0:	f7ff bddd 	b.w	800309e <uECC_vli_add>
}
 80034e4:	bd70      	pop	{r4, r5, r6, pc}

080034e6 <uECC_vli_mmod>:
{
 80034e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034ea:	b0a5      	sub	sp, #148	@ 0x94
 80034ec:	461d      	mov	r5, r3
 80034ee:	4617      	mov	r7, r2
	uECC_word_t *v[2] = {tmp, product};
 80034f0:	ab14      	add	r3, sp, #80	@ 0x50
{
 80034f2:	9001      	str	r0, [sp, #4]
			   uECC_vli_numBits(mod, num_words);
 80034f4:	4610      	mov	r0, r2
	uECC_word_t *v[2] = {tmp, product};
 80034f6:	e9cd 3102 	strd	r3, r1, [sp, #8]
			   uECC_vli_numBits(mod, num_words);
 80034fa:	4629      	mov	r1, r5
 80034fc:	f7ff fea0 	bl	8003240 <uECC_vli_numBits>
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 8003500:	ebc0 1485 	rsb	r4, r0, r5, lsl #6
	uECC_vli_clear(mod_multiple, word_shift);
 8003504:	a804      	add	r0, sp, #16
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 8003506:	b224      	sxth	r4, r4
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 8003508:	2c00      	cmp	r4, #0
 800350a:	4621      	mov	r1, r4
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 800350c:	f004 061f 	and.w	r6, r4, #31
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 8003510:	bfb8      	it	lt
 8003512:	f104 011f 	addlt.w	r1, r4, #31
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 8003516:	4263      	negs	r3, r4
 8003518:	f003 031f 	and.w	r3, r3, #31
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 800351c:	f341 1147 	sbfx	r1, r1, #5, #8
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 8003520:	bf58      	it	pl
 8003522:	425e      	negpl	r6, r3
	uECC_vli_clear(mod_multiple, word_shift);
 8003524:	f7ff fe69 	bl	80031fa <uECC_vli_clear>
	if (bit_shift > 0) {
 8003528:	0088      	lsls	r0, r1, #2
 800352a:	2e00      	cmp	r6, #0
 800352c:	dd2d      	ble.n	800358a <uECC_vli_mmod+0xa4>
 800352e:	ab04      	add	r3, sp, #16
	uECC_word_t carry = 0;
 8003530:	2200      	movs	r2, #0
			carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 8003532:	f1c6 0e20 	rsb	lr, r6, #32
 8003536:	4418      	add	r0, r3
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8003538:	4613      	mov	r3, r2
 800353a:	429d      	cmp	r5, r3
 800353c:	d81a      	bhi.n	8003574 <uECC_vli_mmod+0x8e>
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 800353e:	ab04      	add	r3, sp, #16
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 8003540:	1e6f      	subs	r7, r5, #1
		for (i = 0; i < num_words * 2; ++i) {
 8003542:	ea4f 0845 	mov.w	r8, r5, lsl #1
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 8003546:	2601      	movs	r6, #1
 8003548:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800354c:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8003550:	9300      	str	r3, [sp, #0]
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 8003552:	ab24      	add	r3, sp, #144	@ 0x90
 8003554:	eb03 0787 	add.w	r7, r3, r7, lsl #2
	for (index = 1; shift >= 0; --shift) {
 8003558:	2c00      	cmp	r4, #0
 800355a:	da53      	bge.n	8003604 <uECC_vli_mmod+0x11e>
	uECC_vli_set(result, v[index], num_words);
 800355c:	ab24      	add	r3, sp, #144	@ 0x90
 800355e:	462a      	mov	r2, r5
 8003560:	9801      	ldr	r0, [sp, #4]
 8003562:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 8003566:	f856 1c88 	ldr.w	r1, [r6, #-136]
 800356a:	f7ff fe84 	bl	8003276 <uECC_vli_set>
}
 800356e:	b025      	add	sp, #148	@ 0x94
 8003570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			mod_multiple[word_shift + index] = (mod[index] << bit_shift) | carry;
 8003574:	f857 c023 	ldr.w	ip, [r7, r3, lsl #2]
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8003578:	3301      	adds	r3, #1
			mod_multiple[word_shift + index] = (mod[index] << bit_shift) | carry;
 800357a:	fa0c f106 	lsl.w	r1, ip, r6
 800357e:	430a      	orrs	r2, r1
 8003580:	f840 2b04 	str.w	r2, [r0], #4
			carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 8003584:	fa2c f20e 	lsr.w	r2, ip, lr
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8003588:	e7d7      	b.n	800353a <uECC_vli_mmod+0x54>
		uECC_vli_set(mod_multiple + word_shift, mod, num_words);
 800358a:	ab04      	add	r3, sp, #16
 800358c:	462a      	mov	r2, r5
 800358e:	4639      	mov	r1, r7
 8003590:	4418      	add	r0, r3
 8003592:	f7ff fe70 	bl	8003276 <uECC_vli_set>
 8003596:	e7d2      	b.n	800353e <uECC_vli_mmod+0x58>
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 8003598:	f85a 3c88 	ldr.w	r3, [sl, #-136]
 800359c:	f10c 0c01 	add.w	ip, ip, #1
 80035a0:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 80035a4:	ab24      	add	r3, sp, #144	@ 0x90
 80035a6:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80035aa:	f853 3c80 	ldr.w	r3, [r3, #-128]
 80035ae:	440b      	add	r3, r1
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	bf34      	ite	cc
 80035b4:	f04f 0b01 	movcc.w	fp, #1
 80035b8:	f04f 0b00 	movcs.w	fp, #0
			if (diff != v[index][i]) {
 80035bc:	429a      	cmp	r2, r3
			v[1 - index][i] = diff;
 80035be:	f85e 2c88 	ldr.w	r2, [lr, #-136]
				borrow = (diff > v[index][i]);
 80035c2:	bf18      	it	ne
 80035c4:	4659      	movne	r1, fp
			v[1 - index][i] = diff;
 80035c6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
		for (i = 0; i < num_words * 2; ++i) {
 80035ca:	fa4f f08c 	sxtb.w	r0, ip
 80035ce:	4540      	cmp	r0, r8
 80035d0:	dbe2      	blt.n	8003598 <uECC_vli_mmod+0xb2>
		index = !(index ^ borrow);
 80035d2:	1a73      	subs	r3, r6, r1
		uECC_vli_rshift1(mod_multiple, num_words);
 80035d4:	a804      	add	r0, sp, #16
 80035d6:	4629      	mov	r1, r5
 80035d8:	3c01      	subs	r4, #1
		index = !(index ^ borrow);
 80035da:	425e      	negs	r6, r3
	for (index = 1; shift >= 0; --shift) {
 80035dc:	b224      	sxth	r4, r4
		index = !(index ^ borrow);
 80035de:	415e      	adcs	r6, r3
		uECC_vli_rshift1(mod_multiple, num_words);
 80035e0:	f7ff fd76 	bl	80030d0 <uECC_vli_rshift1>
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 80035e4:	f109 0390 	add.w	r3, r9, #144	@ 0x90
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 80035e8:	4629      	mov	r1, r5
 80035ea:	9800      	ldr	r0, [sp, #0]
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 80035ec:	446b      	add	r3, sp
 80035ee:	f853 2c80 	ldr.w	r2, [r3, #-128]
 80035f2:	f857 3c80 	ldr.w	r3, [r7, #-128]
 80035f6:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 80035fa:	f847 3c80 	str.w	r3, [r7, #-128]
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 80035fe:	f7ff fd67 	bl	80030d0 <uECC_vli_rshift1>
	for (index = 1; shift >= 0; --shift) {
 8003602:	e7a9      	b.n	8003558 <uECC_vli_mmod+0x72>
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 8003604:	ab24      	add	r3, sp, #144	@ 0x90
 8003606:	f04f 0c00 	mov.w	ip, #0
			v[1 - index][i] = diff;
 800360a:	f086 0e01 	eor.w	lr, r6, #1
		uECC_word_t borrow = 0;
 800360e:	4661      	mov	r1, ip
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 8003610:	eb03 0a86 	add.w	sl, r3, r6, lsl #2
			v[1 - index][i] = diff;
 8003614:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
 8003618:	e7d7      	b.n	80035ca <uECC_vli_mmod+0xe4>

0800361a <uECC_vli_modMult>:
{
 800361a:	b530      	push	{r4, r5, lr}
 800361c:	b091      	sub	sp, #68	@ 0x44
 800361e:	4604      	mov	r4, r0
 8003620:	461d      	mov	r5, r3
	uECC_vli_mult(product, left, right, num_words);
 8003622:	4668      	mov	r0, sp
 8003624:	f99d 3050 	ldrsb.w	r3, [sp, #80]	@ 0x50
 8003628:	f7ff fd7b 	bl	8003122 <uECC_vli_mult>
	uECC_vli_mmod(result, product, mod, num_words);
 800362c:	462a      	mov	r2, r5
 800362e:	4669      	mov	r1, sp
 8003630:	4620      	mov	r0, r4
 8003632:	f7ff ff58 	bl	80034e6 <uECC_vli_mmod>
}
 8003636:	b011      	add	sp, #68	@ 0x44
 8003638:	bd30      	pop	{r4, r5, pc}

0800363a <uECC_vli_modMult_fast>:
{
 800363a:	b530      	push	{r4, r5, lr}
 800363c:	b091      	sub	sp, #68	@ 0x44
 800363e:	4605      	mov	r5, r0
 8003640:	461c      	mov	r4, r3
	uECC_vli_mult(product, left, right, curve->num_words);
 8003642:	f993 3000 	ldrsb.w	r3, [r3]
 8003646:	4668      	mov	r0, sp
 8003648:	f7ff fd6b 	bl	8003122 <uECC_vli_mult>
	curve->mmod_fast(result, product);
 800364c:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
 8003650:	4669      	mov	r1, sp
 8003652:	4628      	mov	r0, r5
 8003654:	4798      	blx	r3
}
 8003656:	b011      	add	sp, #68	@ 0x44
 8003658:	bd30      	pop	{r4, r5, pc}

0800365a <uECC_vli_modSquare_fast>:
{
 800365a:	4613      	mov	r3, r2
	uECC_vli_modMult_fast(result, left, left, curve);
 800365c:	460a      	mov	r2, r1
 800365e:	f7ff bfec 	b.w	800363a <uECC_vli_modMult_fast>

08003662 <double_jacobian_default>:
{
 8003662:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	wordcount_t num_words = curve->num_words;
 8003666:	f993 6000 	ldrsb.w	r6, [r3]
{
 800366a:	b092      	sub	sp, #72	@ 0x48
 800366c:	4604      	mov	r4, r0
 800366e:	4689      	mov	r9, r1
	if (uECC_vli_isZero(Z1, num_words)) {
 8003670:	4610      	mov	r0, r2
 8003672:	4631      	mov	r1, r6
{
 8003674:	4615      	mov	r5, r2
 8003676:	461f      	mov	r7, r3
	if (uECC_vli_isZero(Z1, num_words)) {
 8003678:	f7ff fdca 	bl	8003210 <uECC_vli_isZero>
 800367c:	2800      	cmp	r0, #0
 800367e:	f040 8091 	bne.w	80037a4 <double_jacobian_default+0x142>
	uECC_vli_modSquare_fast(t4, Y1, curve);   /* t4 = y1^2 */
 8003682:	463a      	mov	r2, r7
 8003684:	4649      	mov	r1, r9
 8003686:	a802      	add	r0, sp, #8
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = x1 + z1^2 */
 8003688:	f107 0804 	add.w	r8, r7, #4
	uECC_vli_modSquare_fast(t4, Y1, curve);   /* t4 = y1^2 */
 800368c:	f7ff ffe5 	bl	800365a <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(t5, X1, t4, curve); /* t5 = x1*y1^2 = A */
 8003690:	463b      	mov	r3, r7
 8003692:	aa02      	add	r2, sp, #8
 8003694:	4621      	mov	r1, r4
 8003696:	a80a      	add	r0, sp, #40	@ 0x28
 8003698:	f7ff ffcf 	bl	800363a <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(t4, t4, curve);   /* t4 = y1^4 */
 800369c:	a902      	add	r1, sp, #8
 800369e:	463a      	mov	r2, r7
 80036a0:	4608      	mov	r0, r1
 80036a2:	f7ff ffda 	bl	800365a <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(Y1, Y1, Z1, curve); /* t2 = y1*z1 = z3 */
 80036a6:	463b      	mov	r3, r7
 80036a8:	462a      	mov	r2, r5
 80036aa:	4649      	mov	r1, r9
 80036ac:	4648      	mov	r0, r9
 80036ae:	f7ff ffc4 	bl	800363a <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(Z1, Z1, curve);   /* t3 = z1^2 */
 80036b2:	463a      	mov	r2, r7
 80036b4:	4629      	mov	r1, r5
 80036b6:	4628      	mov	r0, r5
 80036b8:	f7ff ffcf 	bl	800365a <uECC_vli_modSquare_fast>
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = x1 + z1^2 */
 80036bc:	4643      	mov	r3, r8
 80036be:	462a      	mov	r2, r5
 80036c0:	4621      	mov	r1, r4
 80036c2:	4620      	mov	r0, r4
 80036c4:	9600      	str	r6, [sp, #0]
 80036c6:	f7ff fee3 	bl	8003490 <uECC_vli_modAdd>
	uECC_vli_modAdd(Z1, Z1, Z1, curve->p, num_words); /* t3 = 2*z1^2 */
 80036ca:	4643      	mov	r3, r8
 80036cc:	462a      	mov	r2, r5
 80036ce:	4629      	mov	r1, r5
 80036d0:	4628      	mov	r0, r5
 80036d2:	9600      	str	r6, [sp, #0]
 80036d4:	f7ff fedc 	bl	8003490 <uECC_vli_modAdd>
	uECC_vli_modSub(Z1, X1, Z1, curve->p, num_words); /* t3 = x1 - z1^2 */
 80036d8:	4643      	mov	r3, r8
 80036da:	462a      	mov	r2, r5
 80036dc:	4621      	mov	r1, r4
 80036de:	4628      	mov	r0, r5
 80036e0:	9600      	str	r6, [sp, #0]
 80036e2:	f7ff feee 	bl	80034c2 <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, Z1, curve); /* t1 = x1^2 - z1^4 */
 80036e6:	463b      	mov	r3, r7
 80036e8:	462a      	mov	r2, r5
 80036ea:	4621      	mov	r1, r4
 80036ec:	4620      	mov	r0, r4
 80036ee:	f7ff ffa4 	bl	800363a <uECC_vli_modMult_fast>
	uECC_vli_modAdd(Z1, X1, X1, curve->p, num_words); /* t3 = 2*(x1^2 - z1^4) */
 80036f2:	4643      	mov	r3, r8
 80036f4:	4622      	mov	r2, r4
 80036f6:	4621      	mov	r1, r4
 80036f8:	4628      	mov	r0, r5
 80036fa:	9600      	str	r6, [sp, #0]
 80036fc:	f7ff fec8 	bl	8003490 <uECC_vli_modAdd>
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = 3*(x1^2 - z1^4) */
 8003700:	4643      	mov	r3, r8
 8003702:	462a      	mov	r2, r5
 8003704:	4621      	mov	r1, r4
 8003706:	4620      	mov	r0, r4
 8003708:	9600      	str	r6, [sp, #0]
 800370a:	f7ff fec1 	bl	8003490 <uECC_vli_modAdd>
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 800370e:	6823      	ldr	r3, [r4, #0]
	if (uECC_vli_testBit(X1, 0)) {
 8003710:	07db      	lsls	r3, r3, #31
 8003712:	d54a      	bpl.n	80037aa <double_jacobian_default+0x148>
		uECC_word_t l_carry = uECC_vli_add(X1, X1, curve->p, num_words);
 8003714:	4633      	mov	r3, r6
 8003716:	4642      	mov	r2, r8
 8003718:	4621      	mov	r1, r4
 800371a:	4620      	mov	r0, r4
 800371c:	f7ff fcbf 	bl	800309e <uECC_vli_add>
		uECC_vli_rshift1(X1, num_words);
 8003720:	4631      	mov	r1, r6
		uECC_word_t l_carry = uECC_vli_add(X1, X1, curve->p, num_words);
 8003722:	4682      	mov	sl, r0
		uECC_vli_rshift1(X1, num_words);
 8003724:	4620      	mov	r0, r4
 8003726:	f7ff fcd3 	bl	80030d0 <uECC_vli_rshift1>
		X1[num_words - 1] |= l_carry << (uECC_WORD_BITS - 1);
 800372a:	f106 4380 	add.w	r3, r6, #1073741824	@ 0x40000000
 800372e:	3b01      	subs	r3, #1
 8003730:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 8003734:	ea42 72ca 	orr.w	r2, r2, sl, lsl #31
 8003738:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
	uECC_vli_modSquare_fast(Z1, X1, curve); /* t3 = B^2 */
 800373c:	463a      	mov	r2, r7
 800373e:	4621      	mov	r1, r4
 8003740:	4628      	mov	r0, r5
 8003742:	f7ff ff8a 	bl	800365a <uECC_vli_modSquare_fast>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - A */
 8003746:	4643      	mov	r3, r8
 8003748:	aa0a      	add	r2, sp, #40	@ 0x28
 800374a:	4629      	mov	r1, r5
 800374c:	4628      	mov	r0, r5
 800374e:	9600      	str	r6, [sp, #0]
 8003750:	f7ff feb7 	bl	80034c2 <uECC_vli_modSub>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - 2A = x3 */
 8003754:	4643      	mov	r3, r8
 8003756:	aa0a      	add	r2, sp, #40	@ 0x28
 8003758:	4629      	mov	r1, r5
 800375a:	4628      	mov	r0, r5
 800375c:	9600      	str	r6, [sp, #0]
 800375e:	f7ff feb0 	bl	80034c2 <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, Z1, curve->p, num_words); /* t5 = A - x3 */
 8003762:	a90a      	add	r1, sp, #40	@ 0x28
 8003764:	4643      	mov	r3, r8
 8003766:	462a      	mov	r2, r5
 8003768:	4608      	mov	r0, r1
 800376a:	9600      	str	r6, [sp, #0]
 800376c:	f7ff fea9 	bl	80034c2 <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = B * (A - x3) */
 8003770:	463b      	mov	r3, r7
 8003772:	aa0a      	add	r2, sp, #40	@ 0x28
 8003774:	4621      	mov	r1, r4
 8003776:	4620      	mov	r0, r4
 8003778:	f7ff ff5f 	bl	800363a <uECC_vli_modMult_fast>
	uECC_vli_modSub(t4, X1, t4, curve->p, num_words);
 800377c:	aa02      	add	r2, sp, #8
 800377e:	4643      	mov	r3, r8
 8003780:	4621      	mov	r1, r4
 8003782:	4610      	mov	r0, r2
 8003784:	9600      	str	r6, [sp, #0]
 8003786:	f7ff fe9c 	bl	80034c2 <uECC_vli_modSub>
	uECC_vli_set(X1, Z1, num_words);
 800378a:	4632      	mov	r2, r6
 800378c:	4629      	mov	r1, r5
 800378e:	4620      	mov	r0, r4
 8003790:	f7ff fd71 	bl	8003276 <uECC_vli_set>
	uECC_vli_set(Z1, Y1, num_words);
 8003794:	4649      	mov	r1, r9
 8003796:	4628      	mov	r0, r5
 8003798:	f7ff fd6d 	bl	8003276 <uECC_vli_set>
	uECC_vli_set(Y1, t4, num_words);
 800379c:	a902      	add	r1, sp, #8
 800379e:	4648      	mov	r0, r9
 80037a0:	f7ff fd69 	bl	8003276 <uECC_vli_set>
}
 80037a4:	b012      	add	sp, #72	@ 0x48
 80037a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uECC_vli_rshift1(X1, num_words);
 80037aa:	4631      	mov	r1, r6
 80037ac:	4620      	mov	r0, r4
 80037ae:	f7ff fc8f 	bl	80030d0 <uECC_vli_rshift1>
 80037b2:	e7c3      	b.n	800373c <double_jacobian_default+0xda>

080037b4 <x_side_default>:
{
 80037b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037b8:	b08a      	sub	sp, #40	@ 0x28
 80037ba:	4615      	mov	r5, r2
 80037bc:	4604      	mov	r4, r0
 80037be:	460e      	mov	r6, r1
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 80037c0:	221c      	movs	r2, #28
 80037c2:	2100      	movs	r1, #0
 80037c4:	a803      	add	r0, sp, #12
	uECC_vli_modSub(result, result, _3, curve->p, num_words); /* r = x^2 - 3 */
 80037c6:	1d2f      	adds	r7, r5, #4
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 80037c8:	f000 fea7 	bl	800451a <memset>
	wordcount_t num_words = curve->num_words;
 80037cc:	f995 8000 	ldrsb.w	r8, [r5]
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 80037d0:	2303      	movs	r3, #3
	uECC_vli_modSquare_fast(result, x, curve); /* r = x^2 */
 80037d2:	462a      	mov	r2, r5
 80037d4:	4631      	mov	r1, r6
 80037d6:	4620      	mov	r0, r4
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 80037d8:	9302      	str	r3, [sp, #8]
	uECC_vli_modSquare_fast(result, x, curve); /* r = x^2 */
 80037da:	f7ff ff3e 	bl	800365a <uECC_vli_modSquare_fast>
	uECC_vli_modSub(result, result, _3, curve->p, num_words); /* r = x^2 - 3 */
 80037de:	463b      	mov	r3, r7
 80037e0:	aa02      	add	r2, sp, #8
 80037e2:	4621      	mov	r1, r4
 80037e4:	4620      	mov	r0, r4
 80037e6:	f8cd 8000 	str.w	r8, [sp]
 80037ea:	f7ff fe6a 	bl	80034c2 <uECC_vli_modSub>
	uECC_vli_modMult_fast(result, result, x, curve); /* r = x^3 - 3x */
 80037ee:	462b      	mov	r3, r5
 80037f0:	4632      	mov	r2, r6
 80037f2:	4621      	mov	r1, r4
 80037f4:	4620      	mov	r0, r4
 80037f6:	f7ff ff20 	bl	800363a <uECC_vli_modMult_fast>
	uECC_vli_modAdd(result, result, curve->b, curve->p, num_words);
 80037fa:	463b      	mov	r3, r7
 80037fc:	f105 0284 	add.w	r2, r5, #132	@ 0x84
 8003800:	4621      	mov	r1, r4
 8003802:	4620      	mov	r0, r4
 8003804:	f8cd 8000 	str.w	r8, [sp]
 8003808:	f7ff fe42 	bl	8003490 <uECC_vli_modAdd>
}
 800380c:	b00a      	add	sp, #40	@ 0x28
 800380e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003812 <uECC_vli_modInv>:
{
 8003812:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003814:	460f      	mov	r7, r1
 8003816:	b0a1      	sub	sp, #132	@ 0x84
 8003818:	4606      	mov	r6, r0
	if (uECC_vli_isZero(input, num_words)) {
 800381a:	4619      	mov	r1, r3
 800381c:	4638      	mov	r0, r7
{
 800381e:	4615      	mov	r5, r2
 8003820:	461c      	mov	r4, r3
	if (uECC_vli_isZero(input, num_words)) {
 8003822:	f7ff fcf5 	bl	8003210 <uECC_vli_isZero>
 8003826:	b128      	cbz	r0, 8003834 <uECC_vli_modInv+0x22>
		uECC_vli_clear(result, num_words);
 8003828:	4630      	mov	r0, r6
}
 800382a:	b021      	add	sp, #132	@ 0x84
 800382c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		uECC_vli_clear(result, num_words);
 8003830:	f7ff bce3 	b.w	80031fa <uECC_vli_clear>
	uECC_vli_set(a, input, num_words);
 8003834:	4622      	mov	r2, r4
 8003836:	4639      	mov	r1, r7
 8003838:	4668      	mov	r0, sp
 800383a:	f7ff fd1c 	bl	8003276 <uECC_vli_set>
	uECC_vli_set(b, mod, num_words);
 800383e:	4629      	mov	r1, r5
 8003840:	a808      	add	r0, sp, #32
 8003842:	f7ff fd18 	bl	8003276 <uECC_vli_set>
	uECC_vli_clear(u, num_words);
 8003846:	a810      	add	r0, sp, #64	@ 0x40
 8003848:	4621      	mov	r1, r4
 800384a:	f7ff fcd6 	bl	80031fa <uECC_vli_clear>
	u[0] = 1;
 800384e:	2301      	movs	r3, #1
	uECC_vli_clear(v, num_words);
 8003850:	a818      	add	r0, sp, #96	@ 0x60
	u[0] = 1;
 8003852:	9310      	str	r3, [sp, #64]	@ 0x40
	uECC_vli_clear(v, num_words);
 8003854:	f7ff fcd1 	bl	80031fa <uECC_vli_clear>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 8003858:	4622      	mov	r2, r4
 800385a:	a908      	add	r1, sp, #32
 800385c:	4668      	mov	r0, sp
 800385e:	f7ff fd16 	bl	800328e <uECC_vli_cmp_unsafe>
 8003862:	b930      	cbnz	r0, 8003872 <uECC_vli_modInv+0x60>
  	uECC_vli_set(result, u, num_words);
 8003864:	4622      	mov	r2, r4
 8003866:	a910      	add	r1, sp, #64	@ 0x40
 8003868:	4630      	mov	r0, r6
 800386a:	f7ff fd04 	bl	8003276 <uECC_vli_set>
}
 800386e:	b021      	add	sp, #132	@ 0x84
 8003870:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (EVEN(a)) {
 8003872:	9b00      	ldr	r3, [sp, #0]
 8003874:	07da      	lsls	r2, r3, #31
 8003876:	d409      	bmi.n	800388c <uECC_vli_modInv+0x7a>
			uECC_vli_rshift1(a, num_words);
 8003878:	4621      	mov	r1, r4
 800387a:	4668      	mov	r0, sp
 800387c:	f7ff fc28 	bl	80030d0 <uECC_vli_rshift1>
      			vli_modInv_update(u, mod, num_words);
 8003880:	4622      	mov	r2, r4
 8003882:	4629      	mov	r1, r5
 8003884:	a810      	add	r0, sp, #64	@ 0x40
      			vli_modInv_update(v, mod, num_words);
 8003886:	f7ff fc30 	bl	80030ea <vli_modInv_update>
 800388a:	e7e5      	b.n	8003858 <uECC_vli_modInv+0x46>
    		} else if (EVEN(b)) {
 800388c:	9b08      	ldr	r3, [sp, #32]
 800388e:	07db      	lsls	r3, r3, #31
 8003890:	d407      	bmi.n	80038a2 <uECC_vli_modInv+0x90>
			uECC_vli_rshift1(b, num_words);
 8003892:	4621      	mov	r1, r4
 8003894:	a808      	add	r0, sp, #32
 8003896:	f7ff fc1b 	bl	80030d0 <uECC_vli_rshift1>
      			vli_modInv_update(v, mod, num_words);
 800389a:	4622      	mov	r2, r4
 800389c:	4629      	mov	r1, r5
 800389e:	a818      	add	r0, sp, #96	@ 0x60
 80038a0:	e7f1      	b.n	8003886 <uECC_vli_modInv+0x74>
		} else if (cmpResult > 0) {
 80038a2:	2800      	cmp	r0, #0
			uECC_vli_sub(a, a, b, num_words);
 80038a4:	4623      	mov	r3, r4
		} else if (cmpResult > 0) {
 80038a6:	dd1c      	ble.n	80038e2 <uECC_vli_modInv+0xd0>
			uECC_vli_sub(a, a, b, num_words);
 80038a8:	aa08      	add	r2, sp, #32
 80038aa:	4669      	mov	r1, sp
 80038ac:	4668      	mov	r0, sp
 80038ae:	f7ff fd15 	bl	80032dc <uECC_vli_sub>
			uECC_vli_rshift1(a, num_words);
 80038b2:	4621      	mov	r1, r4
 80038b4:	4668      	mov	r0, sp
 80038b6:	f7ff fc0b 	bl	80030d0 <uECC_vli_rshift1>
			if (uECC_vli_cmp_unsafe(u, v, num_words) < 0) {
 80038ba:	4622      	mov	r2, r4
 80038bc:	a918      	add	r1, sp, #96	@ 0x60
 80038be:	a810      	add	r0, sp, #64	@ 0x40
 80038c0:	f7ff fce5 	bl	800328e <uECC_vli_cmp_unsafe>
 80038c4:	2800      	cmp	r0, #0
 80038c6:	da05      	bge.n	80038d4 <uECC_vli_modInv+0xc2>
        			uECC_vli_add(u, u, mod, num_words);
 80038c8:	a910      	add	r1, sp, #64	@ 0x40
 80038ca:	4623      	mov	r3, r4
 80038cc:	462a      	mov	r2, r5
 80038ce:	4608      	mov	r0, r1
 80038d0:	f7ff fbe5 	bl	800309e <uECC_vli_add>
      			uECC_vli_sub(u, u, v, num_words);
 80038d4:	a910      	add	r1, sp, #64	@ 0x40
 80038d6:	4623      	mov	r3, r4
 80038d8:	aa18      	add	r2, sp, #96	@ 0x60
 80038da:	4608      	mov	r0, r1
 80038dc:	f7ff fcfe 	bl	80032dc <uECC_vli_sub>
 80038e0:	e7ce      	b.n	8003880 <uECC_vli_modInv+0x6e>
      			uECC_vli_sub(b, b, a, num_words);
 80038e2:	466a      	mov	r2, sp
 80038e4:	a808      	add	r0, sp, #32
 80038e6:	f7ff fcf9 	bl	80032dc <uECC_vli_sub>
      			uECC_vli_rshift1(b, num_words);
 80038ea:	4621      	mov	r1, r4
 80038ec:	a808      	add	r0, sp, #32
 80038ee:	f7ff fbef 	bl	80030d0 <uECC_vli_rshift1>
      			if (uECC_vli_cmp_unsafe(v, u, num_words) < 0) {
 80038f2:	4622      	mov	r2, r4
 80038f4:	a910      	add	r1, sp, #64	@ 0x40
 80038f6:	a818      	add	r0, sp, #96	@ 0x60
 80038f8:	f7ff fcc9 	bl	800328e <uECC_vli_cmp_unsafe>
 80038fc:	2800      	cmp	r0, #0
 80038fe:	da05      	bge.n	800390c <uECC_vli_modInv+0xfa>
        			uECC_vli_add(v, v, mod, num_words);
 8003900:	a918      	add	r1, sp, #96	@ 0x60
 8003902:	4623      	mov	r3, r4
 8003904:	462a      	mov	r2, r5
 8003906:	4608      	mov	r0, r1
 8003908:	f7ff fbc9 	bl	800309e <uECC_vli_add>
      			uECC_vli_sub(v, v, u, num_words);
 800390c:	a918      	add	r1, sp, #96	@ 0x60
 800390e:	4623      	mov	r3, r4
 8003910:	aa10      	add	r2, sp, #64	@ 0x40
 8003912:	4608      	mov	r0, r1
 8003914:	f7ff fce2 	bl	80032dc <uECC_vli_sub>
 8003918:	e7bf      	b.n	800389a <uECC_vli_modInv+0x88>
	...

0800391c <uECC_secp256r1>:
}
 800391c:	4800      	ldr	r0, [pc, #0]	@ (8003920 <uECC_secp256r1+0x4>)
 800391e:	4770      	bx	lr
 8003920:	08005784 	.word	0x08005784

08003924 <apply_z>:
	return uECC_vli_isZero(point, curve->num_words * 2);
}

void apply_z(uECC_word_t * X1, uECC_word_t * Y1, const uECC_word_t * const Z,
	     uECC_Curve curve)
{
 8003924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003926:	4615      	mov	r5, r2
 8003928:	b089      	sub	sp, #36	@ 0x24
 800392a:	461c      	mov	r4, r3
 800392c:	4607      	mov	r7, r0
 800392e:	460e      	mov	r6, r1
	uECC_word_t t1[NUM_ECC_WORDS];

	uECC_vli_modSquare_fast(t1, Z, curve);    /* z^2 */
 8003930:	461a      	mov	r2, r3
 8003932:	4629      	mov	r1, r5
 8003934:	4668      	mov	r0, sp
 8003936:	f7ff fe90 	bl	800365a <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t1, curve); /* x1 * z^2 */
 800393a:	4623      	mov	r3, r4
 800393c:	466a      	mov	r2, sp
 800393e:	4639      	mov	r1, r7
 8003940:	4638      	mov	r0, r7
 8003942:	f7ff fe7a 	bl	800363a <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(t1, t1, Z, curve);  /* z^3 */
 8003946:	4623      	mov	r3, r4
 8003948:	462a      	mov	r2, r5
 800394a:	4669      	mov	r1, sp
 800394c:	4668      	mov	r0, sp
 800394e:	f7ff fe74 	bl	800363a <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(Y1, Y1, t1, curve); /* y1 * z^3 */
 8003952:	4623      	mov	r3, r4
 8003954:	466a      	mov	r2, sp
 8003956:	4631      	mov	r1, r6
 8003958:	4630      	mov	r0, r6
 800395a:	f7ff fe6e 	bl	800363a <uECC_vli_modMult_fast>
}
 800395e:	b009      	add	sp, #36	@ 0x24
 8003960:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003962 <XYcZ_add>:
}

void XYcZ_add(uECC_word_t * X1, uECC_word_t * Y1,
	      uECC_word_t * X2, uECC_word_t * Y2,
	      uECC_Curve curve)
{
 8003962:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003966:	b08a      	sub	sp, #40	@ 0x28
 8003968:	4614      	mov	r4, r2
 800396a:	461f      	mov	r7, r3
 800396c:	4680      	mov	r8, r0
 800396e:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 8003972:	4689      	mov	r9, r1
	/* t1 = X1, t2 = Y1, t3 = X2, t4 = Y2 */
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;

	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 8003974:	4602      	mov	r2, r0
 8003976:	4621      	mov	r1, r4
	wordcount_t num_words = curve->num_words;
 8003978:	4655      	mov	r5, sl
	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 800397a:	a802      	add	r0, sp, #8
	wordcount_t num_words = curve->num_words;
 800397c:	f915 6b04 	ldrsb.w	r6, [r5], #4
	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 8003980:	462b      	mov	r3, r5
 8003982:	9600      	str	r6, [sp, #0]
 8003984:	f7ff fd9d 	bl	80034c2 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, t5, curve); /* t5 = (x2 - x1)^2 = A */
 8003988:	a902      	add	r1, sp, #8
 800398a:	4652      	mov	r2, sl
 800398c:	4608      	mov	r0, r1
 800398e:	f7ff fe64 	bl	800365a <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = x1*A = B */
 8003992:	4653      	mov	r3, sl
 8003994:	aa02      	add	r2, sp, #8
 8003996:	4641      	mov	r1, r8
 8003998:	4640      	mov	r0, r8
 800399a:	f7ff fe4e 	bl	800363a <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(X2, X2, t5, curve); /* t3 = x2*A = C */
 800399e:	4653      	mov	r3, sl
 80039a0:	aa02      	add	r2, sp, #8
 80039a2:	4621      	mov	r1, r4
 80039a4:	4620      	mov	r0, r4
 80039a6:	f7ff fe48 	bl	800363a <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y2 - y1 */
 80039aa:	462b      	mov	r3, r5
 80039ac:	464a      	mov	r2, r9
 80039ae:	4639      	mov	r1, r7
 80039b0:	4638      	mov	r0, r7
 80039b2:	9600      	str	r6, [sp, #0]
 80039b4:	f7ff fd85 	bl	80034c2 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, Y2, curve); /* t5 = (y2 - y1)^2 = D */
 80039b8:	4652      	mov	r2, sl
 80039ba:	4639      	mov	r1, r7
 80039bc:	a802      	add	r0, sp, #8
 80039be:	f7ff fe4c 	bl	800365a <uECC_vli_modSquare_fast>

	uECC_vli_modSub(t5, t5, X1, curve->p, num_words); /* t5 = D - B */
 80039c2:	a902      	add	r1, sp, #8
 80039c4:	462b      	mov	r3, r5
 80039c6:	4642      	mov	r2, r8
 80039c8:	4608      	mov	r0, r1
 80039ca:	9600      	str	r6, [sp, #0]
 80039cc:	f7ff fd79 	bl	80034c2 <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, X2, curve->p, num_words); /* t5 = D - B - C = x3 */
 80039d0:	a902      	add	r1, sp, #8
 80039d2:	462b      	mov	r3, r5
 80039d4:	4622      	mov	r2, r4
 80039d6:	4608      	mov	r0, r1
 80039d8:	9600      	str	r6, [sp, #0]
 80039da:	f7ff fd72 	bl	80034c2 <uECC_vli_modSub>
	uECC_vli_modSub(X2, X2, X1, curve->p, num_words); /* t3 = C - B */
 80039de:	462b      	mov	r3, r5
 80039e0:	4642      	mov	r2, r8
 80039e2:	4621      	mov	r1, r4
 80039e4:	4620      	mov	r0, r4
 80039e6:	9600      	str	r6, [sp, #0]
 80039e8:	f7ff fd6b 	bl	80034c2 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y1, Y1, X2, curve); /* t2 = y1*(C - B) */
 80039ec:	4653      	mov	r3, sl
 80039ee:	4622      	mov	r2, r4
 80039f0:	4649      	mov	r1, r9
 80039f2:	4648      	mov	r0, r9
 80039f4:	f7ff fe21 	bl	800363a <uECC_vli_modMult_fast>
	uECC_vli_modSub(X2, X1, t5, curve->p, num_words); /* t3 = B - x3 */
 80039f8:	462b      	mov	r3, r5
 80039fa:	aa02      	add	r2, sp, #8
 80039fc:	4641      	mov	r1, r8
 80039fe:	4620      	mov	r0, r4
 8003a00:	9600      	str	r6, [sp, #0]
 8003a02:	f7ff fd5e 	bl	80034c2 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y2, Y2, X2, curve); /* t4 = (y2 - y1)*(B - x3) */
 8003a06:	4653      	mov	r3, sl
 8003a08:	4622      	mov	r2, r4
 8003a0a:	4639      	mov	r1, r7
 8003a0c:	4638      	mov	r0, r7
 8003a0e:	f7ff fe14 	bl	800363a <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y3 */
 8003a12:	462b      	mov	r3, r5
 8003a14:	464a      	mov	r2, r9
 8003a16:	4639      	mov	r1, r7
 8003a18:	4638      	mov	r0, r7
 8003a1a:	9600      	str	r6, [sp, #0]
 8003a1c:	f7ff fd51 	bl	80034c2 <uECC_vli_modSub>

	uECC_vli_set(X2, t5, num_words);
 8003a20:	4632      	mov	r2, r6
 8003a22:	a902      	add	r1, sp, #8
 8003a24:	4620      	mov	r0, r4
 8003a26:	f7ff fc26 	bl	8003276 <uECC_vli_set>
}
 8003a2a:	b00a      	add	sp, #40	@ 0x28
 8003a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003a30 <uECC_vli_bytesToNative>:
}

/* Converts big-endian bytes to an integer in uECC native format. */
void uECC_vli_bytesToNative(unsigned int *native, const uint8_t *bytes,
			    int num_bytes)
{
 8003a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a32:	460e      	mov	r6, r1
	wordcount_t i;
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 8003a34:	1cd1      	adds	r1, r2, #3
{
 8003a36:	4614      	mov	r4, r2
	for (i = 0; i < num_bytes; ++i) {
 8003a38:	f04f 0500 	mov.w	r5, #0
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 8003a3c:	bf48      	it	mi
 8003a3e:	1d91      	addmi	r1, r2, #6
		unsigned b = num_bytes - 1 - i;
 8003a40:	1e67      	subs	r7, r4, #1
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 8003a42:	f341 0187 	sbfx	r1, r1, #2, #8
 8003a46:	f7ff fbd8 	bl	80031fa <uECC_vli_clear>
	for (i = 0; i < num_bytes; ++i) {
 8003a4a:	b26a      	sxtb	r2, r5
 8003a4c:	3501      	adds	r5, #1
 8003a4e:	42a2      	cmp	r2, r4
 8003a50:	db00      	blt.n	8003a54 <uECC_vli_bytesToNative+0x24>
		native[b / uECC_WORD_SIZE] |=
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
  	}
}
 8003a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		unsigned b = num_bytes - 1 - i;
 8003a54:	1abb      	subs	r3, r7, r2
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
 8003a56:	5cb2      	ldrb	r2, [r6, r2]
		native[b / uECC_WORD_SIZE] |=
 8003a58:	f023 0103 	bic.w	r1, r3, #3
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
 8003a5c:	f003 0303 	and.w	r3, r3, #3
 8003a60:	00db      	lsls	r3, r3, #3
 8003a62:	409a      	lsls	r2, r3
		native[b / uECC_WORD_SIZE] |=
 8003a64:	5843      	ldr	r3, [r0, r1]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	5043      	str	r3, [r0, r1]
	for (i = 0; i < num_bytes; ++i) {
 8003a6a:	e7ee      	b.n	8003a4a <uECC_vli_bytesToNative+0x1a>

08003a6c <bits2int>:
#include "ecc_dsa.h"


static void bits2int(uECC_word_t *native, const uint8_t *bits,
		     unsigned bits_size, uECC_Curve curve)
{
 8003a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a70:	461f      	mov	r7, r3
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8003a72:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
{
 8003a76:	4606      	mov	r6, r0
 8003a78:	4688      	mov	r8, r1
	unsigned num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8003a7a:	f113 041f 	adds.w	r4, r3, #31
 8003a7e:	bf48      	it	mi
 8003a80:	f103 043e 	addmi.w	r4, r3, #62	@ 0x3e
 8003a84:	1165      	asrs	r5, r4, #5
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8003a86:	1ddc      	adds	r4, r3, #7
 8003a88:	bf48      	it	mi
 8003a8a:	f103 040e 	addmi.w	r4, r3, #14

	if (bits_size > num_n_bytes) {
		bits_size = num_n_bytes;
	}

	uECC_vli_clear(native, num_n_words);
 8003a8e:	fa4f f985 	sxtb.w	r9, r5
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8003a92:	10e4      	asrs	r4, r4, #3
	uECC_vli_clear(native, num_n_words);
 8003a94:	4649      	mov	r1, r9
	if (bits_size > num_n_bytes) {
 8003a96:	4294      	cmp	r4, r2
 8003a98:	bf28      	it	cs
 8003a9a:	4614      	movcs	r4, r2
	uECC_vli_clear(native, num_n_words);
 8003a9c:	f7ff fbad 	bl	80031fa <uECC_vli_clear>
	uECC_vli_bytesToNative(native, bits, bits_size);
 8003aa0:	4641      	mov	r1, r8
 8003aa2:	4630      	mov	r0, r6
 8003aa4:	4622      	mov	r2, r4
 8003aa6:	f7ff ffc3 	bl	8003a30 <uECC_vli_bytesToNative>
	if (bits_size * 8 <= (unsigned)curve->num_n_bits) {
 8003aaa:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003aae:	00e3      	lsls	r3, r4, #3
 8003ab0:	ebb2 0fc4 	cmp.w	r2, r4, lsl #3
 8003ab4:	d220      	bcs.n	8003af8 <bits2int+0x8c>
		return;
	}
	shift = bits_size * 8 - curve->num_n_bits;
 8003ab6:	1a9b      	subs	r3, r3, r2
	carry = 0;
	ptr = native + num_n_words;
 8003ab8:	eb06 0485 	add.w	r4, r6, r5, lsl #2
	carry = 0;
 8003abc:	2100      	movs	r1, #0
	while (ptr-- > native) {
		uECC_word_t temp = *ptr;
		*ptr = (temp >> shift) | carry;
		carry = temp << (uECC_WORD_BITS - shift);
 8003abe:	f1c3 0520 	rsb	r5, r3, #32
	while (ptr-- > native) {
 8003ac2:	42a6      	cmp	r6, r4
 8003ac4:	d30f      	bcc.n	8003ae6 <bits2int+0x7a>
	}

	/* Reduce mod curve_n */
	if (uECC_vli_cmp_unsafe(curve->n, native, num_n_words) != 1) {
 8003ac6:	3724      	adds	r7, #36	@ 0x24
 8003ac8:	464a      	mov	r2, r9
 8003aca:	4631      	mov	r1, r6
 8003acc:	4638      	mov	r0, r7
 8003ace:	f7ff fbde 	bl	800328e <uECC_vli_cmp_unsafe>
 8003ad2:	2801      	cmp	r0, #1
 8003ad4:	d010      	beq.n	8003af8 <bits2int+0x8c>
		uECC_vli_sub(native, native, curve->n, num_n_words);
 8003ad6:	464b      	mov	r3, r9
 8003ad8:	463a      	mov	r2, r7
 8003ada:	4631      	mov	r1, r6
 8003adc:	4630      	mov	r0, r6
	}
}
 8003ade:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		uECC_vli_sub(native, native, curve->n, num_n_words);
 8003ae2:	f7ff bbfb 	b.w	80032dc <uECC_vli_sub>
		uECC_word_t temp = *ptr;
 8003ae6:	f854 0d04 	ldr.w	r0, [r4, #-4]!
		*ptr = (temp >> shift) | carry;
 8003aea:	fa20 f203 	lsr.w	r2, r0, r3
 8003aee:	430a      	orrs	r2, r1
		carry = temp << (uECC_WORD_BITS - shift);
 8003af0:	fa00 f105 	lsl.w	r1, r0, r5
		*ptr = (temp >> shift) | carry;
 8003af4:	6022      	str	r2, [r4, #0]
		carry = temp << (uECC_WORD_BITS - shift);
 8003af6:	e7e4      	b.n	8003ac2 <bits2int+0x56>
}
 8003af8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003afc <uECC_verify>:
}

int uECC_verify(const uint8_t *public_key, const uint8_t *message_hash,
		unsigned hash_size, const uint8_t *signature,
	        uECC_Curve curve)
{
 8003afc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b00:	b0fd      	sub	sp, #500	@ 0x1f4
 8003b02:	461f      	mov	r7, r3
 8003b04:	4681      	mov	r9, r0
 8003b06:	9d86      	ldr	r5, [sp, #536]	@ 0x218
	uECC_word_t _public[NUM_ECC_WORDS * 2];
	uECC_word_t r[NUM_ECC_WORDS], s[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);

	rx[num_n_words - 1] = 0;
 8003b08:	f10d 0890 	add.w	r8, sp, #144	@ 0x90
{
 8003b0c:	9207      	str	r2, [sp, #28]
	r[num_n_words - 1] = 0;
 8003b0e:	aa7c      	add	r2, sp, #496	@ 0x1f0
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8003b10:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
	wordcount_t num_words = curve->num_words;
 8003b14:	f995 4000 	ldrsb.w	r4, [r5]
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8003b18:	f113 061f 	adds.w	r6, r3, #31
{
 8003b1c:	9104      	str	r1, [sp, #16]
	s[num_n_words - 1] = 0;

	uECC_vli_bytesToNative(_public, public_key, curve->num_bytes);
 8003b1e:	4601      	mov	r1, r0
 8003b20:	a86c      	add	r0, sp, #432	@ 0x1b0
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8003b22:	bf48      	it	mi
 8003b24:	f103 063e 	addmi.w	r6, r3, #62	@ 0x3e
	rx[num_n_words - 1] = 0;
 8003b28:	2300      	movs	r3, #0
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8003b2a:	f346 1647 	sbfx	r6, r6, #5, #8
	rx[num_n_words - 1] = 0;
 8003b2e:	f106 3bff 	add.w	fp, r6, #4294967295
	r[num_n_words - 1] = 0;
 8003b32:	eb02 028b 	add.w	r2, r2, fp, lsl #2
	rx[num_n_words - 1] = 0;
 8003b36:	f848 302b 	str.w	r3, [r8, fp, lsl #2]
	r[num_n_words - 1] = 0;
 8003b3a:	f842 3cc0 	str.w	r3, [r2, #-192]
	s[num_n_words - 1] = 0;
 8003b3e:	f842 3ca0 	str.w	r3, [r2, #-160]
	uECC_vli_bytesToNative(_public, public_key, curve->num_bytes);
 8003b42:	f995 2001 	ldrsb.w	r2, [r5, #1]
 8003b46:	f7ff ff73 	bl	8003a30 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 8003b4a:	f995 2001 	ldrsb.w	r2, [r5, #1]
 8003b4e:	00a3      	lsls	r3, r4, #2
 8003b50:	eb09 0102 	add.w	r1, r9, r2
 8003b54:	9306      	str	r3, [sp, #24]
 8003b56:	ab6c      	add	r3, sp, #432	@ 0x1b0
 8003b58:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	9303      	str	r3, [sp, #12]
 8003b60:	f7ff ff66 	bl	8003a30 <uECC_vli_bytesToNative>
			       curve->num_bytes);
	uECC_vli_bytesToNative(r, signature, curve->num_bytes);
 8003b64:	f995 2001 	ldrsb.w	r2, [r5, #1]
 8003b68:	4639      	mov	r1, r7
 8003b6a:	a84c      	add	r0, sp, #304	@ 0x130
 8003b6c:	f7ff ff60 	bl	8003a30 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(s, signature + curve->num_bytes, curve->num_bytes);
 8003b70:	f995 2001 	ldrsb.w	r2, [r5, #1]
 8003b74:	a854      	add	r0, sp, #336	@ 0x150
 8003b76:	18b9      	adds	r1, r7, r2
 8003b78:	f7ff ff5a 	bl	8003a30 <uECC_vli_bytesToNative>

	/* r, s must not be 0. */
	if (uECC_vli_isZero(r, num_words) || uECC_vli_isZero(s, num_words)) {
 8003b7c:	4621      	mov	r1, r4
 8003b7e:	a84c      	add	r0, sp, #304	@ 0x130
 8003b80:	f7ff fb46 	bl	8003210 <uECC_vli_isZero>
 8003b84:	b118      	cbz	r0, 8003b8e <uECC_verify+0x92>
		return 0;
 8003b86:	2000      	movs	r0, #0
		uECC_vli_sub(rx, rx, curve->n, num_n_words);
	}

	/* Accept only if v == r. */
	return (int)(uECC_vli_equal(rx, r, num_words) == 0);
}
 8003b88:	b07d      	add	sp, #500	@ 0x1f4
 8003b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (uECC_vli_isZero(r, num_words) || uECC_vli_isZero(s, num_words)) {
 8003b8e:	4621      	mov	r1, r4
 8003b90:	a854      	add	r0, sp, #336	@ 0x150
 8003b92:	f7ff fb3d 	bl	8003210 <uECC_vli_isZero>
 8003b96:	9002      	str	r0, [sp, #8]
 8003b98:	2800      	cmp	r0, #0
 8003b9a:	d1f4      	bne.n	8003b86 <uECC_verify+0x8a>
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8003b9c:	f105 0a24 	add.w	sl, r5, #36	@ 0x24
 8003ba0:	4632      	mov	r2, r6
 8003ba2:	a94c      	add	r1, sp, #304	@ 0x130
 8003ba4:	4650      	mov	r0, sl
 8003ba6:	f7ff fb72 	bl	800328e <uECC_vli_cmp_unsafe>
 8003baa:	2801      	cmp	r0, #1
 8003bac:	d1eb      	bne.n	8003b86 <uECC_verify+0x8a>
	    uECC_vli_cmp_unsafe(curve->n, s, num_n_words) != 1) {
 8003bae:	4632      	mov	r2, r6
 8003bb0:	a954      	add	r1, sp, #336	@ 0x150
 8003bb2:	4650      	mov	r0, sl
 8003bb4:	f7ff fb6b 	bl	800328e <uECC_vli_cmp_unsafe>
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8003bb8:	2801      	cmp	r0, #1
	    uECC_vli_cmp_unsafe(curve->n, s, num_n_words) != 1) {
 8003bba:	9005      	str	r0, [sp, #20]
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8003bbc:	d1e3      	bne.n	8003b86 <uECC_verify+0x8a>
	uECC_vli_modInv(z, s, curve->n, num_n_words); /* z = 1/s */
 8003bbe:	4633      	mov	r3, r6
 8003bc0:	4652      	mov	r2, sl
 8003bc2:	a954      	add	r1, sp, #336	@ 0x150
 8003bc4:	a81c      	add	r0, sp, #112	@ 0x70
	u1[num_n_words - 1] = 0;
 8003bc6:	af0c      	add	r7, sp, #48	@ 0x30
	uECC_vli_modInv(z, s, curve->n, num_n_words); /* z = 1/s */
 8003bc8:	f7ff fe23 	bl	8003812 <uECC_vli_modInv>
	u1[num_n_words - 1] = 0;
 8003bcc:	9b02      	ldr	r3, [sp, #8]
	uECC_vli_set(sum, _public, num_words);
 8003bce:	f50d 79b8 	add.w	r9, sp, #368	@ 0x170
	bits2int(u1, message_hash, hash_size, curve);
 8003bd2:	4638      	mov	r0, r7
 8003bd4:	9a07      	ldr	r2, [sp, #28]
	u1[num_n_words - 1] = 0;
 8003bd6:	f847 302b 	str.w	r3, [r7, fp, lsl #2]
	bits2int(u1, message_hash, hash_size, curve);
 8003bda:	462b      	mov	r3, r5
 8003bdc:	9904      	ldr	r1, [sp, #16]
 8003bde:	f7ff ff45 	bl	8003a6c <bits2int>
	uECC_vli_modMult(u1, u1, z, curve->n, num_n_words); /* u1 = e/s */
 8003be2:	4639      	mov	r1, r7
 8003be4:	4638      	mov	r0, r7
 8003be6:	4653      	mov	r3, sl
 8003be8:	aa1c      	add	r2, sp, #112	@ 0x70
 8003bea:	9600      	str	r6, [sp, #0]
 8003bec:	f7ff fd15 	bl	800361a <uECC_vli_modMult>
	uECC_vli_modMult(u2, r, z, curve->n, num_n_words); /* u2 = r/s */
 8003bf0:	4653      	mov	r3, sl
 8003bf2:	aa1c      	add	r2, sp, #112	@ 0x70
 8003bf4:	a94c      	add	r1, sp, #304	@ 0x130
 8003bf6:	a814      	add	r0, sp, #80	@ 0x50
 8003bf8:	9600      	str	r6, [sp, #0]
 8003bfa:	f7ff fd0e 	bl	800361a <uECC_vli_modMult>
	uECC_vli_set(sum, _public, num_words);
 8003bfe:	4648      	mov	r0, r9
 8003c00:	4622      	mov	r2, r4
 8003c02:	a96c      	add	r1, sp, #432	@ 0x1b0
 8003c04:	f7ff fb37 	bl	8003276 <uECC_vli_set>
	uECC_vli_set(sum + num_words, _public + num_words, num_words);
 8003c08:	4622      	mov	r2, r4
 8003c0a:	00a3      	lsls	r3, r4, #2
 8003c0c:	9903      	ldr	r1, [sp, #12]
 8003c0e:	eb09 0b03 	add.w	fp, r9, r3
 8003c12:	4658      	mov	r0, fp
 8003c14:	f7ff fb2f 	bl	8003276 <uECC_vli_set>
	uECC_vli_set(tx, curve->G, num_words);
 8003c18:	f105 0344 	add.w	r3, r5, #68	@ 0x44
 8003c1c:	4622      	mov	r2, r4
 8003c1e:	a834      	add	r0, sp, #208	@ 0xd0
 8003c20:	4619      	mov	r1, r3
 8003c22:	9303      	str	r3, [sp, #12]
 8003c24:	f7ff fb27 	bl	8003276 <uECC_vli_set>
	uECC_vli_set(ty, curve->G + num_words, num_words);
 8003c28:	9b03      	ldr	r3, [sp, #12]
 8003c2a:	00a1      	lsls	r1, r4, #2
 8003c2c:	4622      	mov	r2, r4
 8003c2e:	a83c      	add	r0, sp, #240	@ 0xf0
 8003c30:	1859      	adds	r1, r3, r1
 8003c32:	f7ff fb20 	bl	8003276 <uECC_vli_set>
	uECC_vli_modSub(z, sum, tx, curve->p, num_words); /* z = x2 - x1 */
 8003c36:	1d2b      	adds	r3, r5, #4
 8003c38:	4649      	mov	r1, r9
 8003c3a:	aa34      	add	r2, sp, #208	@ 0xd0
 8003c3c:	a81c      	add	r0, sp, #112	@ 0x70
 8003c3e:	9400      	str	r4, [sp, #0]
 8003c40:	9304      	str	r3, [sp, #16]
 8003c42:	f7ff fc3e 	bl	80034c2 <uECC_vli_modSub>
	XYcZ_add(tx, ty, sum, sum + num_words, curve);
 8003c46:	465b      	mov	r3, fp
 8003c48:	464a      	mov	r2, r9
 8003c4a:	a93c      	add	r1, sp, #240	@ 0xf0
 8003c4c:	a834      	add	r0, sp, #208	@ 0xd0
 8003c4e:	9500      	str	r5, [sp, #0]
 8003c50:	f7ff fe87 	bl	8003962 <XYcZ_add>
	uECC_vli_modInv(z, z, curve->p, num_words); /* z = 1/z */
 8003c54:	a91c      	add	r1, sp, #112	@ 0x70
 8003c56:	4623      	mov	r3, r4
 8003c58:	1d2a      	adds	r2, r5, #4
 8003c5a:	4608      	mov	r0, r1
 8003c5c:	f7ff fdd9 	bl	8003812 <uECC_vli_modInv>
	apply_z(sum, sum + num_words, z, curve);
 8003c60:	aa1c      	add	r2, sp, #112	@ 0x70
 8003c62:	4659      	mov	r1, fp
 8003c64:	4648      	mov	r0, r9
 8003c66:	462b      	mov	r3, r5
	points[0] = 0;
 8003c68:	f10d 0b20 	add.w	fp, sp, #32
	apply_z(sum, sum + num_words, z, curve);
 8003c6c:	f7ff fe5a 	bl	8003924 <apply_z>
	points[0] = 0;
 8003c70:	9b02      	ldr	r3, [sp, #8]
	num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 8003c72:	4631      	mov	r1, r6
 8003c74:	4638      	mov	r0, r7
	points[0] = 0;
 8003c76:	9308      	str	r3, [sp, #32]
	points[1] = curve->G;
 8003c78:	9b03      	ldr	r3, [sp, #12]
 8003c7a:	9309      	str	r3, [sp, #36]	@ 0x24
	points[2] = _public;
 8003c7c:	ab6c      	add	r3, sp, #432	@ 0x1b0
	points[3] = sum;
 8003c7e:	e9cd 390a 	strd	r3, r9, [sp, #40]	@ 0x28
	num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 8003c82:	f7ff fadd 	bl	8003240 <uECC_vli_numBits>
 8003c86:	4681      	mov	r9, r0
 8003c88:	4631      	mov	r1, r6
 8003c8a:	a814      	add	r0, sp, #80	@ 0x50
 8003c8c:	f7ff fad8 	bl	8003240 <uECC_vli_numBits>
	return (a > b ? a : b);
 8003c90:	4581      	cmp	r9, r0
 8003c92:	bfb8      	it	lt
 8003c94:	4681      	movlt	r9, r0
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8003c96:	4638      	mov	r0, r7
 8003c98:	fa1f f989 	uxth.w	r9, r9
 8003c9c:	f109 31ff 	add.w	r1, r9, #4294967295
	for (i = num_bits - 2; i >= 0; --i) {
 8003ca0:	f1a9 0902 	sub.w	r9, r9, #2
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8003ca4:	b209      	sxth	r1, r1
 8003ca6:	9102      	str	r1, [sp, #8]
 8003ca8:	f7ff fac1 	bl	800322e <uECC_vli_testBit>
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 8003cac:	9902      	ldr	r1, [sp, #8]
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8003cae:	4607      	mov	r7, r0
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 8003cb0:	a814      	add	r0, sp, #80	@ 0x50
 8003cb2:	f7ff fabc 	bl	800322e <uECC_vli_testBit>
 8003cb6:	3800      	subs	r0, #0
	uECC_vli_set(rx, point, num_words);
 8003cb8:	4622      	mov	r2, r4
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 8003cba:	bf18      	it	ne
 8003cbc:	2001      	movne	r0, #1
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8003cbe:	3f00      	subs	r7, #0
 8003cc0:	bf18      	it	ne
 8003cc2:	2701      	movne	r7, #1
 8003cc4:	ea47 0740 	orr.w	r7, r7, r0, lsl #1
	uECC_vli_set(rx, point, num_words);
 8003cc8:	4640      	mov	r0, r8
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8003cca:	f85b 7027 	ldr.w	r7, [fp, r7, lsl #2]
	uECC_vli_set(rx, point, num_words);
 8003cce:	4639      	mov	r1, r7
 8003cd0:	f7ff fad1 	bl	8003276 <uECC_vli_set>
	uECC_vli_set(ry, point + num_words, num_words);
 8003cd4:	4622      	mov	r2, r4
 8003cd6:	00a3      	lsls	r3, r4, #2
 8003cd8:	a82c      	add	r0, sp, #176	@ 0xb0
 8003cda:	18f9      	adds	r1, r7, r3
 8003cdc:	f7ff facb 	bl	8003276 <uECC_vli_set>
	uECC_vli_clear(z, num_words);
 8003ce0:	4621      	mov	r1, r4
 8003ce2:	a81c      	add	r0, sp, #112	@ 0x70
 8003ce4:	f7ff fa89 	bl	80031fa <uECC_vli_clear>
	z[0] = 1;
 8003ce8:	9b05      	ldr	r3, [sp, #20]
 8003cea:	931c      	str	r3, [sp, #112]	@ 0x70
	for (i = num_bits - 2; i >= 0; --i) {
 8003cec:	fa0f f989 	sxth.w	r9, r9
 8003cf0:	f1b9 0f00 	cmp.w	r9, #0
 8003cf4:	da21      	bge.n	8003d3a <uECC_verify+0x23e>
	uECC_vli_modInv(z, z, curve->p, num_words); /* Z = 1/Z */
 8003cf6:	a91c      	add	r1, sp, #112	@ 0x70
 8003cf8:	4623      	mov	r3, r4
 8003cfa:	9a04      	ldr	r2, [sp, #16]
 8003cfc:	4608      	mov	r0, r1
 8003cfe:	f7ff fd88 	bl	8003812 <uECC_vli_modInv>
	apply_z(rx, ry, z, curve);
 8003d02:	462b      	mov	r3, r5
 8003d04:	aa1c      	add	r2, sp, #112	@ 0x70
 8003d06:	a92c      	add	r1, sp, #176	@ 0xb0
 8003d08:	4640      	mov	r0, r8
 8003d0a:	f7ff fe0b 	bl	8003924 <apply_z>
	if (uECC_vli_cmp_unsafe(curve->n, rx, num_n_words) != 1) {
 8003d0e:	4632      	mov	r2, r6
 8003d10:	4641      	mov	r1, r8
 8003d12:	4650      	mov	r0, sl
 8003d14:	f7ff fabb 	bl	800328e <uECC_vli_cmp_unsafe>
 8003d18:	2801      	cmp	r0, #1
 8003d1a:	d005      	beq.n	8003d28 <uECC_verify+0x22c>
		uECC_vli_sub(rx, rx, curve->n, num_n_words);
 8003d1c:	4633      	mov	r3, r6
 8003d1e:	4652      	mov	r2, sl
 8003d20:	4641      	mov	r1, r8
 8003d22:	4640      	mov	r0, r8
 8003d24:	f7ff fada 	bl	80032dc <uECC_vli_sub>
	return (int)(uECC_vli_equal(rx, r, num_words) == 0);
 8003d28:	4622      	mov	r2, r4
 8003d2a:	a94c      	add	r1, sp, #304	@ 0x130
 8003d2c:	4640      	mov	r0, r8
 8003d2e:	f7ff fac3 	bl	80032b8 <uECC_vli_equal>
 8003d32:	fab0 f080 	clz	r0, r0
 8003d36:	0940      	lsrs	r0, r0, #5
 8003d38:	e726      	b.n	8003b88 <uECC_verify+0x8c>
		curve->double_jacobian(rx, ry, z, curve);
 8003d3a:	462b      	mov	r3, r5
 8003d3c:	aa1c      	add	r2, sp, #112	@ 0x70
 8003d3e:	f8d5 70a4 	ldr.w	r7, [r5, #164]	@ 0xa4
 8003d42:	a92c      	add	r1, sp, #176	@ 0xb0
 8003d44:	4640      	mov	r0, r8
 8003d46:	47b8      	blx	r7
		index = (!!uECC_vli_testBit(u1, i)) | ((!!uECC_vli_testBit(u2, i)) << 1);
 8003d48:	4649      	mov	r1, r9
 8003d4a:	a80c      	add	r0, sp, #48	@ 0x30
 8003d4c:	f7ff fa6f 	bl	800322e <uECC_vli_testBit>
 8003d50:	4649      	mov	r1, r9
 8003d52:	4607      	mov	r7, r0
 8003d54:	a814      	add	r0, sp, #80	@ 0x50
 8003d56:	f7ff fa6a 	bl	800322e <uECC_vli_testBit>
 8003d5a:	3800      	subs	r0, #0
		point = points[index];
 8003d5c:	ab08      	add	r3, sp, #32
		index = (!!uECC_vli_testBit(u1, i)) | ((!!uECC_vli_testBit(u2, i)) << 1);
 8003d5e:	bf18      	it	ne
 8003d60:	2001      	movne	r0, #1
 8003d62:	3f00      	subs	r7, #0
 8003d64:	bf18      	it	ne
 8003d66:	2701      	movne	r7, #1
 8003d68:	ea47 0740 	orr.w	r7, r7, r0, lsl #1
		point = points[index];
 8003d6c:	f853 7027 	ldr.w	r7, [r3, r7, lsl #2]
		if (point) {
 8003d70:	b327      	cbz	r7, 8003dbc <uECC_verify+0x2c0>
			uECC_vli_set(tx, point, num_words);
 8003d72:	4622      	mov	r2, r4
 8003d74:	4639      	mov	r1, r7
 8003d76:	a834      	add	r0, sp, #208	@ 0xd0
 8003d78:	f7ff fa7d 	bl	8003276 <uECC_vli_set>
			uECC_vli_set(ty, point + num_words, num_words);
 8003d7c:	9b06      	ldr	r3, [sp, #24]
 8003d7e:	4622      	mov	r2, r4
 8003d80:	a83c      	add	r0, sp, #240	@ 0xf0
 8003d82:	18f9      	adds	r1, r7, r3
 8003d84:	f7ff fa77 	bl	8003276 <uECC_vli_set>
			apply_z(tx, ty, z, curve);
 8003d88:	462b      	mov	r3, r5
 8003d8a:	aa1c      	add	r2, sp, #112	@ 0x70
 8003d8c:	a93c      	add	r1, sp, #240	@ 0xf0
 8003d8e:	a834      	add	r0, sp, #208	@ 0xd0
 8003d90:	f7ff fdc8 	bl	8003924 <apply_z>
			uECC_vli_modSub(tz, rx, tx, curve->p, num_words); /* Z = x2 - x1 */
 8003d94:	9b04      	ldr	r3, [sp, #16]
 8003d96:	aa34      	add	r2, sp, #208	@ 0xd0
 8003d98:	4641      	mov	r1, r8
 8003d9a:	a844      	add	r0, sp, #272	@ 0x110
 8003d9c:	9400      	str	r4, [sp, #0]
 8003d9e:	f7ff fb90 	bl	80034c2 <uECC_vli_modSub>
			XYcZ_add(tx, ty, rx, ry, curve);
 8003da2:	ab2c      	add	r3, sp, #176	@ 0xb0
 8003da4:	4642      	mov	r2, r8
 8003da6:	a93c      	add	r1, sp, #240	@ 0xf0
 8003da8:	a834      	add	r0, sp, #208	@ 0xd0
 8003daa:	9500      	str	r5, [sp, #0]
 8003dac:	f7ff fdd9 	bl	8003962 <XYcZ_add>
			uECC_vli_modMult_fast(z, z, tz, curve);
 8003db0:	a91c      	add	r1, sp, #112	@ 0x70
 8003db2:	462b      	mov	r3, r5
 8003db4:	aa44      	add	r2, sp, #272	@ 0x110
 8003db6:	4608      	mov	r0, r1
 8003db8:	f7ff fc3f 	bl	800363a <uECC_vli_modMult_fast>
	for (i = num_bits - 2; i >= 0; --i) {
 8003dbc:	f109 39ff 	add.w	r9, r9, #4294967295
 8003dc0:	e794      	b.n	8003cec <uECC_verify+0x1f0>
	...

08003dc4 <compress>:
	n |= ((unsigned int)(*((*c)++)));
	return n;
}

static void compress(unsigned int *iv, const uint8_t *data)
{
 8003dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	unsigned int t1, t2;
	unsigned int work_space[16];
	unsigned int n;
	unsigned int i;

	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 8003dc8:	6803      	ldr	r3, [r0, #0]
{
 8003dca:	b09d      	sub	sp, #116	@ 0x74
 8003dcc:	f8df a1bc 	ldr.w	sl, [pc, #444]	@ 8003f8c <compress+0x1c8>
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 8003dd0:	2700      	movs	r7, #0
	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 8003dd2:	9303      	str	r3, [sp, #12]
 8003dd4:	6843      	ldr	r3, [r0, #4]
 8003dd6:	9304      	str	r3, [sp, #16]
 8003dd8:	6883      	ldr	r3, [r0, #8]
 8003dda:	9305      	str	r3, [sp, #20]
 8003ddc:	68c3      	ldr	r3, [r0, #12]
 8003dde:	9306      	str	r3, [sp, #24]
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 8003de0:	6903      	ldr	r3, [r0, #16]
 8003de2:	9307      	str	r3, [sp, #28]
 8003de4:	6943      	ldr	r3, [r0, #20]
 8003de6:	9308      	str	r3, [sp, #32]
 8003de8:	6983      	ldr	r3, [r0, #24]
 8003dea:	9309      	str	r3, [sp, #36]	@ 0x24
 8003dec:	69c3      	ldr	r3, [r0, #28]
 8003dee:	e9dd 2c07 	ldrd	r2, ip, [sp, #28]
 8003df2:	4698      	mov	r8, r3
 8003df4:	930a      	str	r3, [sp, #40]	@ 0x28
 8003df6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 8003df8:	e9dd be05 	ldrd	fp, lr, [sp, #20]
 8003dfc:	e9dd 4603 	ldrd	r4, r6, [sp, #12]
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 8003e00:	9301      	str	r3, [sp, #4]

	for (i = 0; i < 16; ++i) {
		n = BigEndian(&data);
 8003e02:	59cd      	ldr	r5, [r1, r7]
		t1 = work_space[i] = n;
 8003e04:	ab0c      	add	r3, sp, #48	@ 0x30
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003e06:	f85a 9b04 	ldr.w	r9, [sl], #4
 8003e0a:	ba2d      	rev	r5, r5
		t1 = work_space[i] = n;
 8003e0c:	51dd      	str	r5, [r3, r7]
	return (((a) >> n) | ((a) << (32 - n)));
 8003e0e:	ea4f 23f2 	mov.w	r3, r2, ror #11
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003e12:	44a9      	add	r9, r5
 8003e14:	9d01      	ldr	r5, [sp, #4]
 8003e16:	ea83 13b2 	eor.w	r3, r3, r2, ror #6
	for (i = 0; i < 16; ++i) {
 8003e1a:	3704      	adds	r7, #4
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003e1c:	ea25 0502 	bic.w	r5, r5, r2
 8003e20:	ea83 6372 	eor.w	r3, r3, r2, ror #25
	for (i = 0; i < 16; ++i) {
 8003e24:	2f40      	cmp	r7, #64	@ 0x40
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003e26:	444b      	add	r3, r9
 8003e28:	ea02 090c 	and.w	r9, r2, ip
 8003e2c:	ea85 0509 	eor.w	r5, r5, r9
		t2 = Sigma0(a) + Maj(a, b, c);
 8003e30:	ea06 090b 	and.w	r9, r6, fp
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003e34:	442b      	add	r3, r5
		t2 = Sigma0(a) + Maj(a, b, c);
 8003e36:	ea86 050b 	eor.w	r5, r6, fp
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003e3a:	4443      	add	r3, r8
	return (((a) >> n) | ((a) << (32 - n)));
 8003e3c:	ea4f 3874 	mov.w	r8, r4, ror #13
		t2 = Sigma0(a) + Maj(a, b, c);
 8003e40:	ea05 0504 	and.w	r5, r5, r4
 8003e44:	ea88 08b4 	eor.w	r8, r8, r4, ror #2
 8003e48:	ea85 0509 	eor.w	r5, r5, r9
 8003e4c:	ea88 58b4 	eor.w	r8, r8, r4, ror #22
 8003e50:	44a8      	add	r8, r5
		h = g; g = f; f = e; e = d + t1;
 8003e52:	eb03 050e 	add.w	r5, r3, lr
		d = c; c = b; b = a; a = t1 + t2;
 8003e56:	46de      	mov	lr, fp
 8003e58:	4443      	add	r3, r8
 8003e5a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8003e5e:	9300      	str	r3, [sp, #0]
	for (i = 0; i < 16; ++i) {
 8003e60:	f040 8082 	bne.w	8003f68 <compress+0x1a4>
 8003e64:	4b48      	ldr	r3, [pc, #288]	@ (8003f88 <compress+0x1c4>)
 8003e66:	f04f 0a10 	mov.w	sl, #16
 8003e6a:	930b      	str	r3, [sp, #44]	@ 0x2c
	}

	for ( ; i < 64; ++i) {
		s0 = work_space[(i+1)&0x0f];
 8003e6c:	4651      	mov	r1, sl
 8003e6e:	f10a 0a01 	add.w	sl, sl, #1
 8003e72:	ab1c      	add	r3, sp, #112	@ 0x70
 8003e74:	f00a 070f 	and.w	r7, sl, #15
		s0 = sigma0(s0);
		s1 = work_space[(i+14)&0x0f];
		s1 = sigma1(s1);

		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8003e78:	f001 090f 	and.w	r9, r1, #15
	for ( ; i < 64; ++i) {
 8003e7c:	f1ba 0f40 	cmp.w	sl, #64	@ 0x40
		s0 = work_space[(i+1)&0x0f];
 8003e80:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8003e84:	f857 3c40 	ldr.w	r3, [r7, #-64]
		s1 = work_space[(i+14)&0x0f];
 8003e88:	f101 070e 	add.w	r7, r1, #14
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8003e8c:	f101 0109 	add.w	r1, r1, #9
	return (((a) >> n) | ((a) << (32 - n)));
 8003e90:	ea4f 48b3 	mov.w	r8, r3, ror #18
		s0 = work_space[(i+1)&0x0f];
 8003e94:	9302      	str	r3, [sp, #8]
		s1 = work_space[(i+14)&0x0f];
 8003e96:	f007 070f 	and.w	r7, r7, #15
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8003e9a:	f001 010f 	and.w	r1, r1, #15
		s0 = sigma0(s0);
 8003e9e:	ea88 18f3 	eor.w	r8, r8, r3, ror #7
		s1 = work_space[(i+14)&0x0f];
 8003ea2:	ab1c      	add	r3, sp, #112	@ 0x70
 8003ea4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8003ea8:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8003eac:	eb03 0989 	add.w	r9, r3, r9, lsl #2
		s1 = work_space[(i+14)&0x0f];
 8003eb0:	f857 7c40 	ldr.w	r7, [r7, #-64]
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8003eb4:	f851 1c40 	ldr.w	r1, [r1, #-64]
 8003eb8:	f859 3c40 	ldr.w	r3, [r9, #-64]
	return (((a) >> n) | ((a) << (32 - n)));
 8003ebc:	ea4f 4ef7 	mov.w	lr, r7, ror #19
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8003ec0:	4419      	add	r1, r3
		s0 = sigma0(s0);
 8003ec2:	9b02      	ldr	r3, [sp, #8]
		s1 = sigma1(s1);
 8003ec4:	ea8e 4e77 	eor.w	lr, lr, r7, ror #17
		s0 = sigma0(s0);
 8003ec8:	ea88 08d3 	eor.w	r8, r8, r3, lsr #3
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003ecc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
		s1 = sigma1(s1);
 8003ece:	ea8e 2e97 	eor.w	lr, lr, r7, lsr #10
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003ed2:	ea2c 0705 	bic.w	r7, ip, r5
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8003ed6:	4441      	add	r1, r8
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003ed8:	ea05 0802 	and.w	r8, r5, r2
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8003edc:	4471      	add	r1, lr
	return (((a) >> n) | ((a) << (32 - n)));
 8003ede:	ea4f 2ef5 	mov.w	lr, r5, ror #11
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003ee2:	ea87 0708 	eor.w	r7, r7, r8
		t2 = Sigma0(a) + Maj(a, b, c);
 8003ee6:	ea04 0806 	and.w	r8, r4, r6
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003eea:	ea8e 1eb5 	eor.w	lr, lr, r5, ror #6
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8003eee:	f849 1c40 	str.w	r1, [r9, #-64]
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003ef2:	ea8e 6e75 	eor.w	lr, lr, r5, ror #25
 8003ef6:	4477      	add	r7, lr
 8003ef8:	f853 ef04 	ldr.w	lr, [r3, #4]!
 8003efc:	4477      	add	r7, lr
 8003efe:	930b      	str	r3, [sp, #44]	@ 0x2c
	return (((a) >> n) | ((a) << (32 - n)));
 8003f00:	9b00      	ldr	r3, [sp, #0]
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003f02:	440f      	add	r7, r1
 8003f04:	9901      	ldr	r1, [sp, #4]
	return (((a) >> n) | ((a) << (32 - n)));
 8003f06:	ea4f 3e73 	mov.w	lr, r3, ror #13
 8003f0a:	f8cd c004 	str.w	ip, [sp, #4]
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8003f0e:	4439      	add	r1, r7
		t2 = Sigma0(a) + Maj(a, b, c);
 8003f10:	ea84 0706 	eor.w	r7, r4, r6
 8003f14:	ea8e 0eb3 	eor.w	lr, lr, r3, ror #2
 8003f18:	ea07 0703 	and.w	r7, r7, r3
 8003f1c:	ea8e 5eb3 	eor.w	lr, lr, r3, ror #22
 8003f20:	ea87 0708 	eor.w	r7, r7, r8
 8003f24:	4477      	add	r7, lr
		h = g; g = f; f = e; e = d + t1;
 8003f26:	eb01 0e0b 	add.w	lr, r1, fp
		d = c; c = b; b = a; a = t1 + t2;
 8003f2a:	46b3      	mov	fp, r6
 8003f2c:	440f      	add	r7, r1
	for ( ; i < 64; ++i) {
 8003f2e:	d123      	bne.n	8003f78 <compress+0x1b4>
	}

	iv[0] += a; iv[1] += b; iv[2] += c; iv[3] += d;
 8003f30:	9b03      	ldr	r3, [sp, #12]
 8003f32:	9900      	ldr	r1, [sp, #0]
 8003f34:	443b      	add	r3, r7
 8003f36:	6003      	str	r3, [r0, #0]
 8003f38:	9b04      	ldr	r3, [sp, #16]
 8003f3a:	440b      	add	r3, r1
 8003f3c:	6043      	str	r3, [r0, #4]
 8003f3e:	9b05      	ldr	r3, [sp, #20]
 8003f40:	4423      	add	r3, r4
 8003f42:	6083      	str	r3, [r0, #8]
 8003f44:	9b06      	ldr	r3, [sp, #24]
 8003f46:	4433      	add	r3, r6
 8003f48:	60c3      	str	r3, [r0, #12]
	iv[4] += e; iv[5] += f; iv[6] += g; iv[7] += h;
 8003f4a:	9b07      	ldr	r3, [sp, #28]
 8003f4c:	4473      	add	r3, lr
 8003f4e:	6103      	str	r3, [r0, #16]
 8003f50:	9b08      	ldr	r3, [sp, #32]
 8003f52:	442b      	add	r3, r5
 8003f54:	6143      	str	r3, [r0, #20]
 8003f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f58:	4413      	add	r3, r2
 8003f5a:	6183      	str	r3, [r0, #24]
 8003f5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003f5e:	4463      	add	r3, ip
 8003f60:	61c3      	str	r3, [r0, #28]
}
 8003f62:	b01d      	add	sp, #116	@ 0x74
 8003f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f68:	46b3      	mov	fp, r6
 8003f6a:	f8cd c004 	str.w	ip, [sp, #4]
 8003f6e:	4626      	mov	r6, r4
 8003f70:	4694      	mov	ip, r2
 8003f72:	9c00      	ldr	r4, [sp, #0]
 8003f74:	462a      	mov	r2, r5
 8003f76:	e744      	b.n	8003e02 <compress+0x3e>
 8003f78:	4694      	mov	ip, r2
 8003f7a:	4626      	mov	r6, r4
 8003f7c:	462a      	mov	r2, r5
 8003f7e:	9c00      	ldr	r4, [sp, #0]
 8003f80:	4675      	mov	r5, lr
 8003f82:	9700      	str	r7, [sp, #0]
 8003f84:	e772      	b.n	8003e6c <compress+0xa8>
 8003f86:	bf00      	nop
 8003f88:	08005870 	.word	0x08005870
 8003f8c:	08005834 	.word	0x08005834

08003f90 <tc_sha256_init>:
{
 8003f90:	b510      	push	{r4, lr}
	if (s == (TCSha256State_t) 0) {
 8003f92:	4604      	mov	r4, r0
 8003f94:	b1c8      	cbz	r0, 8003fca <tc_sha256_init+0x3a>
	_set((uint8_t *) s, 0x00, sizeof(*s));
 8003f96:	2270      	movs	r2, #112	@ 0x70
 8003f98:	2100      	movs	r1, #0
 8003f9a:	f000 f8b6 	bl	800410a <_set>
	s->iv[1] = 0xbb67ae85;
 8003f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8003fcc <tc_sha256_init+0x3c>)
 8003fa0:	4a0b      	ldr	r2, [pc, #44]	@ (8003fd0 <tc_sha256_init+0x40>)
	s->iv[3] = 0xa54ff53a;
 8003fa2:	490c      	ldr	r1, [pc, #48]	@ (8003fd4 <tc_sha256_init+0x44>)
	s->iv[5] = 0x9b05688c;
 8003fa4:	480c      	ldr	r0, [pc, #48]	@ (8003fd8 <tc_sha256_init+0x48>)
	s->iv[1] = 0xbb67ae85;
 8003fa6:	e9c4 2300 	strd	r2, r3, [r4]
	s->iv[3] = 0xa54ff53a;
 8003faa:	4b0c      	ldr	r3, [pc, #48]	@ (8003fdc <tc_sha256_init+0x4c>)
 8003fac:	e9c4 1302 	strd	r1, r3, [r4, #8]
	s->iv[5] = 0x9b05688c;
 8003fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8003fe0 <tc_sha256_init+0x50>)
 8003fb2:	e9c4 0304 	strd	r0, r3, [r4, #16]
	s->iv[6] = 0x1f83d9ab;
 8003fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8003fe4 <tc_sha256_init+0x54>)
	return TC_CRYPTO_SUCCESS;
 8003fb8:	2001      	movs	r0, #1
	s->iv[6] = 0x1f83d9ab;
 8003fba:	61a3      	str	r3, [r4, #24]
	s->iv[7] = 0x5be0cd19;
 8003fbc:	f103 5374 	add.w	r3, r3, #1023410176	@ 0x3d000000
 8003fc0:	f5a3 0323 	sub.w	r3, r3, #10682368	@ 0xa30000
 8003fc4:	f6a3 4392 	subw	r3, r3, #3218	@ 0xc92
 8003fc8:	61e3      	str	r3, [r4, #28]
}
 8003fca:	bd10      	pop	{r4, pc}
 8003fcc:	bb67ae85 	.word	0xbb67ae85
 8003fd0:	6a09e667 	.word	0x6a09e667
 8003fd4:	3c6ef372 	.word	0x3c6ef372
 8003fd8:	510e527f 	.word	0x510e527f
 8003fdc:	a54ff53a 	.word	0xa54ff53a
 8003fe0:	9b05688c 	.word	0x9b05688c
 8003fe4:	1f83d9ab 	.word	0x1f83d9ab

08003fe8 <tc_sha256_update>:
{
 8003fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fea:	460c      	mov	r4, r1
	if (s == (TCSha256State_t) 0 ||
 8003fec:	b110      	cbz	r0, 8003ff4 <tc_sha256_update+0xc>
 8003fee:	b1f9      	cbz	r1, 8004030 <tc_sha256_update+0x48>
	} else if (datalen == 0) {
 8003ff0:	b90a      	cbnz	r2, 8003ff6 <tc_sha256_update+0xe>
		return TC_CRYPTO_SUCCESS;
 8003ff2:	2001      	movs	r0, #1
}
 8003ff4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	while (datalen-- > 0) {
 8003ff6:	188d      	adds	r5, r1, r2
			compress(s->iv, s->leftover);
 8003ff8:	f100 0628 	add.w	r6, r0, #40	@ 0x28
			s->leftover_offset = 0;
 8003ffc:	2700      	movs	r7, #0
		s->leftover[s->leftover_offset++] = *(data++);
 8003ffe:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8004000:	1c5a      	adds	r2, r3, #1
 8004002:	4403      	add	r3, r0
 8004004:	6682      	str	r2, [r0, #104]	@ 0x68
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
 8004006:	2a3f      	cmp	r2, #63	@ 0x3f
		s->leftover[s->leftover_offset++] = *(data++);
 8004008:	f814 1b01 	ldrb.w	r1, [r4], #1
 800400c:	f883 1028 	strb.w	r1, [r3, #40]	@ 0x28
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
 8004010:	d90b      	bls.n	800402a <tc_sha256_update+0x42>
			compress(s->iv, s->leftover);
 8004012:	4631      	mov	r1, r6
 8004014:	f7ff fed6 	bl	8003dc4 <compress>
			s->leftover_offset = 0;
 8004018:	6687      	str	r7, [r0, #104]	@ 0x68
			s->bits_hashed += (TC_SHA256_BLOCK_SIZE << 3);
 800401a:	e9d0 3208 	ldrd	r3, r2, [r0, #32]
 800401e:	f513 7300 	adds.w	r3, r3, #512	@ 0x200
 8004022:	f142 0200 	adc.w	r2, r2, #0
 8004026:	e9c0 3208 	strd	r3, r2, [r0, #32]
	while (datalen-- > 0) {
 800402a:	42a5      	cmp	r5, r4
 800402c:	d1e7      	bne.n	8003ffe <tc_sha256_update+0x16>
 800402e:	e7e0      	b.n	8003ff2 <tc_sha256_update+0xa>
		return TC_CRYPTO_FAIL;
 8004030:	4608      	mov	r0, r1
 8004032:	e7df      	b.n	8003ff4 <tc_sha256_update+0xc>

08004034 <tc_sha256_final>:
{
 8004034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004036:	460c      	mov	r4, r1
	if (digest == (uint8_t *) 0 ||
 8004038:	4605      	mov	r5, r0
 800403a:	2800      	cmp	r0, #0
 800403c:	d055      	beq.n	80040ea <tc_sha256_final+0xb6>
 800403e:	2900      	cmp	r1, #0
 8004040:	d054      	beq.n	80040ec <tc_sha256_final+0xb8>
	s->bits_hashed += (s->leftover_offset << 3);
 8004042:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8004044:	2700      	movs	r7, #0
 8004046:	f104 0628 	add.w	r6, r4, #40	@ 0x28
 800404a:	00d8      	lsls	r0, r3, #3
 800404c:	e9d1 2108 	ldrd	r2, r1, [r1, #32]
 8004050:	1812      	adds	r2, r2, r0
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 8004052:	f103 0001 	add.w	r0, r3, #1
 8004056:	4423      	add	r3, r4
	s->bits_hashed += (s->leftover_offset << 3);
 8004058:	f141 0100 	adc.w	r1, r1, #0
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
 800405c:	2838      	cmp	r0, #56	@ 0x38
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 800405e:	66a0      	str	r0, [r4, #104]	@ 0x68
	s->bits_hashed += (s->leftover_offset << 3);
 8004060:	e9c4 2108 	strd	r2, r1, [r4, #32]
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 8004064:	f04f 0280 	mov.w	r2, #128	@ 0x80
 8004068:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
 800406c:	d90a      	bls.n	8004084 <tc_sha256_final+0x50>
		_set(s->leftover + s->leftover_offset, 0x00,
 800406e:	f1c0 0240 	rsb	r2, r0, #64	@ 0x40
 8004072:	4639      	mov	r1, r7
 8004074:	4430      	add	r0, r6
 8004076:	f000 f848 	bl	800410a <_set>
		compress(s->iv, s->leftover);
 800407a:	4631      	mov	r1, r6
 800407c:	4620      	mov	r0, r4
 800407e:	f7ff fea1 	bl	8003dc4 <compress>
		s->leftover_offset = 0;
 8004082:	66a7      	str	r7, [r4, #104]	@ 0x68
	_set(s->leftover + s->leftover_offset, 0x00,
 8004084:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8004086:	2100      	movs	r1, #0
 8004088:	f1c0 0238 	rsb	r2, r0, #56	@ 0x38
 800408c:	4430      	add	r0, r6
 800408e:	f000 f83c 	bl	800410a <_set>
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
 8004092:	6a23      	ldr	r3, [r4, #32]
	compress(s->iv, s->leftover);
 8004094:	4631      	mov	r1, r6
 8004096:	4620      	mov	r0, r4
 8004098:	ba1a      	rev	r2, r3
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
 800409a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
	s->leftover[sizeof(s->leftover) - 4] = (uint8_t)(s->bits_hashed >> 24);
 800409c:	6662      	str	r2, [r4, #100]	@ 0x64
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
 800409e:	0a1a      	lsrs	r2, r3, #8
	s->leftover[sizeof(s->leftover) - 5] = (uint8_t)(s->bits_hashed >> 32);
 80040a0:	f884 3063 	strb.w	r3, [r4, #99]	@ 0x63
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
 80040a4:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
 80040a8:	0c1a      	lsrs	r2, r3, #16
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
 80040aa:	0e1b      	lsrs	r3, r3, #24
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
 80040ac:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
 80040b0:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
	compress(s->iv, s->leftover);
 80040b4:	f7ff fe86 	bl	8003dc4 <compress>
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 80040b8:	1d2b      	adds	r3, r5, #4
 80040ba:	1f21      	subs	r1, r4, #4
 80040bc:	3524      	adds	r5, #36	@ 0x24
		unsigned int t = *((unsigned int *) &s->iv[i]);
 80040be:	f851 2f04 	ldr.w	r2, [r1, #4]!
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 80040c2:	3304      	adds	r3, #4
		*digest++ = (uint8_t)(t >> 24);
 80040c4:	0e10      	lsrs	r0, r2, #24
		*digest++ = (uint8_t)(t);
 80040c6:	f803 2c05 	strb.w	r2, [r3, #-5]
		*digest++ = (uint8_t)(t >> 24);
 80040ca:	f803 0c08 	strb.w	r0, [r3, #-8]
		*digest++ = (uint8_t)(t >> 16);
 80040ce:	0c10      	lsrs	r0, r2, #16
 80040d0:	f803 0c07 	strb.w	r0, [r3, #-7]
		*digest++ = (uint8_t)(t >> 8);
 80040d4:	0a10      	lsrs	r0, r2, #8
 80040d6:	f803 0c06 	strb.w	r0, [r3, #-6]
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 80040da:	42ab      	cmp	r3, r5
 80040dc:	d1ef      	bne.n	80040be <tc_sha256_final+0x8a>
	_set(s, 0, sizeof(*s));
 80040de:	4620      	mov	r0, r4
 80040e0:	2270      	movs	r2, #112	@ 0x70
 80040e2:	2100      	movs	r1, #0
 80040e4:	f000 f811 	bl	800410a <_set>
	return TC_CRYPTO_SUCCESS;
 80040e8:	2001      	movs	r0, #1
}
 80040ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
 80040ec:	4608      	mov	r0, r1
 80040ee:	e7fc      	b.n	80040ea <tc_sha256_final+0xb6>

080040f0 <_copy>:

#define MASK_TWENTY_SEVEN 0x1b

unsigned int _copy(uint8_t *to, unsigned int to_len,
		   const uint8_t *from, unsigned int from_len)
{
 80040f0:	b538      	push	{r3, r4, r5, lr}
 80040f2:	460d      	mov	r5, r1
 80040f4:	461c      	mov	r4, r3
 80040f6:	4611      	mov	r1, r2
	if (from_len <= to_len) {
 80040f8:	42ab      	cmp	r3, r5
 80040fa:	d804      	bhi.n	8004106 <_copy+0x16>
		(void)memcpy(to, from, from_len);
 80040fc:	461a      	mov	r2, r3
 80040fe:	f000 fa98 	bl	8004632 <memcpy>
		return from_len;
	} else {
		return TC_CRYPTO_FAIL;
	}
}
 8004102:	4620      	mov	r0, r4
 8004104:	bd38      	pop	{r3, r4, r5, pc}
		return TC_CRYPTO_FAIL;
 8004106:	2400      	movs	r4, #0
 8004108:	e7fb      	b.n	8004102 <_copy+0x12>

0800410a <_set>:

void _set(void *to, uint8_t val, unsigned int len)
{
	(void)memset(to, val, len);
 800410a:	f000 ba06 	b.w	800451a <memset>

0800410e <_double_byte>:
/*
 * Doubles the value of a byte for values up to 127.
 */
uint8_t _double_byte(uint8_t a)
{
	return ((a<<1) ^ ((a>>7) * MASK_TWENTY_SEVEN));
 800410e:	09c3      	lsrs	r3, r0, #7
 8004110:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004114:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8004118:	ea83 0040 	eor.w	r0, r3, r0, lsl #1
}
 800411c:	b2c0      	uxtb	r0, r0
 800411e:	4770      	bx	lr

08004120 <__assert_func>:
 8004120:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004122:	4614      	mov	r4, r2
 8004124:	461a      	mov	r2, r3
 8004126:	4b09      	ldr	r3, [pc, #36]	@ (800414c <__assert_func+0x2c>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4605      	mov	r5, r0
 800412c:	68d8      	ldr	r0, [r3, #12]
 800412e:	b14c      	cbz	r4, 8004144 <__assert_func+0x24>
 8004130:	4b07      	ldr	r3, [pc, #28]	@ (8004150 <__assert_func+0x30>)
 8004132:	9100      	str	r1, [sp, #0]
 8004134:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004138:	4906      	ldr	r1, [pc, #24]	@ (8004154 <__assert_func+0x34>)
 800413a:	462b      	mov	r3, r5
 800413c:	f000 f960 	bl	8004400 <fiprintf>
 8004140:	f000 fa85 	bl	800464e <abort>
 8004144:	4b04      	ldr	r3, [pc, #16]	@ (8004158 <__assert_func+0x38>)
 8004146:	461c      	mov	r4, r3
 8004148:	e7f3      	b.n	8004132 <__assert_func+0x12>
 800414a:	bf00      	nop
 800414c:	20000018 	.word	0x20000018
 8004150:	080054b7 	.word	0x080054b7
 8004154:	080054c4 	.word	0x080054c4
 8004158:	080053f4 	.word	0x080053f4

0800415c <sbrk_aligned>:
 800415c:	b570      	push	{r4, r5, r6, lr}
 800415e:	4e0f      	ldr	r6, [pc, #60]	@ (800419c <sbrk_aligned+0x40>)
 8004160:	460c      	mov	r4, r1
 8004162:	6831      	ldr	r1, [r6, #0]
 8004164:	4605      	mov	r5, r0
 8004166:	b911      	cbnz	r1, 800416e <sbrk_aligned+0x12>
 8004168:	f000 fa14 	bl	8004594 <_sbrk_r>
 800416c:	6030      	str	r0, [r6, #0]
 800416e:	4621      	mov	r1, r4
 8004170:	4628      	mov	r0, r5
 8004172:	f000 fa0f 	bl	8004594 <_sbrk_r>
 8004176:	1c43      	adds	r3, r0, #1
 8004178:	d103      	bne.n	8004182 <sbrk_aligned+0x26>
 800417a:	f04f 34ff 	mov.w	r4, #4294967295
 800417e:	4620      	mov	r0, r4
 8004180:	bd70      	pop	{r4, r5, r6, pc}
 8004182:	1cc4      	adds	r4, r0, #3
 8004184:	f024 0403 	bic.w	r4, r4, #3
 8004188:	42a0      	cmp	r0, r4
 800418a:	d0f8      	beq.n	800417e <sbrk_aligned+0x22>
 800418c:	1a21      	subs	r1, r4, r0
 800418e:	4628      	mov	r0, r5
 8004190:	f000 fa00 	bl	8004594 <_sbrk_r>
 8004194:	3001      	adds	r0, #1
 8004196:	d1f2      	bne.n	800417e <sbrk_aligned+0x22>
 8004198:	e7ef      	b.n	800417a <sbrk_aligned+0x1e>
 800419a:	bf00      	nop
 800419c:	20001954 	.word	0x20001954

080041a0 <_malloc_r>:
 80041a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041a4:	1ccd      	adds	r5, r1, #3
 80041a6:	f025 0503 	bic.w	r5, r5, #3
 80041aa:	3508      	adds	r5, #8
 80041ac:	2d0c      	cmp	r5, #12
 80041ae:	bf38      	it	cc
 80041b0:	250c      	movcc	r5, #12
 80041b2:	2d00      	cmp	r5, #0
 80041b4:	4606      	mov	r6, r0
 80041b6:	db01      	blt.n	80041bc <_malloc_r+0x1c>
 80041b8:	42a9      	cmp	r1, r5
 80041ba:	d904      	bls.n	80041c6 <_malloc_r+0x26>
 80041bc:	230c      	movs	r3, #12
 80041be:	6033      	str	r3, [r6, #0]
 80041c0:	2000      	movs	r0, #0
 80041c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800429c <_malloc_r+0xfc>
 80041ca:	f000 f869 	bl	80042a0 <__malloc_lock>
 80041ce:	f8d8 3000 	ldr.w	r3, [r8]
 80041d2:	461c      	mov	r4, r3
 80041d4:	bb44      	cbnz	r4, 8004228 <_malloc_r+0x88>
 80041d6:	4629      	mov	r1, r5
 80041d8:	4630      	mov	r0, r6
 80041da:	f7ff ffbf 	bl	800415c <sbrk_aligned>
 80041de:	1c43      	adds	r3, r0, #1
 80041e0:	4604      	mov	r4, r0
 80041e2:	d158      	bne.n	8004296 <_malloc_r+0xf6>
 80041e4:	f8d8 4000 	ldr.w	r4, [r8]
 80041e8:	4627      	mov	r7, r4
 80041ea:	2f00      	cmp	r7, #0
 80041ec:	d143      	bne.n	8004276 <_malloc_r+0xd6>
 80041ee:	2c00      	cmp	r4, #0
 80041f0:	d04b      	beq.n	800428a <_malloc_r+0xea>
 80041f2:	6823      	ldr	r3, [r4, #0]
 80041f4:	4639      	mov	r1, r7
 80041f6:	4630      	mov	r0, r6
 80041f8:	eb04 0903 	add.w	r9, r4, r3
 80041fc:	f000 f9ca 	bl	8004594 <_sbrk_r>
 8004200:	4581      	cmp	r9, r0
 8004202:	d142      	bne.n	800428a <_malloc_r+0xea>
 8004204:	6821      	ldr	r1, [r4, #0]
 8004206:	1a6d      	subs	r5, r5, r1
 8004208:	4629      	mov	r1, r5
 800420a:	4630      	mov	r0, r6
 800420c:	f7ff ffa6 	bl	800415c <sbrk_aligned>
 8004210:	3001      	adds	r0, #1
 8004212:	d03a      	beq.n	800428a <_malloc_r+0xea>
 8004214:	6823      	ldr	r3, [r4, #0]
 8004216:	442b      	add	r3, r5
 8004218:	6023      	str	r3, [r4, #0]
 800421a:	f8d8 3000 	ldr.w	r3, [r8]
 800421e:	685a      	ldr	r2, [r3, #4]
 8004220:	bb62      	cbnz	r2, 800427c <_malloc_r+0xdc>
 8004222:	f8c8 7000 	str.w	r7, [r8]
 8004226:	e00f      	b.n	8004248 <_malloc_r+0xa8>
 8004228:	6822      	ldr	r2, [r4, #0]
 800422a:	1b52      	subs	r2, r2, r5
 800422c:	d420      	bmi.n	8004270 <_malloc_r+0xd0>
 800422e:	2a0b      	cmp	r2, #11
 8004230:	d917      	bls.n	8004262 <_malloc_r+0xc2>
 8004232:	1961      	adds	r1, r4, r5
 8004234:	42a3      	cmp	r3, r4
 8004236:	6025      	str	r5, [r4, #0]
 8004238:	bf18      	it	ne
 800423a:	6059      	strne	r1, [r3, #4]
 800423c:	6863      	ldr	r3, [r4, #4]
 800423e:	bf08      	it	eq
 8004240:	f8c8 1000 	streq.w	r1, [r8]
 8004244:	5162      	str	r2, [r4, r5]
 8004246:	604b      	str	r3, [r1, #4]
 8004248:	4630      	mov	r0, r6
 800424a:	f000 f82f 	bl	80042ac <__malloc_unlock>
 800424e:	f104 000b 	add.w	r0, r4, #11
 8004252:	1d23      	adds	r3, r4, #4
 8004254:	f020 0007 	bic.w	r0, r0, #7
 8004258:	1ac2      	subs	r2, r0, r3
 800425a:	bf1c      	itt	ne
 800425c:	1a1b      	subne	r3, r3, r0
 800425e:	50a3      	strne	r3, [r4, r2]
 8004260:	e7af      	b.n	80041c2 <_malloc_r+0x22>
 8004262:	6862      	ldr	r2, [r4, #4]
 8004264:	42a3      	cmp	r3, r4
 8004266:	bf0c      	ite	eq
 8004268:	f8c8 2000 	streq.w	r2, [r8]
 800426c:	605a      	strne	r2, [r3, #4]
 800426e:	e7eb      	b.n	8004248 <_malloc_r+0xa8>
 8004270:	4623      	mov	r3, r4
 8004272:	6864      	ldr	r4, [r4, #4]
 8004274:	e7ae      	b.n	80041d4 <_malloc_r+0x34>
 8004276:	463c      	mov	r4, r7
 8004278:	687f      	ldr	r7, [r7, #4]
 800427a:	e7b6      	b.n	80041ea <_malloc_r+0x4a>
 800427c:	461a      	mov	r2, r3
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	42a3      	cmp	r3, r4
 8004282:	d1fb      	bne.n	800427c <_malloc_r+0xdc>
 8004284:	2300      	movs	r3, #0
 8004286:	6053      	str	r3, [r2, #4]
 8004288:	e7de      	b.n	8004248 <_malloc_r+0xa8>
 800428a:	230c      	movs	r3, #12
 800428c:	6033      	str	r3, [r6, #0]
 800428e:	4630      	mov	r0, r6
 8004290:	f000 f80c 	bl	80042ac <__malloc_unlock>
 8004294:	e794      	b.n	80041c0 <_malloc_r+0x20>
 8004296:	6005      	str	r5, [r0, #0]
 8004298:	e7d6      	b.n	8004248 <_malloc_r+0xa8>
 800429a:	bf00      	nop
 800429c:	20001958 	.word	0x20001958

080042a0 <__malloc_lock>:
 80042a0:	4801      	ldr	r0, [pc, #4]	@ (80042a8 <__malloc_lock+0x8>)
 80042a2:	f000 b9c4 	b.w	800462e <__retarget_lock_acquire_recursive>
 80042a6:	bf00      	nop
 80042a8:	20001a9c 	.word	0x20001a9c

080042ac <__malloc_unlock>:
 80042ac:	4801      	ldr	r0, [pc, #4]	@ (80042b4 <__malloc_unlock+0x8>)
 80042ae:	f000 b9bf 	b.w	8004630 <__retarget_lock_release_recursive>
 80042b2:	bf00      	nop
 80042b4:	20001a9c 	.word	0x20001a9c

080042b8 <std>:
 80042b8:	2300      	movs	r3, #0
 80042ba:	b510      	push	{r4, lr}
 80042bc:	4604      	mov	r4, r0
 80042be:	e9c0 3300 	strd	r3, r3, [r0]
 80042c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80042c6:	6083      	str	r3, [r0, #8]
 80042c8:	8181      	strh	r1, [r0, #12]
 80042ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80042cc:	81c2      	strh	r2, [r0, #14]
 80042ce:	6183      	str	r3, [r0, #24]
 80042d0:	4619      	mov	r1, r3
 80042d2:	2208      	movs	r2, #8
 80042d4:	305c      	adds	r0, #92	@ 0x5c
 80042d6:	f000 f920 	bl	800451a <memset>
 80042da:	4b0d      	ldr	r3, [pc, #52]	@ (8004310 <std+0x58>)
 80042dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80042de:	4b0d      	ldr	r3, [pc, #52]	@ (8004314 <std+0x5c>)
 80042e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80042e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004318 <std+0x60>)
 80042e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80042e6:	4b0d      	ldr	r3, [pc, #52]	@ (800431c <std+0x64>)
 80042e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80042ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004320 <std+0x68>)
 80042ec:	6224      	str	r4, [r4, #32]
 80042ee:	429c      	cmp	r4, r3
 80042f0:	d006      	beq.n	8004300 <std+0x48>
 80042f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80042f6:	4294      	cmp	r4, r2
 80042f8:	d002      	beq.n	8004300 <std+0x48>
 80042fa:	33d0      	adds	r3, #208	@ 0xd0
 80042fc:	429c      	cmp	r4, r3
 80042fe:	d105      	bne.n	800430c <std+0x54>
 8004300:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004308:	f000 b990 	b.w	800462c <__retarget_lock_init_recursive>
 800430c:	bd10      	pop	{r4, pc}
 800430e:	bf00      	nop
 8004310:	08004461 	.word	0x08004461
 8004314:	08004483 	.word	0x08004483
 8004318:	080044bb 	.word	0x080044bb
 800431c:	080044df 	.word	0x080044df
 8004320:	2000195c 	.word	0x2000195c

08004324 <stdio_exit_handler>:
 8004324:	4a02      	ldr	r2, [pc, #8]	@ (8004330 <stdio_exit_handler+0xc>)
 8004326:	4903      	ldr	r1, [pc, #12]	@ (8004334 <stdio_exit_handler+0x10>)
 8004328:	4803      	ldr	r0, [pc, #12]	@ (8004338 <stdio_exit_handler+0x14>)
 800432a:	f000 b87b 	b.w	8004424 <_fwalk_sglue>
 800432e:	bf00      	nop
 8004330:	2000000c 	.word	0x2000000c
 8004334:	08004d95 	.word	0x08004d95
 8004338:	2000001c 	.word	0x2000001c

0800433c <cleanup_stdio>:
 800433c:	6841      	ldr	r1, [r0, #4]
 800433e:	4b0c      	ldr	r3, [pc, #48]	@ (8004370 <cleanup_stdio+0x34>)
 8004340:	4299      	cmp	r1, r3
 8004342:	b510      	push	{r4, lr}
 8004344:	4604      	mov	r4, r0
 8004346:	d001      	beq.n	800434c <cleanup_stdio+0x10>
 8004348:	f000 fd24 	bl	8004d94 <_fflush_r>
 800434c:	68a1      	ldr	r1, [r4, #8]
 800434e:	4b09      	ldr	r3, [pc, #36]	@ (8004374 <cleanup_stdio+0x38>)
 8004350:	4299      	cmp	r1, r3
 8004352:	d002      	beq.n	800435a <cleanup_stdio+0x1e>
 8004354:	4620      	mov	r0, r4
 8004356:	f000 fd1d 	bl	8004d94 <_fflush_r>
 800435a:	68e1      	ldr	r1, [r4, #12]
 800435c:	4b06      	ldr	r3, [pc, #24]	@ (8004378 <cleanup_stdio+0x3c>)
 800435e:	4299      	cmp	r1, r3
 8004360:	d004      	beq.n	800436c <cleanup_stdio+0x30>
 8004362:	4620      	mov	r0, r4
 8004364:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004368:	f000 bd14 	b.w	8004d94 <_fflush_r>
 800436c:	bd10      	pop	{r4, pc}
 800436e:	bf00      	nop
 8004370:	2000195c 	.word	0x2000195c
 8004374:	200019c4 	.word	0x200019c4
 8004378:	20001a2c 	.word	0x20001a2c

0800437c <global_stdio_init.part.0>:
 800437c:	b510      	push	{r4, lr}
 800437e:	4b0b      	ldr	r3, [pc, #44]	@ (80043ac <global_stdio_init.part.0+0x30>)
 8004380:	4c0b      	ldr	r4, [pc, #44]	@ (80043b0 <global_stdio_init.part.0+0x34>)
 8004382:	4a0c      	ldr	r2, [pc, #48]	@ (80043b4 <global_stdio_init.part.0+0x38>)
 8004384:	601a      	str	r2, [r3, #0]
 8004386:	4620      	mov	r0, r4
 8004388:	2200      	movs	r2, #0
 800438a:	2104      	movs	r1, #4
 800438c:	f7ff ff94 	bl	80042b8 <std>
 8004390:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004394:	2201      	movs	r2, #1
 8004396:	2109      	movs	r1, #9
 8004398:	f7ff ff8e 	bl	80042b8 <std>
 800439c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80043a0:	2202      	movs	r2, #2
 80043a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043a6:	2112      	movs	r1, #18
 80043a8:	f7ff bf86 	b.w	80042b8 <std>
 80043ac:	20001a94 	.word	0x20001a94
 80043b0:	2000195c 	.word	0x2000195c
 80043b4:	08004325 	.word	0x08004325

080043b8 <__sfp_lock_acquire>:
 80043b8:	4801      	ldr	r0, [pc, #4]	@ (80043c0 <__sfp_lock_acquire+0x8>)
 80043ba:	f000 b938 	b.w	800462e <__retarget_lock_acquire_recursive>
 80043be:	bf00      	nop
 80043c0:	20001a9d 	.word	0x20001a9d

080043c4 <__sfp_lock_release>:
 80043c4:	4801      	ldr	r0, [pc, #4]	@ (80043cc <__sfp_lock_release+0x8>)
 80043c6:	f000 b933 	b.w	8004630 <__retarget_lock_release_recursive>
 80043ca:	bf00      	nop
 80043cc:	20001a9d 	.word	0x20001a9d

080043d0 <__sinit>:
 80043d0:	b510      	push	{r4, lr}
 80043d2:	4604      	mov	r4, r0
 80043d4:	f7ff fff0 	bl	80043b8 <__sfp_lock_acquire>
 80043d8:	6a23      	ldr	r3, [r4, #32]
 80043da:	b11b      	cbz	r3, 80043e4 <__sinit+0x14>
 80043dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043e0:	f7ff bff0 	b.w	80043c4 <__sfp_lock_release>
 80043e4:	4b04      	ldr	r3, [pc, #16]	@ (80043f8 <__sinit+0x28>)
 80043e6:	6223      	str	r3, [r4, #32]
 80043e8:	4b04      	ldr	r3, [pc, #16]	@ (80043fc <__sinit+0x2c>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d1f5      	bne.n	80043dc <__sinit+0xc>
 80043f0:	f7ff ffc4 	bl	800437c <global_stdio_init.part.0>
 80043f4:	e7f2      	b.n	80043dc <__sinit+0xc>
 80043f6:	bf00      	nop
 80043f8:	0800433d 	.word	0x0800433d
 80043fc:	20001a94 	.word	0x20001a94

08004400 <fiprintf>:
 8004400:	b40e      	push	{r1, r2, r3}
 8004402:	b503      	push	{r0, r1, lr}
 8004404:	4601      	mov	r1, r0
 8004406:	ab03      	add	r3, sp, #12
 8004408:	4805      	ldr	r0, [pc, #20]	@ (8004420 <fiprintf+0x20>)
 800440a:	f853 2b04 	ldr.w	r2, [r3], #4
 800440e:	6800      	ldr	r0, [r0, #0]
 8004410:	9301      	str	r3, [sp, #4]
 8004412:	f000 f997 	bl	8004744 <_vfiprintf_r>
 8004416:	b002      	add	sp, #8
 8004418:	f85d eb04 	ldr.w	lr, [sp], #4
 800441c:	b003      	add	sp, #12
 800441e:	4770      	bx	lr
 8004420:	20000018 	.word	0x20000018

08004424 <_fwalk_sglue>:
 8004424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004428:	4607      	mov	r7, r0
 800442a:	4688      	mov	r8, r1
 800442c:	4614      	mov	r4, r2
 800442e:	2600      	movs	r6, #0
 8004430:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004434:	f1b9 0901 	subs.w	r9, r9, #1
 8004438:	d505      	bpl.n	8004446 <_fwalk_sglue+0x22>
 800443a:	6824      	ldr	r4, [r4, #0]
 800443c:	2c00      	cmp	r4, #0
 800443e:	d1f7      	bne.n	8004430 <_fwalk_sglue+0xc>
 8004440:	4630      	mov	r0, r6
 8004442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004446:	89ab      	ldrh	r3, [r5, #12]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d907      	bls.n	800445c <_fwalk_sglue+0x38>
 800444c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004450:	3301      	adds	r3, #1
 8004452:	d003      	beq.n	800445c <_fwalk_sglue+0x38>
 8004454:	4629      	mov	r1, r5
 8004456:	4638      	mov	r0, r7
 8004458:	47c0      	blx	r8
 800445a:	4306      	orrs	r6, r0
 800445c:	3568      	adds	r5, #104	@ 0x68
 800445e:	e7e9      	b.n	8004434 <_fwalk_sglue+0x10>

08004460 <__sread>:
 8004460:	b510      	push	{r4, lr}
 8004462:	460c      	mov	r4, r1
 8004464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004468:	f000 f882 	bl	8004570 <_read_r>
 800446c:	2800      	cmp	r0, #0
 800446e:	bfab      	itete	ge
 8004470:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004472:	89a3      	ldrhlt	r3, [r4, #12]
 8004474:	181b      	addge	r3, r3, r0
 8004476:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800447a:	bfac      	ite	ge
 800447c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800447e:	81a3      	strhlt	r3, [r4, #12]
 8004480:	bd10      	pop	{r4, pc}

08004482 <__swrite>:
 8004482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004486:	461f      	mov	r7, r3
 8004488:	898b      	ldrh	r3, [r1, #12]
 800448a:	05db      	lsls	r3, r3, #23
 800448c:	4605      	mov	r5, r0
 800448e:	460c      	mov	r4, r1
 8004490:	4616      	mov	r6, r2
 8004492:	d505      	bpl.n	80044a0 <__swrite+0x1e>
 8004494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004498:	2302      	movs	r3, #2
 800449a:	2200      	movs	r2, #0
 800449c:	f000 f856 	bl	800454c <_lseek_r>
 80044a0:	89a3      	ldrh	r3, [r4, #12]
 80044a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044aa:	81a3      	strh	r3, [r4, #12]
 80044ac:	4632      	mov	r2, r6
 80044ae:	463b      	mov	r3, r7
 80044b0:	4628      	mov	r0, r5
 80044b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80044b6:	f000 b87d 	b.w	80045b4 <_write_r>

080044ba <__sseek>:
 80044ba:	b510      	push	{r4, lr}
 80044bc:	460c      	mov	r4, r1
 80044be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044c2:	f000 f843 	bl	800454c <_lseek_r>
 80044c6:	1c43      	adds	r3, r0, #1
 80044c8:	89a3      	ldrh	r3, [r4, #12]
 80044ca:	bf15      	itete	ne
 80044cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80044ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80044d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80044d6:	81a3      	strheq	r3, [r4, #12]
 80044d8:	bf18      	it	ne
 80044da:	81a3      	strhne	r3, [r4, #12]
 80044dc:	bd10      	pop	{r4, pc}

080044de <__sclose>:
 80044de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044e2:	f000 b823 	b.w	800452c <_close_r>

080044e6 <memmove>:
 80044e6:	4288      	cmp	r0, r1
 80044e8:	b510      	push	{r4, lr}
 80044ea:	eb01 0402 	add.w	r4, r1, r2
 80044ee:	d902      	bls.n	80044f6 <memmove+0x10>
 80044f0:	4284      	cmp	r4, r0
 80044f2:	4623      	mov	r3, r4
 80044f4:	d807      	bhi.n	8004506 <memmove+0x20>
 80044f6:	1e43      	subs	r3, r0, #1
 80044f8:	42a1      	cmp	r1, r4
 80044fa:	d008      	beq.n	800450e <memmove+0x28>
 80044fc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004500:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004504:	e7f8      	b.n	80044f8 <memmove+0x12>
 8004506:	4402      	add	r2, r0
 8004508:	4601      	mov	r1, r0
 800450a:	428a      	cmp	r2, r1
 800450c:	d100      	bne.n	8004510 <memmove+0x2a>
 800450e:	bd10      	pop	{r4, pc}
 8004510:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004514:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004518:	e7f7      	b.n	800450a <memmove+0x24>

0800451a <memset>:
 800451a:	4402      	add	r2, r0
 800451c:	4603      	mov	r3, r0
 800451e:	4293      	cmp	r3, r2
 8004520:	d100      	bne.n	8004524 <memset+0xa>
 8004522:	4770      	bx	lr
 8004524:	f803 1b01 	strb.w	r1, [r3], #1
 8004528:	e7f9      	b.n	800451e <memset+0x4>
	...

0800452c <_close_r>:
 800452c:	b538      	push	{r3, r4, r5, lr}
 800452e:	4d06      	ldr	r5, [pc, #24]	@ (8004548 <_close_r+0x1c>)
 8004530:	2300      	movs	r3, #0
 8004532:	4604      	mov	r4, r0
 8004534:	4608      	mov	r0, r1
 8004536:	602b      	str	r3, [r5, #0]
 8004538:	f7fc fca9 	bl	8000e8e <_close>
 800453c:	1c43      	adds	r3, r0, #1
 800453e:	d102      	bne.n	8004546 <_close_r+0x1a>
 8004540:	682b      	ldr	r3, [r5, #0]
 8004542:	b103      	cbz	r3, 8004546 <_close_r+0x1a>
 8004544:	6023      	str	r3, [r4, #0]
 8004546:	bd38      	pop	{r3, r4, r5, pc}
 8004548:	20001a98 	.word	0x20001a98

0800454c <_lseek_r>:
 800454c:	b538      	push	{r3, r4, r5, lr}
 800454e:	4d07      	ldr	r5, [pc, #28]	@ (800456c <_lseek_r+0x20>)
 8004550:	4604      	mov	r4, r0
 8004552:	4608      	mov	r0, r1
 8004554:	4611      	mov	r1, r2
 8004556:	2200      	movs	r2, #0
 8004558:	602a      	str	r2, [r5, #0]
 800455a:	461a      	mov	r2, r3
 800455c:	f7fc fca1 	bl	8000ea2 <_lseek>
 8004560:	1c43      	adds	r3, r0, #1
 8004562:	d102      	bne.n	800456a <_lseek_r+0x1e>
 8004564:	682b      	ldr	r3, [r5, #0]
 8004566:	b103      	cbz	r3, 800456a <_lseek_r+0x1e>
 8004568:	6023      	str	r3, [r4, #0]
 800456a:	bd38      	pop	{r3, r4, r5, pc}
 800456c:	20001a98 	.word	0x20001a98

08004570 <_read_r>:
 8004570:	b538      	push	{r3, r4, r5, lr}
 8004572:	4d07      	ldr	r5, [pc, #28]	@ (8004590 <_read_r+0x20>)
 8004574:	4604      	mov	r4, r0
 8004576:	4608      	mov	r0, r1
 8004578:	4611      	mov	r1, r2
 800457a:	2200      	movs	r2, #0
 800457c:	602a      	str	r2, [r5, #0]
 800457e:	461a      	mov	r2, r3
 8004580:	f7fc fc69 	bl	8000e56 <_read>
 8004584:	1c43      	adds	r3, r0, #1
 8004586:	d102      	bne.n	800458e <_read_r+0x1e>
 8004588:	682b      	ldr	r3, [r5, #0]
 800458a:	b103      	cbz	r3, 800458e <_read_r+0x1e>
 800458c:	6023      	str	r3, [r4, #0]
 800458e:	bd38      	pop	{r3, r4, r5, pc}
 8004590:	20001a98 	.word	0x20001a98

08004594 <_sbrk_r>:
 8004594:	b538      	push	{r3, r4, r5, lr}
 8004596:	4d06      	ldr	r5, [pc, #24]	@ (80045b0 <_sbrk_r+0x1c>)
 8004598:	2300      	movs	r3, #0
 800459a:	4604      	mov	r4, r0
 800459c:	4608      	mov	r0, r1
 800459e:	602b      	str	r3, [r5, #0]
 80045a0:	f7fc fc82 	bl	8000ea8 <_sbrk>
 80045a4:	1c43      	adds	r3, r0, #1
 80045a6:	d102      	bne.n	80045ae <_sbrk_r+0x1a>
 80045a8:	682b      	ldr	r3, [r5, #0]
 80045aa:	b103      	cbz	r3, 80045ae <_sbrk_r+0x1a>
 80045ac:	6023      	str	r3, [r4, #0]
 80045ae:	bd38      	pop	{r3, r4, r5, pc}
 80045b0:	20001a98 	.word	0x20001a98

080045b4 <_write_r>:
 80045b4:	b538      	push	{r3, r4, r5, lr}
 80045b6:	4d07      	ldr	r5, [pc, #28]	@ (80045d4 <_write_r+0x20>)
 80045b8:	4604      	mov	r4, r0
 80045ba:	4608      	mov	r0, r1
 80045bc:	4611      	mov	r1, r2
 80045be:	2200      	movs	r2, #0
 80045c0:	602a      	str	r2, [r5, #0]
 80045c2:	461a      	mov	r2, r3
 80045c4:	f7fc fc55 	bl	8000e72 <_write>
 80045c8:	1c43      	adds	r3, r0, #1
 80045ca:	d102      	bne.n	80045d2 <_write_r+0x1e>
 80045cc:	682b      	ldr	r3, [r5, #0]
 80045ce:	b103      	cbz	r3, 80045d2 <_write_r+0x1e>
 80045d0:	6023      	str	r3, [r4, #0]
 80045d2:	bd38      	pop	{r3, r4, r5, pc}
 80045d4:	20001a98 	.word	0x20001a98

080045d8 <__errno>:
 80045d8:	4b01      	ldr	r3, [pc, #4]	@ (80045e0 <__errno+0x8>)
 80045da:	6818      	ldr	r0, [r3, #0]
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	20000018 	.word	0x20000018

080045e4 <__libc_init_array>:
 80045e4:	b570      	push	{r4, r5, r6, lr}
 80045e6:	4d0d      	ldr	r5, [pc, #52]	@ (800461c <__libc_init_array+0x38>)
 80045e8:	4c0d      	ldr	r4, [pc, #52]	@ (8004620 <__libc_init_array+0x3c>)
 80045ea:	1b64      	subs	r4, r4, r5
 80045ec:	10a4      	asrs	r4, r4, #2
 80045ee:	2600      	movs	r6, #0
 80045f0:	42a6      	cmp	r6, r4
 80045f2:	d109      	bne.n	8004608 <__libc_init_array+0x24>
 80045f4:	4d0b      	ldr	r5, [pc, #44]	@ (8004624 <__libc_init_array+0x40>)
 80045f6:	4c0c      	ldr	r4, [pc, #48]	@ (8004628 <__libc_init_array+0x44>)
 80045f8:	f000 fd50 	bl	800509c <_init>
 80045fc:	1b64      	subs	r4, r4, r5
 80045fe:	10a4      	asrs	r4, r4, #2
 8004600:	2600      	movs	r6, #0
 8004602:	42a6      	cmp	r6, r4
 8004604:	d105      	bne.n	8004612 <__libc_init_array+0x2e>
 8004606:	bd70      	pop	{r4, r5, r6, pc}
 8004608:	f855 3b04 	ldr.w	r3, [r5], #4
 800460c:	4798      	blx	r3
 800460e:	3601      	adds	r6, #1
 8004610:	e7ee      	b.n	80045f0 <__libc_init_array+0xc>
 8004612:	f855 3b04 	ldr.w	r3, [r5], #4
 8004616:	4798      	blx	r3
 8004618:	3601      	adds	r6, #1
 800461a:	e7f2      	b.n	8004602 <__libc_init_array+0x1e>
 800461c:	0800593c 	.word	0x0800593c
 8004620:	0800593c 	.word	0x0800593c
 8004624:	0800593c 	.word	0x0800593c
 8004628:	08005940 	.word	0x08005940

0800462c <__retarget_lock_init_recursive>:
 800462c:	4770      	bx	lr

0800462e <__retarget_lock_acquire_recursive>:
 800462e:	4770      	bx	lr

08004630 <__retarget_lock_release_recursive>:
 8004630:	4770      	bx	lr

08004632 <memcpy>:
 8004632:	440a      	add	r2, r1
 8004634:	4291      	cmp	r1, r2
 8004636:	f100 33ff 	add.w	r3, r0, #4294967295
 800463a:	d100      	bne.n	800463e <memcpy+0xc>
 800463c:	4770      	bx	lr
 800463e:	b510      	push	{r4, lr}
 8004640:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004644:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004648:	4291      	cmp	r1, r2
 800464a:	d1f9      	bne.n	8004640 <memcpy+0xe>
 800464c:	bd10      	pop	{r4, pc}

0800464e <abort>:
 800464e:	b508      	push	{r3, lr}
 8004650:	2006      	movs	r0, #6
 8004652:	f000 fc83 	bl	8004f5c <raise>
 8004656:	2001      	movs	r0, #1
 8004658:	f7fc fbf7 	bl	8000e4a <_exit>

0800465c <_free_r>:
 800465c:	b538      	push	{r3, r4, r5, lr}
 800465e:	4605      	mov	r5, r0
 8004660:	2900      	cmp	r1, #0
 8004662:	d041      	beq.n	80046e8 <_free_r+0x8c>
 8004664:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004668:	1f0c      	subs	r4, r1, #4
 800466a:	2b00      	cmp	r3, #0
 800466c:	bfb8      	it	lt
 800466e:	18e4      	addlt	r4, r4, r3
 8004670:	f7ff fe16 	bl	80042a0 <__malloc_lock>
 8004674:	4a1d      	ldr	r2, [pc, #116]	@ (80046ec <_free_r+0x90>)
 8004676:	6813      	ldr	r3, [r2, #0]
 8004678:	b933      	cbnz	r3, 8004688 <_free_r+0x2c>
 800467a:	6063      	str	r3, [r4, #4]
 800467c:	6014      	str	r4, [r2, #0]
 800467e:	4628      	mov	r0, r5
 8004680:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004684:	f7ff be12 	b.w	80042ac <__malloc_unlock>
 8004688:	42a3      	cmp	r3, r4
 800468a:	d908      	bls.n	800469e <_free_r+0x42>
 800468c:	6820      	ldr	r0, [r4, #0]
 800468e:	1821      	adds	r1, r4, r0
 8004690:	428b      	cmp	r3, r1
 8004692:	bf01      	itttt	eq
 8004694:	6819      	ldreq	r1, [r3, #0]
 8004696:	685b      	ldreq	r3, [r3, #4]
 8004698:	1809      	addeq	r1, r1, r0
 800469a:	6021      	streq	r1, [r4, #0]
 800469c:	e7ed      	b.n	800467a <_free_r+0x1e>
 800469e:	461a      	mov	r2, r3
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	b10b      	cbz	r3, 80046a8 <_free_r+0x4c>
 80046a4:	42a3      	cmp	r3, r4
 80046a6:	d9fa      	bls.n	800469e <_free_r+0x42>
 80046a8:	6811      	ldr	r1, [r2, #0]
 80046aa:	1850      	adds	r0, r2, r1
 80046ac:	42a0      	cmp	r0, r4
 80046ae:	d10b      	bne.n	80046c8 <_free_r+0x6c>
 80046b0:	6820      	ldr	r0, [r4, #0]
 80046b2:	4401      	add	r1, r0
 80046b4:	1850      	adds	r0, r2, r1
 80046b6:	4283      	cmp	r3, r0
 80046b8:	6011      	str	r1, [r2, #0]
 80046ba:	d1e0      	bne.n	800467e <_free_r+0x22>
 80046bc:	6818      	ldr	r0, [r3, #0]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	6053      	str	r3, [r2, #4]
 80046c2:	4408      	add	r0, r1
 80046c4:	6010      	str	r0, [r2, #0]
 80046c6:	e7da      	b.n	800467e <_free_r+0x22>
 80046c8:	d902      	bls.n	80046d0 <_free_r+0x74>
 80046ca:	230c      	movs	r3, #12
 80046cc:	602b      	str	r3, [r5, #0]
 80046ce:	e7d6      	b.n	800467e <_free_r+0x22>
 80046d0:	6820      	ldr	r0, [r4, #0]
 80046d2:	1821      	adds	r1, r4, r0
 80046d4:	428b      	cmp	r3, r1
 80046d6:	bf04      	itt	eq
 80046d8:	6819      	ldreq	r1, [r3, #0]
 80046da:	685b      	ldreq	r3, [r3, #4]
 80046dc:	6063      	str	r3, [r4, #4]
 80046de:	bf04      	itt	eq
 80046e0:	1809      	addeq	r1, r1, r0
 80046e2:	6021      	streq	r1, [r4, #0]
 80046e4:	6054      	str	r4, [r2, #4]
 80046e6:	e7ca      	b.n	800467e <_free_r+0x22>
 80046e8:	bd38      	pop	{r3, r4, r5, pc}
 80046ea:	bf00      	nop
 80046ec:	20001958 	.word	0x20001958

080046f0 <__sfputc_r>:
 80046f0:	6893      	ldr	r3, [r2, #8]
 80046f2:	3b01      	subs	r3, #1
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	b410      	push	{r4}
 80046f8:	6093      	str	r3, [r2, #8]
 80046fa:	da08      	bge.n	800470e <__sfputc_r+0x1e>
 80046fc:	6994      	ldr	r4, [r2, #24]
 80046fe:	42a3      	cmp	r3, r4
 8004700:	db01      	blt.n	8004706 <__sfputc_r+0x16>
 8004702:	290a      	cmp	r1, #10
 8004704:	d103      	bne.n	800470e <__sfputc_r+0x1e>
 8004706:	f85d 4b04 	ldr.w	r4, [sp], #4
 800470a:	f000 bb6b 	b.w	8004de4 <__swbuf_r>
 800470e:	6813      	ldr	r3, [r2, #0]
 8004710:	1c58      	adds	r0, r3, #1
 8004712:	6010      	str	r0, [r2, #0]
 8004714:	7019      	strb	r1, [r3, #0]
 8004716:	4608      	mov	r0, r1
 8004718:	f85d 4b04 	ldr.w	r4, [sp], #4
 800471c:	4770      	bx	lr

0800471e <__sfputs_r>:
 800471e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004720:	4606      	mov	r6, r0
 8004722:	460f      	mov	r7, r1
 8004724:	4614      	mov	r4, r2
 8004726:	18d5      	adds	r5, r2, r3
 8004728:	42ac      	cmp	r4, r5
 800472a:	d101      	bne.n	8004730 <__sfputs_r+0x12>
 800472c:	2000      	movs	r0, #0
 800472e:	e007      	b.n	8004740 <__sfputs_r+0x22>
 8004730:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004734:	463a      	mov	r2, r7
 8004736:	4630      	mov	r0, r6
 8004738:	f7ff ffda 	bl	80046f0 <__sfputc_r>
 800473c:	1c43      	adds	r3, r0, #1
 800473e:	d1f3      	bne.n	8004728 <__sfputs_r+0xa>
 8004740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004744 <_vfiprintf_r>:
 8004744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004748:	460d      	mov	r5, r1
 800474a:	b09d      	sub	sp, #116	@ 0x74
 800474c:	4614      	mov	r4, r2
 800474e:	4698      	mov	r8, r3
 8004750:	4606      	mov	r6, r0
 8004752:	b118      	cbz	r0, 800475c <_vfiprintf_r+0x18>
 8004754:	6a03      	ldr	r3, [r0, #32]
 8004756:	b90b      	cbnz	r3, 800475c <_vfiprintf_r+0x18>
 8004758:	f7ff fe3a 	bl	80043d0 <__sinit>
 800475c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800475e:	07d9      	lsls	r1, r3, #31
 8004760:	d405      	bmi.n	800476e <_vfiprintf_r+0x2a>
 8004762:	89ab      	ldrh	r3, [r5, #12]
 8004764:	059a      	lsls	r2, r3, #22
 8004766:	d402      	bmi.n	800476e <_vfiprintf_r+0x2a>
 8004768:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800476a:	f7ff ff60 	bl	800462e <__retarget_lock_acquire_recursive>
 800476e:	89ab      	ldrh	r3, [r5, #12]
 8004770:	071b      	lsls	r3, r3, #28
 8004772:	d501      	bpl.n	8004778 <_vfiprintf_r+0x34>
 8004774:	692b      	ldr	r3, [r5, #16]
 8004776:	b99b      	cbnz	r3, 80047a0 <_vfiprintf_r+0x5c>
 8004778:	4629      	mov	r1, r5
 800477a:	4630      	mov	r0, r6
 800477c:	f000 fb70 	bl	8004e60 <__swsetup_r>
 8004780:	b170      	cbz	r0, 80047a0 <_vfiprintf_r+0x5c>
 8004782:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004784:	07dc      	lsls	r4, r3, #31
 8004786:	d504      	bpl.n	8004792 <_vfiprintf_r+0x4e>
 8004788:	f04f 30ff 	mov.w	r0, #4294967295
 800478c:	b01d      	add	sp, #116	@ 0x74
 800478e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004792:	89ab      	ldrh	r3, [r5, #12]
 8004794:	0598      	lsls	r0, r3, #22
 8004796:	d4f7      	bmi.n	8004788 <_vfiprintf_r+0x44>
 8004798:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800479a:	f7ff ff49 	bl	8004630 <__retarget_lock_release_recursive>
 800479e:	e7f3      	b.n	8004788 <_vfiprintf_r+0x44>
 80047a0:	2300      	movs	r3, #0
 80047a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80047a4:	2320      	movs	r3, #32
 80047a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80047aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80047ae:	2330      	movs	r3, #48	@ 0x30
 80047b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004960 <_vfiprintf_r+0x21c>
 80047b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80047b8:	f04f 0901 	mov.w	r9, #1
 80047bc:	4623      	mov	r3, r4
 80047be:	469a      	mov	sl, r3
 80047c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80047c4:	b10a      	cbz	r2, 80047ca <_vfiprintf_r+0x86>
 80047c6:	2a25      	cmp	r2, #37	@ 0x25
 80047c8:	d1f9      	bne.n	80047be <_vfiprintf_r+0x7a>
 80047ca:	ebba 0b04 	subs.w	fp, sl, r4
 80047ce:	d00b      	beq.n	80047e8 <_vfiprintf_r+0xa4>
 80047d0:	465b      	mov	r3, fp
 80047d2:	4622      	mov	r2, r4
 80047d4:	4629      	mov	r1, r5
 80047d6:	4630      	mov	r0, r6
 80047d8:	f7ff ffa1 	bl	800471e <__sfputs_r>
 80047dc:	3001      	adds	r0, #1
 80047de:	f000 80a7 	beq.w	8004930 <_vfiprintf_r+0x1ec>
 80047e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80047e4:	445a      	add	r2, fp
 80047e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80047e8:	f89a 3000 	ldrb.w	r3, [sl]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	f000 809f 	beq.w	8004930 <_vfiprintf_r+0x1ec>
 80047f2:	2300      	movs	r3, #0
 80047f4:	f04f 32ff 	mov.w	r2, #4294967295
 80047f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80047fc:	f10a 0a01 	add.w	sl, sl, #1
 8004800:	9304      	str	r3, [sp, #16]
 8004802:	9307      	str	r3, [sp, #28]
 8004804:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004808:	931a      	str	r3, [sp, #104]	@ 0x68
 800480a:	4654      	mov	r4, sl
 800480c:	2205      	movs	r2, #5
 800480e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004812:	4853      	ldr	r0, [pc, #332]	@ (8004960 <_vfiprintf_r+0x21c>)
 8004814:	f7fb fd24 	bl	8000260 <memchr>
 8004818:	9a04      	ldr	r2, [sp, #16]
 800481a:	b9d8      	cbnz	r0, 8004854 <_vfiprintf_r+0x110>
 800481c:	06d1      	lsls	r1, r2, #27
 800481e:	bf44      	itt	mi
 8004820:	2320      	movmi	r3, #32
 8004822:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004826:	0713      	lsls	r3, r2, #28
 8004828:	bf44      	itt	mi
 800482a:	232b      	movmi	r3, #43	@ 0x2b
 800482c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004830:	f89a 3000 	ldrb.w	r3, [sl]
 8004834:	2b2a      	cmp	r3, #42	@ 0x2a
 8004836:	d015      	beq.n	8004864 <_vfiprintf_r+0x120>
 8004838:	9a07      	ldr	r2, [sp, #28]
 800483a:	4654      	mov	r4, sl
 800483c:	2000      	movs	r0, #0
 800483e:	f04f 0c0a 	mov.w	ip, #10
 8004842:	4621      	mov	r1, r4
 8004844:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004848:	3b30      	subs	r3, #48	@ 0x30
 800484a:	2b09      	cmp	r3, #9
 800484c:	d94b      	bls.n	80048e6 <_vfiprintf_r+0x1a2>
 800484e:	b1b0      	cbz	r0, 800487e <_vfiprintf_r+0x13a>
 8004850:	9207      	str	r2, [sp, #28]
 8004852:	e014      	b.n	800487e <_vfiprintf_r+0x13a>
 8004854:	eba0 0308 	sub.w	r3, r0, r8
 8004858:	fa09 f303 	lsl.w	r3, r9, r3
 800485c:	4313      	orrs	r3, r2
 800485e:	9304      	str	r3, [sp, #16]
 8004860:	46a2      	mov	sl, r4
 8004862:	e7d2      	b.n	800480a <_vfiprintf_r+0xc6>
 8004864:	9b03      	ldr	r3, [sp, #12]
 8004866:	1d19      	adds	r1, r3, #4
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	9103      	str	r1, [sp, #12]
 800486c:	2b00      	cmp	r3, #0
 800486e:	bfbb      	ittet	lt
 8004870:	425b      	neglt	r3, r3
 8004872:	f042 0202 	orrlt.w	r2, r2, #2
 8004876:	9307      	strge	r3, [sp, #28]
 8004878:	9307      	strlt	r3, [sp, #28]
 800487a:	bfb8      	it	lt
 800487c:	9204      	strlt	r2, [sp, #16]
 800487e:	7823      	ldrb	r3, [r4, #0]
 8004880:	2b2e      	cmp	r3, #46	@ 0x2e
 8004882:	d10a      	bne.n	800489a <_vfiprintf_r+0x156>
 8004884:	7863      	ldrb	r3, [r4, #1]
 8004886:	2b2a      	cmp	r3, #42	@ 0x2a
 8004888:	d132      	bne.n	80048f0 <_vfiprintf_r+0x1ac>
 800488a:	9b03      	ldr	r3, [sp, #12]
 800488c:	1d1a      	adds	r2, r3, #4
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	9203      	str	r2, [sp, #12]
 8004892:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004896:	3402      	adds	r4, #2
 8004898:	9305      	str	r3, [sp, #20]
 800489a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004970 <_vfiprintf_r+0x22c>
 800489e:	7821      	ldrb	r1, [r4, #0]
 80048a0:	2203      	movs	r2, #3
 80048a2:	4650      	mov	r0, sl
 80048a4:	f7fb fcdc 	bl	8000260 <memchr>
 80048a8:	b138      	cbz	r0, 80048ba <_vfiprintf_r+0x176>
 80048aa:	9b04      	ldr	r3, [sp, #16]
 80048ac:	eba0 000a 	sub.w	r0, r0, sl
 80048b0:	2240      	movs	r2, #64	@ 0x40
 80048b2:	4082      	lsls	r2, r0
 80048b4:	4313      	orrs	r3, r2
 80048b6:	3401      	adds	r4, #1
 80048b8:	9304      	str	r3, [sp, #16]
 80048ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048be:	4829      	ldr	r0, [pc, #164]	@ (8004964 <_vfiprintf_r+0x220>)
 80048c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80048c4:	2206      	movs	r2, #6
 80048c6:	f7fb fccb 	bl	8000260 <memchr>
 80048ca:	2800      	cmp	r0, #0
 80048cc:	d03f      	beq.n	800494e <_vfiprintf_r+0x20a>
 80048ce:	4b26      	ldr	r3, [pc, #152]	@ (8004968 <_vfiprintf_r+0x224>)
 80048d0:	bb1b      	cbnz	r3, 800491a <_vfiprintf_r+0x1d6>
 80048d2:	9b03      	ldr	r3, [sp, #12]
 80048d4:	3307      	adds	r3, #7
 80048d6:	f023 0307 	bic.w	r3, r3, #7
 80048da:	3308      	adds	r3, #8
 80048dc:	9303      	str	r3, [sp, #12]
 80048de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048e0:	443b      	add	r3, r7
 80048e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80048e4:	e76a      	b.n	80047bc <_vfiprintf_r+0x78>
 80048e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80048ea:	460c      	mov	r4, r1
 80048ec:	2001      	movs	r0, #1
 80048ee:	e7a8      	b.n	8004842 <_vfiprintf_r+0xfe>
 80048f0:	2300      	movs	r3, #0
 80048f2:	3401      	adds	r4, #1
 80048f4:	9305      	str	r3, [sp, #20]
 80048f6:	4619      	mov	r1, r3
 80048f8:	f04f 0c0a 	mov.w	ip, #10
 80048fc:	4620      	mov	r0, r4
 80048fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004902:	3a30      	subs	r2, #48	@ 0x30
 8004904:	2a09      	cmp	r2, #9
 8004906:	d903      	bls.n	8004910 <_vfiprintf_r+0x1cc>
 8004908:	2b00      	cmp	r3, #0
 800490a:	d0c6      	beq.n	800489a <_vfiprintf_r+0x156>
 800490c:	9105      	str	r1, [sp, #20]
 800490e:	e7c4      	b.n	800489a <_vfiprintf_r+0x156>
 8004910:	fb0c 2101 	mla	r1, ip, r1, r2
 8004914:	4604      	mov	r4, r0
 8004916:	2301      	movs	r3, #1
 8004918:	e7f0      	b.n	80048fc <_vfiprintf_r+0x1b8>
 800491a:	ab03      	add	r3, sp, #12
 800491c:	9300      	str	r3, [sp, #0]
 800491e:	462a      	mov	r2, r5
 8004920:	4b12      	ldr	r3, [pc, #72]	@ (800496c <_vfiprintf_r+0x228>)
 8004922:	a904      	add	r1, sp, #16
 8004924:	4630      	mov	r0, r6
 8004926:	f3af 8000 	nop.w
 800492a:	4607      	mov	r7, r0
 800492c:	1c78      	adds	r0, r7, #1
 800492e:	d1d6      	bne.n	80048de <_vfiprintf_r+0x19a>
 8004930:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004932:	07d9      	lsls	r1, r3, #31
 8004934:	d405      	bmi.n	8004942 <_vfiprintf_r+0x1fe>
 8004936:	89ab      	ldrh	r3, [r5, #12]
 8004938:	059a      	lsls	r2, r3, #22
 800493a:	d402      	bmi.n	8004942 <_vfiprintf_r+0x1fe>
 800493c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800493e:	f7ff fe77 	bl	8004630 <__retarget_lock_release_recursive>
 8004942:	89ab      	ldrh	r3, [r5, #12]
 8004944:	065b      	lsls	r3, r3, #25
 8004946:	f53f af1f 	bmi.w	8004788 <_vfiprintf_r+0x44>
 800494a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800494c:	e71e      	b.n	800478c <_vfiprintf_r+0x48>
 800494e:	ab03      	add	r3, sp, #12
 8004950:	9300      	str	r3, [sp, #0]
 8004952:	462a      	mov	r2, r5
 8004954:	4b05      	ldr	r3, [pc, #20]	@ (800496c <_vfiprintf_r+0x228>)
 8004956:	a904      	add	r1, sp, #16
 8004958:	4630      	mov	r0, r6
 800495a:	f000 f879 	bl	8004a50 <_printf_i>
 800495e:	e7e4      	b.n	800492a <_vfiprintf_r+0x1e6>
 8004960:	080054f3 	.word	0x080054f3
 8004964:	080054fd 	.word	0x080054fd
 8004968:	00000000 	.word	0x00000000
 800496c:	0800471f 	.word	0x0800471f
 8004970:	080054f9 	.word	0x080054f9

08004974 <_printf_common>:
 8004974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004978:	4616      	mov	r6, r2
 800497a:	4698      	mov	r8, r3
 800497c:	688a      	ldr	r2, [r1, #8]
 800497e:	690b      	ldr	r3, [r1, #16]
 8004980:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004984:	4293      	cmp	r3, r2
 8004986:	bfb8      	it	lt
 8004988:	4613      	movlt	r3, r2
 800498a:	6033      	str	r3, [r6, #0]
 800498c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004990:	4607      	mov	r7, r0
 8004992:	460c      	mov	r4, r1
 8004994:	b10a      	cbz	r2, 800499a <_printf_common+0x26>
 8004996:	3301      	adds	r3, #1
 8004998:	6033      	str	r3, [r6, #0]
 800499a:	6823      	ldr	r3, [r4, #0]
 800499c:	0699      	lsls	r1, r3, #26
 800499e:	bf42      	ittt	mi
 80049a0:	6833      	ldrmi	r3, [r6, #0]
 80049a2:	3302      	addmi	r3, #2
 80049a4:	6033      	strmi	r3, [r6, #0]
 80049a6:	6825      	ldr	r5, [r4, #0]
 80049a8:	f015 0506 	ands.w	r5, r5, #6
 80049ac:	d106      	bne.n	80049bc <_printf_common+0x48>
 80049ae:	f104 0a19 	add.w	sl, r4, #25
 80049b2:	68e3      	ldr	r3, [r4, #12]
 80049b4:	6832      	ldr	r2, [r6, #0]
 80049b6:	1a9b      	subs	r3, r3, r2
 80049b8:	42ab      	cmp	r3, r5
 80049ba:	dc26      	bgt.n	8004a0a <_printf_common+0x96>
 80049bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80049c0:	6822      	ldr	r2, [r4, #0]
 80049c2:	3b00      	subs	r3, #0
 80049c4:	bf18      	it	ne
 80049c6:	2301      	movne	r3, #1
 80049c8:	0692      	lsls	r2, r2, #26
 80049ca:	d42b      	bmi.n	8004a24 <_printf_common+0xb0>
 80049cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80049d0:	4641      	mov	r1, r8
 80049d2:	4638      	mov	r0, r7
 80049d4:	47c8      	blx	r9
 80049d6:	3001      	adds	r0, #1
 80049d8:	d01e      	beq.n	8004a18 <_printf_common+0xa4>
 80049da:	6823      	ldr	r3, [r4, #0]
 80049dc:	6922      	ldr	r2, [r4, #16]
 80049de:	f003 0306 	and.w	r3, r3, #6
 80049e2:	2b04      	cmp	r3, #4
 80049e4:	bf02      	ittt	eq
 80049e6:	68e5      	ldreq	r5, [r4, #12]
 80049e8:	6833      	ldreq	r3, [r6, #0]
 80049ea:	1aed      	subeq	r5, r5, r3
 80049ec:	68a3      	ldr	r3, [r4, #8]
 80049ee:	bf0c      	ite	eq
 80049f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80049f4:	2500      	movne	r5, #0
 80049f6:	4293      	cmp	r3, r2
 80049f8:	bfc4      	itt	gt
 80049fa:	1a9b      	subgt	r3, r3, r2
 80049fc:	18ed      	addgt	r5, r5, r3
 80049fe:	2600      	movs	r6, #0
 8004a00:	341a      	adds	r4, #26
 8004a02:	42b5      	cmp	r5, r6
 8004a04:	d11a      	bne.n	8004a3c <_printf_common+0xc8>
 8004a06:	2000      	movs	r0, #0
 8004a08:	e008      	b.n	8004a1c <_printf_common+0xa8>
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	4652      	mov	r2, sl
 8004a0e:	4641      	mov	r1, r8
 8004a10:	4638      	mov	r0, r7
 8004a12:	47c8      	blx	r9
 8004a14:	3001      	adds	r0, #1
 8004a16:	d103      	bne.n	8004a20 <_printf_common+0xac>
 8004a18:	f04f 30ff 	mov.w	r0, #4294967295
 8004a1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a20:	3501      	adds	r5, #1
 8004a22:	e7c6      	b.n	80049b2 <_printf_common+0x3e>
 8004a24:	18e1      	adds	r1, r4, r3
 8004a26:	1c5a      	adds	r2, r3, #1
 8004a28:	2030      	movs	r0, #48	@ 0x30
 8004a2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004a2e:	4422      	add	r2, r4
 8004a30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004a34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004a38:	3302      	adds	r3, #2
 8004a3a:	e7c7      	b.n	80049cc <_printf_common+0x58>
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	4622      	mov	r2, r4
 8004a40:	4641      	mov	r1, r8
 8004a42:	4638      	mov	r0, r7
 8004a44:	47c8      	blx	r9
 8004a46:	3001      	adds	r0, #1
 8004a48:	d0e6      	beq.n	8004a18 <_printf_common+0xa4>
 8004a4a:	3601      	adds	r6, #1
 8004a4c:	e7d9      	b.n	8004a02 <_printf_common+0x8e>
	...

08004a50 <_printf_i>:
 8004a50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a54:	7e0f      	ldrb	r7, [r1, #24]
 8004a56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004a58:	2f78      	cmp	r7, #120	@ 0x78
 8004a5a:	4691      	mov	r9, r2
 8004a5c:	4680      	mov	r8, r0
 8004a5e:	460c      	mov	r4, r1
 8004a60:	469a      	mov	sl, r3
 8004a62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004a66:	d807      	bhi.n	8004a78 <_printf_i+0x28>
 8004a68:	2f62      	cmp	r7, #98	@ 0x62
 8004a6a:	d80a      	bhi.n	8004a82 <_printf_i+0x32>
 8004a6c:	2f00      	cmp	r7, #0
 8004a6e:	f000 80d1 	beq.w	8004c14 <_printf_i+0x1c4>
 8004a72:	2f58      	cmp	r7, #88	@ 0x58
 8004a74:	f000 80b8 	beq.w	8004be8 <_printf_i+0x198>
 8004a78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004a80:	e03a      	b.n	8004af8 <_printf_i+0xa8>
 8004a82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004a86:	2b15      	cmp	r3, #21
 8004a88:	d8f6      	bhi.n	8004a78 <_printf_i+0x28>
 8004a8a:	a101      	add	r1, pc, #4	@ (adr r1, 8004a90 <_printf_i+0x40>)
 8004a8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004a90:	08004ae9 	.word	0x08004ae9
 8004a94:	08004afd 	.word	0x08004afd
 8004a98:	08004a79 	.word	0x08004a79
 8004a9c:	08004a79 	.word	0x08004a79
 8004aa0:	08004a79 	.word	0x08004a79
 8004aa4:	08004a79 	.word	0x08004a79
 8004aa8:	08004afd 	.word	0x08004afd
 8004aac:	08004a79 	.word	0x08004a79
 8004ab0:	08004a79 	.word	0x08004a79
 8004ab4:	08004a79 	.word	0x08004a79
 8004ab8:	08004a79 	.word	0x08004a79
 8004abc:	08004bfb 	.word	0x08004bfb
 8004ac0:	08004b27 	.word	0x08004b27
 8004ac4:	08004bb5 	.word	0x08004bb5
 8004ac8:	08004a79 	.word	0x08004a79
 8004acc:	08004a79 	.word	0x08004a79
 8004ad0:	08004c1d 	.word	0x08004c1d
 8004ad4:	08004a79 	.word	0x08004a79
 8004ad8:	08004b27 	.word	0x08004b27
 8004adc:	08004a79 	.word	0x08004a79
 8004ae0:	08004a79 	.word	0x08004a79
 8004ae4:	08004bbd 	.word	0x08004bbd
 8004ae8:	6833      	ldr	r3, [r6, #0]
 8004aea:	1d1a      	adds	r2, r3, #4
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	6032      	str	r2, [r6, #0]
 8004af0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004af4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004af8:	2301      	movs	r3, #1
 8004afa:	e09c      	b.n	8004c36 <_printf_i+0x1e6>
 8004afc:	6833      	ldr	r3, [r6, #0]
 8004afe:	6820      	ldr	r0, [r4, #0]
 8004b00:	1d19      	adds	r1, r3, #4
 8004b02:	6031      	str	r1, [r6, #0]
 8004b04:	0606      	lsls	r6, r0, #24
 8004b06:	d501      	bpl.n	8004b0c <_printf_i+0xbc>
 8004b08:	681d      	ldr	r5, [r3, #0]
 8004b0a:	e003      	b.n	8004b14 <_printf_i+0xc4>
 8004b0c:	0645      	lsls	r5, r0, #25
 8004b0e:	d5fb      	bpl.n	8004b08 <_printf_i+0xb8>
 8004b10:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004b14:	2d00      	cmp	r5, #0
 8004b16:	da03      	bge.n	8004b20 <_printf_i+0xd0>
 8004b18:	232d      	movs	r3, #45	@ 0x2d
 8004b1a:	426d      	negs	r5, r5
 8004b1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b20:	4858      	ldr	r0, [pc, #352]	@ (8004c84 <_printf_i+0x234>)
 8004b22:	230a      	movs	r3, #10
 8004b24:	e011      	b.n	8004b4a <_printf_i+0xfa>
 8004b26:	6821      	ldr	r1, [r4, #0]
 8004b28:	6833      	ldr	r3, [r6, #0]
 8004b2a:	0608      	lsls	r0, r1, #24
 8004b2c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004b30:	d402      	bmi.n	8004b38 <_printf_i+0xe8>
 8004b32:	0649      	lsls	r1, r1, #25
 8004b34:	bf48      	it	mi
 8004b36:	b2ad      	uxthmi	r5, r5
 8004b38:	2f6f      	cmp	r7, #111	@ 0x6f
 8004b3a:	4852      	ldr	r0, [pc, #328]	@ (8004c84 <_printf_i+0x234>)
 8004b3c:	6033      	str	r3, [r6, #0]
 8004b3e:	bf14      	ite	ne
 8004b40:	230a      	movne	r3, #10
 8004b42:	2308      	moveq	r3, #8
 8004b44:	2100      	movs	r1, #0
 8004b46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004b4a:	6866      	ldr	r6, [r4, #4]
 8004b4c:	60a6      	str	r6, [r4, #8]
 8004b4e:	2e00      	cmp	r6, #0
 8004b50:	db05      	blt.n	8004b5e <_printf_i+0x10e>
 8004b52:	6821      	ldr	r1, [r4, #0]
 8004b54:	432e      	orrs	r6, r5
 8004b56:	f021 0104 	bic.w	r1, r1, #4
 8004b5a:	6021      	str	r1, [r4, #0]
 8004b5c:	d04b      	beq.n	8004bf6 <_printf_i+0x1a6>
 8004b5e:	4616      	mov	r6, r2
 8004b60:	fbb5 f1f3 	udiv	r1, r5, r3
 8004b64:	fb03 5711 	mls	r7, r3, r1, r5
 8004b68:	5dc7      	ldrb	r7, [r0, r7]
 8004b6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004b6e:	462f      	mov	r7, r5
 8004b70:	42bb      	cmp	r3, r7
 8004b72:	460d      	mov	r5, r1
 8004b74:	d9f4      	bls.n	8004b60 <_printf_i+0x110>
 8004b76:	2b08      	cmp	r3, #8
 8004b78:	d10b      	bne.n	8004b92 <_printf_i+0x142>
 8004b7a:	6823      	ldr	r3, [r4, #0]
 8004b7c:	07df      	lsls	r7, r3, #31
 8004b7e:	d508      	bpl.n	8004b92 <_printf_i+0x142>
 8004b80:	6923      	ldr	r3, [r4, #16]
 8004b82:	6861      	ldr	r1, [r4, #4]
 8004b84:	4299      	cmp	r1, r3
 8004b86:	bfde      	ittt	le
 8004b88:	2330      	movle	r3, #48	@ 0x30
 8004b8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b8e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004b92:	1b92      	subs	r2, r2, r6
 8004b94:	6122      	str	r2, [r4, #16]
 8004b96:	f8cd a000 	str.w	sl, [sp]
 8004b9a:	464b      	mov	r3, r9
 8004b9c:	aa03      	add	r2, sp, #12
 8004b9e:	4621      	mov	r1, r4
 8004ba0:	4640      	mov	r0, r8
 8004ba2:	f7ff fee7 	bl	8004974 <_printf_common>
 8004ba6:	3001      	adds	r0, #1
 8004ba8:	d14a      	bne.n	8004c40 <_printf_i+0x1f0>
 8004baa:	f04f 30ff 	mov.w	r0, #4294967295
 8004bae:	b004      	add	sp, #16
 8004bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bb4:	6823      	ldr	r3, [r4, #0]
 8004bb6:	f043 0320 	orr.w	r3, r3, #32
 8004bba:	6023      	str	r3, [r4, #0]
 8004bbc:	4832      	ldr	r0, [pc, #200]	@ (8004c88 <_printf_i+0x238>)
 8004bbe:	2778      	movs	r7, #120	@ 0x78
 8004bc0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004bc4:	6823      	ldr	r3, [r4, #0]
 8004bc6:	6831      	ldr	r1, [r6, #0]
 8004bc8:	061f      	lsls	r7, r3, #24
 8004bca:	f851 5b04 	ldr.w	r5, [r1], #4
 8004bce:	d402      	bmi.n	8004bd6 <_printf_i+0x186>
 8004bd0:	065f      	lsls	r7, r3, #25
 8004bd2:	bf48      	it	mi
 8004bd4:	b2ad      	uxthmi	r5, r5
 8004bd6:	6031      	str	r1, [r6, #0]
 8004bd8:	07d9      	lsls	r1, r3, #31
 8004bda:	bf44      	itt	mi
 8004bdc:	f043 0320 	orrmi.w	r3, r3, #32
 8004be0:	6023      	strmi	r3, [r4, #0]
 8004be2:	b11d      	cbz	r5, 8004bec <_printf_i+0x19c>
 8004be4:	2310      	movs	r3, #16
 8004be6:	e7ad      	b.n	8004b44 <_printf_i+0xf4>
 8004be8:	4826      	ldr	r0, [pc, #152]	@ (8004c84 <_printf_i+0x234>)
 8004bea:	e7e9      	b.n	8004bc0 <_printf_i+0x170>
 8004bec:	6823      	ldr	r3, [r4, #0]
 8004bee:	f023 0320 	bic.w	r3, r3, #32
 8004bf2:	6023      	str	r3, [r4, #0]
 8004bf4:	e7f6      	b.n	8004be4 <_printf_i+0x194>
 8004bf6:	4616      	mov	r6, r2
 8004bf8:	e7bd      	b.n	8004b76 <_printf_i+0x126>
 8004bfa:	6833      	ldr	r3, [r6, #0]
 8004bfc:	6825      	ldr	r5, [r4, #0]
 8004bfe:	6961      	ldr	r1, [r4, #20]
 8004c00:	1d18      	adds	r0, r3, #4
 8004c02:	6030      	str	r0, [r6, #0]
 8004c04:	062e      	lsls	r6, r5, #24
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	d501      	bpl.n	8004c0e <_printf_i+0x1be>
 8004c0a:	6019      	str	r1, [r3, #0]
 8004c0c:	e002      	b.n	8004c14 <_printf_i+0x1c4>
 8004c0e:	0668      	lsls	r0, r5, #25
 8004c10:	d5fb      	bpl.n	8004c0a <_printf_i+0x1ba>
 8004c12:	8019      	strh	r1, [r3, #0]
 8004c14:	2300      	movs	r3, #0
 8004c16:	6123      	str	r3, [r4, #16]
 8004c18:	4616      	mov	r6, r2
 8004c1a:	e7bc      	b.n	8004b96 <_printf_i+0x146>
 8004c1c:	6833      	ldr	r3, [r6, #0]
 8004c1e:	1d1a      	adds	r2, r3, #4
 8004c20:	6032      	str	r2, [r6, #0]
 8004c22:	681e      	ldr	r6, [r3, #0]
 8004c24:	6862      	ldr	r2, [r4, #4]
 8004c26:	2100      	movs	r1, #0
 8004c28:	4630      	mov	r0, r6
 8004c2a:	f7fb fb19 	bl	8000260 <memchr>
 8004c2e:	b108      	cbz	r0, 8004c34 <_printf_i+0x1e4>
 8004c30:	1b80      	subs	r0, r0, r6
 8004c32:	6060      	str	r0, [r4, #4]
 8004c34:	6863      	ldr	r3, [r4, #4]
 8004c36:	6123      	str	r3, [r4, #16]
 8004c38:	2300      	movs	r3, #0
 8004c3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c3e:	e7aa      	b.n	8004b96 <_printf_i+0x146>
 8004c40:	6923      	ldr	r3, [r4, #16]
 8004c42:	4632      	mov	r2, r6
 8004c44:	4649      	mov	r1, r9
 8004c46:	4640      	mov	r0, r8
 8004c48:	47d0      	blx	sl
 8004c4a:	3001      	adds	r0, #1
 8004c4c:	d0ad      	beq.n	8004baa <_printf_i+0x15a>
 8004c4e:	6823      	ldr	r3, [r4, #0]
 8004c50:	079b      	lsls	r3, r3, #30
 8004c52:	d413      	bmi.n	8004c7c <_printf_i+0x22c>
 8004c54:	68e0      	ldr	r0, [r4, #12]
 8004c56:	9b03      	ldr	r3, [sp, #12]
 8004c58:	4298      	cmp	r0, r3
 8004c5a:	bfb8      	it	lt
 8004c5c:	4618      	movlt	r0, r3
 8004c5e:	e7a6      	b.n	8004bae <_printf_i+0x15e>
 8004c60:	2301      	movs	r3, #1
 8004c62:	4632      	mov	r2, r6
 8004c64:	4649      	mov	r1, r9
 8004c66:	4640      	mov	r0, r8
 8004c68:	47d0      	blx	sl
 8004c6a:	3001      	adds	r0, #1
 8004c6c:	d09d      	beq.n	8004baa <_printf_i+0x15a>
 8004c6e:	3501      	adds	r5, #1
 8004c70:	68e3      	ldr	r3, [r4, #12]
 8004c72:	9903      	ldr	r1, [sp, #12]
 8004c74:	1a5b      	subs	r3, r3, r1
 8004c76:	42ab      	cmp	r3, r5
 8004c78:	dcf2      	bgt.n	8004c60 <_printf_i+0x210>
 8004c7a:	e7eb      	b.n	8004c54 <_printf_i+0x204>
 8004c7c:	2500      	movs	r5, #0
 8004c7e:	f104 0619 	add.w	r6, r4, #25
 8004c82:	e7f5      	b.n	8004c70 <_printf_i+0x220>
 8004c84:	08005450 	.word	0x08005450
 8004c88:	08005504 	.word	0x08005504

08004c8c <__sflush_r>:
 8004c8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c94:	0716      	lsls	r6, r2, #28
 8004c96:	4605      	mov	r5, r0
 8004c98:	460c      	mov	r4, r1
 8004c9a:	d454      	bmi.n	8004d46 <__sflush_r+0xba>
 8004c9c:	684b      	ldr	r3, [r1, #4]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	dc02      	bgt.n	8004ca8 <__sflush_r+0x1c>
 8004ca2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	dd48      	ble.n	8004d3a <__sflush_r+0xae>
 8004ca8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004caa:	2e00      	cmp	r6, #0
 8004cac:	d045      	beq.n	8004d3a <__sflush_r+0xae>
 8004cae:	2300      	movs	r3, #0
 8004cb0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004cb4:	682f      	ldr	r7, [r5, #0]
 8004cb6:	6a21      	ldr	r1, [r4, #32]
 8004cb8:	602b      	str	r3, [r5, #0]
 8004cba:	d030      	beq.n	8004d1e <__sflush_r+0x92>
 8004cbc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004cbe:	89a3      	ldrh	r3, [r4, #12]
 8004cc0:	0759      	lsls	r1, r3, #29
 8004cc2:	d505      	bpl.n	8004cd0 <__sflush_r+0x44>
 8004cc4:	6863      	ldr	r3, [r4, #4]
 8004cc6:	1ad2      	subs	r2, r2, r3
 8004cc8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004cca:	b10b      	cbz	r3, 8004cd0 <__sflush_r+0x44>
 8004ccc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004cce:	1ad2      	subs	r2, r2, r3
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004cd4:	6a21      	ldr	r1, [r4, #32]
 8004cd6:	4628      	mov	r0, r5
 8004cd8:	47b0      	blx	r6
 8004cda:	1c43      	adds	r3, r0, #1
 8004cdc:	89a3      	ldrh	r3, [r4, #12]
 8004cde:	d106      	bne.n	8004cee <__sflush_r+0x62>
 8004ce0:	6829      	ldr	r1, [r5, #0]
 8004ce2:	291d      	cmp	r1, #29
 8004ce4:	d82b      	bhi.n	8004d3e <__sflush_r+0xb2>
 8004ce6:	4a2a      	ldr	r2, [pc, #168]	@ (8004d90 <__sflush_r+0x104>)
 8004ce8:	40ca      	lsrs	r2, r1
 8004cea:	07d6      	lsls	r6, r2, #31
 8004cec:	d527      	bpl.n	8004d3e <__sflush_r+0xb2>
 8004cee:	2200      	movs	r2, #0
 8004cf0:	6062      	str	r2, [r4, #4]
 8004cf2:	04d9      	lsls	r1, r3, #19
 8004cf4:	6922      	ldr	r2, [r4, #16]
 8004cf6:	6022      	str	r2, [r4, #0]
 8004cf8:	d504      	bpl.n	8004d04 <__sflush_r+0x78>
 8004cfa:	1c42      	adds	r2, r0, #1
 8004cfc:	d101      	bne.n	8004d02 <__sflush_r+0x76>
 8004cfe:	682b      	ldr	r3, [r5, #0]
 8004d00:	b903      	cbnz	r3, 8004d04 <__sflush_r+0x78>
 8004d02:	6560      	str	r0, [r4, #84]	@ 0x54
 8004d04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d06:	602f      	str	r7, [r5, #0]
 8004d08:	b1b9      	cbz	r1, 8004d3a <__sflush_r+0xae>
 8004d0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004d0e:	4299      	cmp	r1, r3
 8004d10:	d002      	beq.n	8004d18 <__sflush_r+0x8c>
 8004d12:	4628      	mov	r0, r5
 8004d14:	f7ff fca2 	bl	800465c <_free_r>
 8004d18:	2300      	movs	r3, #0
 8004d1a:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d1c:	e00d      	b.n	8004d3a <__sflush_r+0xae>
 8004d1e:	2301      	movs	r3, #1
 8004d20:	4628      	mov	r0, r5
 8004d22:	47b0      	blx	r6
 8004d24:	4602      	mov	r2, r0
 8004d26:	1c50      	adds	r0, r2, #1
 8004d28:	d1c9      	bne.n	8004cbe <__sflush_r+0x32>
 8004d2a:	682b      	ldr	r3, [r5, #0]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d0c6      	beq.n	8004cbe <__sflush_r+0x32>
 8004d30:	2b1d      	cmp	r3, #29
 8004d32:	d001      	beq.n	8004d38 <__sflush_r+0xac>
 8004d34:	2b16      	cmp	r3, #22
 8004d36:	d11e      	bne.n	8004d76 <__sflush_r+0xea>
 8004d38:	602f      	str	r7, [r5, #0]
 8004d3a:	2000      	movs	r0, #0
 8004d3c:	e022      	b.n	8004d84 <__sflush_r+0xf8>
 8004d3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d42:	b21b      	sxth	r3, r3
 8004d44:	e01b      	b.n	8004d7e <__sflush_r+0xf2>
 8004d46:	690f      	ldr	r7, [r1, #16]
 8004d48:	2f00      	cmp	r7, #0
 8004d4a:	d0f6      	beq.n	8004d3a <__sflush_r+0xae>
 8004d4c:	0793      	lsls	r3, r2, #30
 8004d4e:	680e      	ldr	r6, [r1, #0]
 8004d50:	bf08      	it	eq
 8004d52:	694b      	ldreq	r3, [r1, #20]
 8004d54:	600f      	str	r7, [r1, #0]
 8004d56:	bf18      	it	ne
 8004d58:	2300      	movne	r3, #0
 8004d5a:	eba6 0807 	sub.w	r8, r6, r7
 8004d5e:	608b      	str	r3, [r1, #8]
 8004d60:	f1b8 0f00 	cmp.w	r8, #0
 8004d64:	dde9      	ble.n	8004d3a <__sflush_r+0xae>
 8004d66:	6a21      	ldr	r1, [r4, #32]
 8004d68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004d6a:	4643      	mov	r3, r8
 8004d6c:	463a      	mov	r2, r7
 8004d6e:	4628      	mov	r0, r5
 8004d70:	47b0      	blx	r6
 8004d72:	2800      	cmp	r0, #0
 8004d74:	dc08      	bgt.n	8004d88 <__sflush_r+0xfc>
 8004d76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d7e:	81a3      	strh	r3, [r4, #12]
 8004d80:	f04f 30ff 	mov.w	r0, #4294967295
 8004d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d88:	4407      	add	r7, r0
 8004d8a:	eba8 0800 	sub.w	r8, r8, r0
 8004d8e:	e7e7      	b.n	8004d60 <__sflush_r+0xd4>
 8004d90:	20400001 	.word	0x20400001

08004d94 <_fflush_r>:
 8004d94:	b538      	push	{r3, r4, r5, lr}
 8004d96:	690b      	ldr	r3, [r1, #16]
 8004d98:	4605      	mov	r5, r0
 8004d9a:	460c      	mov	r4, r1
 8004d9c:	b913      	cbnz	r3, 8004da4 <_fflush_r+0x10>
 8004d9e:	2500      	movs	r5, #0
 8004da0:	4628      	mov	r0, r5
 8004da2:	bd38      	pop	{r3, r4, r5, pc}
 8004da4:	b118      	cbz	r0, 8004dae <_fflush_r+0x1a>
 8004da6:	6a03      	ldr	r3, [r0, #32]
 8004da8:	b90b      	cbnz	r3, 8004dae <_fflush_r+0x1a>
 8004daa:	f7ff fb11 	bl	80043d0 <__sinit>
 8004dae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d0f3      	beq.n	8004d9e <_fflush_r+0xa>
 8004db6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004db8:	07d0      	lsls	r0, r2, #31
 8004dba:	d404      	bmi.n	8004dc6 <_fflush_r+0x32>
 8004dbc:	0599      	lsls	r1, r3, #22
 8004dbe:	d402      	bmi.n	8004dc6 <_fflush_r+0x32>
 8004dc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004dc2:	f7ff fc34 	bl	800462e <__retarget_lock_acquire_recursive>
 8004dc6:	4628      	mov	r0, r5
 8004dc8:	4621      	mov	r1, r4
 8004dca:	f7ff ff5f 	bl	8004c8c <__sflush_r>
 8004dce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004dd0:	07da      	lsls	r2, r3, #31
 8004dd2:	4605      	mov	r5, r0
 8004dd4:	d4e4      	bmi.n	8004da0 <_fflush_r+0xc>
 8004dd6:	89a3      	ldrh	r3, [r4, #12]
 8004dd8:	059b      	lsls	r3, r3, #22
 8004dda:	d4e1      	bmi.n	8004da0 <_fflush_r+0xc>
 8004ddc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004dde:	f7ff fc27 	bl	8004630 <__retarget_lock_release_recursive>
 8004de2:	e7dd      	b.n	8004da0 <_fflush_r+0xc>

08004de4 <__swbuf_r>:
 8004de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004de6:	460e      	mov	r6, r1
 8004de8:	4614      	mov	r4, r2
 8004dea:	4605      	mov	r5, r0
 8004dec:	b118      	cbz	r0, 8004df6 <__swbuf_r+0x12>
 8004dee:	6a03      	ldr	r3, [r0, #32]
 8004df0:	b90b      	cbnz	r3, 8004df6 <__swbuf_r+0x12>
 8004df2:	f7ff faed 	bl	80043d0 <__sinit>
 8004df6:	69a3      	ldr	r3, [r4, #24]
 8004df8:	60a3      	str	r3, [r4, #8]
 8004dfa:	89a3      	ldrh	r3, [r4, #12]
 8004dfc:	071a      	lsls	r2, r3, #28
 8004dfe:	d501      	bpl.n	8004e04 <__swbuf_r+0x20>
 8004e00:	6923      	ldr	r3, [r4, #16]
 8004e02:	b943      	cbnz	r3, 8004e16 <__swbuf_r+0x32>
 8004e04:	4621      	mov	r1, r4
 8004e06:	4628      	mov	r0, r5
 8004e08:	f000 f82a 	bl	8004e60 <__swsetup_r>
 8004e0c:	b118      	cbz	r0, 8004e16 <__swbuf_r+0x32>
 8004e0e:	f04f 37ff 	mov.w	r7, #4294967295
 8004e12:	4638      	mov	r0, r7
 8004e14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e16:	6823      	ldr	r3, [r4, #0]
 8004e18:	6922      	ldr	r2, [r4, #16]
 8004e1a:	1a98      	subs	r0, r3, r2
 8004e1c:	6963      	ldr	r3, [r4, #20]
 8004e1e:	b2f6      	uxtb	r6, r6
 8004e20:	4283      	cmp	r3, r0
 8004e22:	4637      	mov	r7, r6
 8004e24:	dc05      	bgt.n	8004e32 <__swbuf_r+0x4e>
 8004e26:	4621      	mov	r1, r4
 8004e28:	4628      	mov	r0, r5
 8004e2a:	f7ff ffb3 	bl	8004d94 <_fflush_r>
 8004e2e:	2800      	cmp	r0, #0
 8004e30:	d1ed      	bne.n	8004e0e <__swbuf_r+0x2a>
 8004e32:	68a3      	ldr	r3, [r4, #8]
 8004e34:	3b01      	subs	r3, #1
 8004e36:	60a3      	str	r3, [r4, #8]
 8004e38:	6823      	ldr	r3, [r4, #0]
 8004e3a:	1c5a      	adds	r2, r3, #1
 8004e3c:	6022      	str	r2, [r4, #0]
 8004e3e:	701e      	strb	r6, [r3, #0]
 8004e40:	6962      	ldr	r2, [r4, #20]
 8004e42:	1c43      	adds	r3, r0, #1
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d004      	beq.n	8004e52 <__swbuf_r+0x6e>
 8004e48:	89a3      	ldrh	r3, [r4, #12]
 8004e4a:	07db      	lsls	r3, r3, #31
 8004e4c:	d5e1      	bpl.n	8004e12 <__swbuf_r+0x2e>
 8004e4e:	2e0a      	cmp	r6, #10
 8004e50:	d1df      	bne.n	8004e12 <__swbuf_r+0x2e>
 8004e52:	4621      	mov	r1, r4
 8004e54:	4628      	mov	r0, r5
 8004e56:	f7ff ff9d 	bl	8004d94 <_fflush_r>
 8004e5a:	2800      	cmp	r0, #0
 8004e5c:	d0d9      	beq.n	8004e12 <__swbuf_r+0x2e>
 8004e5e:	e7d6      	b.n	8004e0e <__swbuf_r+0x2a>

08004e60 <__swsetup_r>:
 8004e60:	b538      	push	{r3, r4, r5, lr}
 8004e62:	4b29      	ldr	r3, [pc, #164]	@ (8004f08 <__swsetup_r+0xa8>)
 8004e64:	4605      	mov	r5, r0
 8004e66:	6818      	ldr	r0, [r3, #0]
 8004e68:	460c      	mov	r4, r1
 8004e6a:	b118      	cbz	r0, 8004e74 <__swsetup_r+0x14>
 8004e6c:	6a03      	ldr	r3, [r0, #32]
 8004e6e:	b90b      	cbnz	r3, 8004e74 <__swsetup_r+0x14>
 8004e70:	f7ff faae 	bl	80043d0 <__sinit>
 8004e74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e78:	0719      	lsls	r1, r3, #28
 8004e7a:	d422      	bmi.n	8004ec2 <__swsetup_r+0x62>
 8004e7c:	06da      	lsls	r2, r3, #27
 8004e7e:	d407      	bmi.n	8004e90 <__swsetup_r+0x30>
 8004e80:	2209      	movs	r2, #9
 8004e82:	602a      	str	r2, [r5, #0]
 8004e84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e88:	81a3      	strh	r3, [r4, #12]
 8004e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8004e8e:	e033      	b.n	8004ef8 <__swsetup_r+0x98>
 8004e90:	0758      	lsls	r0, r3, #29
 8004e92:	d512      	bpl.n	8004eba <__swsetup_r+0x5a>
 8004e94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004e96:	b141      	cbz	r1, 8004eaa <__swsetup_r+0x4a>
 8004e98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004e9c:	4299      	cmp	r1, r3
 8004e9e:	d002      	beq.n	8004ea6 <__swsetup_r+0x46>
 8004ea0:	4628      	mov	r0, r5
 8004ea2:	f7ff fbdb 	bl	800465c <_free_r>
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	6363      	str	r3, [r4, #52]	@ 0x34
 8004eaa:	89a3      	ldrh	r3, [r4, #12]
 8004eac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004eb0:	81a3      	strh	r3, [r4, #12]
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	6063      	str	r3, [r4, #4]
 8004eb6:	6923      	ldr	r3, [r4, #16]
 8004eb8:	6023      	str	r3, [r4, #0]
 8004eba:	89a3      	ldrh	r3, [r4, #12]
 8004ebc:	f043 0308 	orr.w	r3, r3, #8
 8004ec0:	81a3      	strh	r3, [r4, #12]
 8004ec2:	6923      	ldr	r3, [r4, #16]
 8004ec4:	b94b      	cbnz	r3, 8004eda <__swsetup_r+0x7a>
 8004ec6:	89a3      	ldrh	r3, [r4, #12]
 8004ec8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004ecc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ed0:	d003      	beq.n	8004eda <__swsetup_r+0x7a>
 8004ed2:	4621      	mov	r1, r4
 8004ed4:	4628      	mov	r0, r5
 8004ed6:	f000 f883 	bl	8004fe0 <__smakebuf_r>
 8004eda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ede:	f013 0201 	ands.w	r2, r3, #1
 8004ee2:	d00a      	beq.n	8004efa <__swsetup_r+0x9a>
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	60a2      	str	r2, [r4, #8]
 8004ee8:	6962      	ldr	r2, [r4, #20]
 8004eea:	4252      	negs	r2, r2
 8004eec:	61a2      	str	r2, [r4, #24]
 8004eee:	6922      	ldr	r2, [r4, #16]
 8004ef0:	b942      	cbnz	r2, 8004f04 <__swsetup_r+0xa4>
 8004ef2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004ef6:	d1c5      	bne.n	8004e84 <__swsetup_r+0x24>
 8004ef8:	bd38      	pop	{r3, r4, r5, pc}
 8004efa:	0799      	lsls	r1, r3, #30
 8004efc:	bf58      	it	pl
 8004efe:	6962      	ldrpl	r2, [r4, #20]
 8004f00:	60a2      	str	r2, [r4, #8]
 8004f02:	e7f4      	b.n	8004eee <__swsetup_r+0x8e>
 8004f04:	2000      	movs	r0, #0
 8004f06:	e7f7      	b.n	8004ef8 <__swsetup_r+0x98>
 8004f08:	20000018 	.word	0x20000018

08004f0c <_raise_r>:
 8004f0c:	291f      	cmp	r1, #31
 8004f0e:	b538      	push	{r3, r4, r5, lr}
 8004f10:	4605      	mov	r5, r0
 8004f12:	460c      	mov	r4, r1
 8004f14:	d904      	bls.n	8004f20 <_raise_r+0x14>
 8004f16:	2316      	movs	r3, #22
 8004f18:	6003      	str	r3, [r0, #0]
 8004f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f1e:	bd38      	pop	{r3, r4, r5, pc}
 8004f20:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004f22:	b112      	cbz	r2, 8004f2a <_raise_r+0x1e>
 8004f24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004f28:	b94b      	cbnz	r3, 8004f3e <_raise_r+0x32>
 8004f2a:	4628      	mov	r0, r5
 8004f2c:	f000 f830 	bl	8004f90 <_getpid_r>
 8004f30:	4622      	mov	r2, r4
 8004f32:	4601      	mov	r1, r0
 8004f34:	4628      	mov	r0, r5
 8004f36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f3a:	f000 b817 	b.w	8004f6c <_kill_r>
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d00a      	beq.n	8004f58 <_raise_r+0x4c>
 8004f42:	1c59      	adds	r1, r3, #1
 8004f44:	d103      	bne.n	8004f4e <_raise_r+0x42>
 8004f46:	2316      	movs	r3, #22
 8004f48:	6003      	str	r3, [r0, #0]
 8004f4a:	2001      	movs	r0, #1
 8004f4c:	e7e7      	b.n	8004f1e <_raise_r+0x12>
 8004f4e:	2100      	movs	r1, #0
 8004f50:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004f54:	4620      	mov	r0, r4
 8004f56:	4798      	blx	r3
 8004f58:	2000      	movs	r0, #0
 8004f5a:	e7e0      	b.n	8004f1e <_raise_r+0x12>

08004f5c <raise>:
 8004f5c:	4b02      	ldr	r3, [pc, #8]	@ (8004f68 <raise+0xc>)
 8004f5e:	4601      	mov	r1, r0
 8004f60:	6818      	ldr	r0, [r3, #0]
 8004f62:	f7ff bfd3 	b.w	8004f0c <_raise_r>
 8004f66:	bf00      	nop
 8004f68:	20000018 	.word	0x20000018

08004f6c <_kill_r>:
 8004f6c:	b538      	push	{r3, r4, r5, lr}
 8004f6e:	4d07      	ldr	r5, [pc, #28]	@ (8004f8c <_kill_r+0x20>)
 8004f70:	2300      	movs	r3, #0
 8004f72:	4604      	mov	r4, r0
 8004f74:	4608      	mov	r0, r1
 8004f76:	4611      	mov	r1, r2
 8004f78:	602b      	str	r3, [r5, #0]
 8004f7a:	f7fb ff5e 	bl	8000e3a <_kill>
 8004f7e:	1c43      	adds	r3, r0, #1
 8004f80:	d102      	bne.n	8004f88 <_kill_r+0x1c>
 8004f82:	682b      	ldr	r3, [r5, #0]
 8004f84:	b103      	cbz	r3, 8004f88 <_kill_r+0x1c>
 8004f86:	6023      	str	r3, [r4, #0]
 8004f88:	bd38      	pop	{r3, r4, r5, pc}
 8004f8a:	bf00      	nop
 8004f8c:	20001a98 	.word	0x20001a98

08004f90 <_getpid_r>:
 8004f90:	f7fb bf51 	b.w	8000e36 <_getpid>

08004f94 <__swhatbuf_r>:
 8004f94:	b570      	push	{r4, r5, r6, lr}
 8004f96:	460c      	mov	r4, r1
 8004f98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f9c:	2900      	cmp	r1, #0
 8004f9e:	b096      	sub	sp, #88	@ 0x58
 8004fa0:	4615      	mov	r5, r2
 8004fa2:	461e      	mov	r6, r3
 8004fa4:	da0d      	bge.n	8004fc2 <__swhatbuf_r+0x2e>
 8004fa6:	89a3      	ldrh	r3, [r4, #12]
 8004fa8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004fac:	f04f 0100 	mov.w	r1, #0
 8004fb0:	bf14      	ite	ne
 8004fb2:	2340      	movne	r3, #64	@ 0x40
 8004fb4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004fb8:	2000      	movs	r0, #0
 8004fba:	6031      	str	r1, [r6, #0]
 8004fbc:	602b      	str	r3, [r5, #0]
 8004fbe:	b016      	add	sp, #88	@ 0x58
 8004fc0:	bd70      	pop	{r4, r5, r6, pc}
 8004fc2:	466a      	mov	r2, sp
 8004fc4:	f000 f848 	bl	8005058 <_fstat_r>
 8004fc8:	2800      	cmp	r0, #0
 8004fca:	dbec      	blt.n	8004fa6 <__swhatbuf_r+0x12>
 8004fcc:	9901      	ldr	r1, [sp, #4]
 8004fce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004fd2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004fd6:	4259      	negs	r1, r3
 8004fd8:	4159      	adcs	r1, r3
 8004fda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004fde:	e7eb      	b.n	8004fb8 <__swhatbuf_r+0x24>

08004fe0 <__smakebuf_r>:
 8004fe0:	898b      	ldrh	r3, [r1, #12]
 8004fe2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fe4:	079d      	lsls	r5, r3, #30
 8004fe6:	4606      	mov	r6, r0
 8004fe8:	460c      	mov	r4, r1
 8004fea:	d507      	bpl.n	8004ffc <__smakebuf_r+0x1c>
 8004fec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004ff0:	6023      	str	r3, [r4, #0]
 8004ff2:	6123      	str	r3, [r4, #16]
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	6163      	str	r3, [r4, #20]
 8004ff8:	b003      	add	sp, #12
 8004ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ffc:	ab01      	add	r3, sp, #4
 8004ffe:	466a      	mov	r2, sp
 8005000:	f7ff ffc8 	bl	8004f94 <__swhatbuf_r>
 8005004:	9f00      	ldr	r7, [sp, #0]
 8005006:	4605      	mov	r5, r0
 8005008:	4639      	mov	r1, r7
 800500a:	4630      	mov	r0, r6
 800500c:	f7ff f8c8 	bl	80041a0 <_malloc_r>
 8005010:	b948      	cbnz	r0, 8005026 <__smakebuf_r+0x46>
 8005012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005016:	059a      	lsls	r2, r3, #22
 8005018:	d4ee      	bmi.n	8004ff8 <__smakebuf_r+0x18>
 800501a:	f023 0303 	bic.w	r3, r3, #3
 800501e:	f043 0302 	orr.w	r3, r3, #2
 8005022:	81a3      	strh	r3, [r4, #12]
 8005024:	e7e2      	b.n	8004fec <__smakebuf_r+0xc>
 8005026:	89a3      	ldrh	r3, [r4, #12]
 8005028:	6020      	str	r0, [r4, #0]
 800502a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800502e:	81a3      	strh	r3, [r4, #12]
 8005030:	9b01      	ldr	r3, [sp, #4]
 8005032:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005036:	b15b      	cbz	r3, 8005050 <__smakebuf_r+0x70>
 8005038:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800503c:	4630      	mov	r0, r6
 800503e:	f000 f81d 	bl	800507c <_isatty_r>
 8005042:	b128      	cbz	r0, 8005050 <__smakebuf_r+0x70>
 8005044:	89a3      	ldrh	r3, [r4, #12]
 8005046:	f023 0303 	bic.w	r3, r3, #3
 800504a:	f043 0301 	orr.w	r3, r3, #1
 800504e:	81a3      	strh	r3, [r4, #12]
 8005050:	89a3      	ldrh	r3, [r4, #12]
 8005052:	431d      	orrs	r5, r3
 8005054:	81a5      	strh	r5, [r4, #12]
 8005056:	e7cf      	b.n	8004ff8 <__smakebuf_r+0x18>

08005058 <_fstat_r>:
 8005058:	b538      	push	{r3, r4, r5, lr}
 800505a:	4d07      	ldr	r5, [pc, #28]	@ (8005078 <_fstat_r+0x20>)
 800505c:	2300      	movs	r3, #0
 800505e:	4604      	mov	r4, r0
 8005060:	4608      	mov	r0, r1
 8005062:	4611      	mov	r1, r2
 8005064:	602b      	str	r3, [r5, #0]
 8005066:	f7fb ff15 	bl	8000e94 <_fstat>
 800506a:	1c43      	adds	r3, r0, #1
 800506c:	d102      	bne.n	8005074 <_fstat_r+0x1c>
 800506e:	682b      	ldr	r3, [r5, #0]
 8005070:	b103      	cbz	r3, 8005074 <_fstat_r+0x1c>
 8005072:	6023      	str	r3, [r4, #0]
 8005074:	bd38      	pop	{r3, r4, r5, pc}
 8005076:	bf00      	nop
 8005078:	20001a98 	.word	0x20001a98

0800507c <_isatty_r>:
 800507c:	b538      	push	{r3, r4, r5, lr}
 800507e:	4d06      	ldr	r5, [pc, #24]	@ (8005098 <_isatty_r+0x1c>)
 8005080:	2300      	movs	r3, #0
 8005082:	4604      	mov	r4, r0
 8005084:	4608      	mov	r0, r1
 8005086:	602b      	str	r3, [r5, #0]
 8005088:	f7fb ff09 	bl	8000e9e <_isatty>
 800508c:	1c43      	adds	r3, r0, #1
 800508e:	d102      	bne.n	8005096 <_isatty_r+0x1a>
 8005090:	682b      	ldr	r3, [r5, #0]
 8005092:	b103      	cbz	r3, 8005096 <_isatty_r+0x1a>
 8005094:	6023      	str	r3, [r4, #0]
 8005096:	bd38      	pop	{r3, r4, r5, pc}
 8005098:	20001a98 	.word	0x20001a98

0800509c <_init>:
 800509c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800509e:	bf00      	nop
 80050a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050a2:	bc08      	pop	{r3}
 80050a4:	469e      	mov	lr, r3
 80050a6:	4770      	bx	lr

080050a8 <_fini>:
 80050a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050aa:	bf00      	nop
 80050ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050ae:	bc08      	pop	{r3}
 80050b0:	469e      	mov	lr, r3
 80050b2:	4770      	bx	lr
