module buffer_test;
reg A;
wire Y;
buffer b1(A, Y);
intial
	begin
		A= 1'b0; #10;
		A= 1'b1; #10;
		A= 1'bZ; #10;
		A= 1'bX; #10;
	end
endmodule