["Jade",{"/user/LeReg1":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"icon":[["terminal",[0,0,0],{"name":"D"}],["terminal",[0,32,0],{"name":"CLK"}],["line",[8,28,0,6,4]],["line",[14,32,0,-6,4]],["terminal",[0,16,0],{"name":"STALL"}],["terminal",[40,0,4],{"name":"Q"}],["text",[10,0,0],{"text":"D","font":"4pt sans-serif"}],["text",[27,0,0],{"text":"Q","font":"4pt sans-serif"}],["line",[8,-8,0,0,48]],["line",[8,40,0,24,0]],["line",[32,40,0,0,-48]],["line",[32,-8,0,-24,0]]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs STALL D\n.group outputs Q\n\n.mode gate\n\n.cycle CLK=1 tran 1n assert inputs tran 49n CLK=0 assert inputs tran 50n sample outputs \n\n   0  1  -  // LE=1; D=1 .. init\n   0  1  1  // LE=1; D=1 .. Q=D \n   1  0  1  // LE=0; D=0 .. Q output latched in.\n   1  -  1  // LE=0; D goes undefined, Q should be good.\n   0  0  1  // LE=1; D=0 .. Q still latched from last clk.\n   1  -  0  // LE=0; D undefined, Q should be good.\n\n.plot CLK\n.plot D\n.plot Q"]],"schematic":[["/gates/dreg",[-8,-24,0]],["/gates/mux2",[-48,-32,0]],["wire",[32,-24,0,8,0],{"signal":"Q"}],["wire",[-32,-24,0,24,0]],["wire",[-48,-32,0,-8,0],{"signal":"Q"}],["wire",[-56,0,0,16,0],{"signal":"STALL"}],["wire",[-48,-16,0,-8,0],{"signal":"D"}],["wire",[-8,-8,0,-8,0],{"signal":"CLK"}]]}}]