#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Nov 28 09:11:15 2018
# Process ID: 4256
# Log file: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/vivado.log
# Journal file: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 668.410 ; gain = 84.188
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 28 09:13:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 28 09:14:07 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 28 10:36:23 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 28 10:38:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 28 10:39:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 28 10:56:33 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 28 10:56:58 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Nov 28 10:57:31 2018] Launched synth_1...
Run output will be captured here: C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_myCalc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TB_myCalc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/hex2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/keypad-black-box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/clockReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCalc
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/new/CalcaLogic.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sources_1/imports/CalcDesign10/CalculatorTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.srcs/sim_1/imports/new/CalcaLogic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_myCalc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 90b72e7cdd064e22b1ec51107e4d2017 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_myCalc_behav xil_defaultlib.TB_myCalc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myCalc
Compiling module xil_defaultlib.TB_myCalc
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot TB_myCalc_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab/Documents/DigitalSystems/Thursday/CalcDesign10/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_myCalc_behav -key {Behavioral:sim_1:Functional:TB_myCalc} -tclbatch {TB_myCalc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source TB_myCalc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_myCalc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 10:59:18 2018...
