Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Oct 18 20:40:42 2022
| Host         : newielab45 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   311 |
|    Minimum number of control sets                        |   311 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   254 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   311 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |   143 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     4 |
| >= 16              |   122 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             382 |          108 |
| No           | No                    | Yes                    |             140 |           44 |
| No           | Yes                   | No                     |              70 |           31 |
| Yes          | No                    | No                     |            1653 |          806 |
| Yes          | No                    | Yes                    |             100 |           26 |
| Yes          | Yes                   | No                     |            1137 |          491 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                Enable Signal                                                                                                                                |                                                                                                                   Set/Reset Signal                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                    |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                         | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                         | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                8 |              8 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg64[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg64[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg64[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg64[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                8 |              8 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                8 |              8 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                            | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                           | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                           | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                           | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                     |                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                       |                                                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_15_1                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[28][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[6][31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                     |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[2][31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18_14                                                                                                                                                    |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19_10                                                                                                                                                    |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[1][31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[7][31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                     |               25 |             32 |         1.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19_3                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_15_0                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_15_5                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_17_0                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18_1                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18_10                                                                                                                                                    |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18_6                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[9][31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                     |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19_4                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19_5                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19_7                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19_8                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem1_reg_0_255_0_0_i_12_2                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem1_reg_0_255_0_0_i_12_3                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem3_reg_0_255_0_0_i_12_2                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem1_reg_0_255_0_0_i_14_2                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem3_reg_0_255_0_0_i_12_1                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem2_reg_0_255_0_0_i_14_5                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem1_reg_0_255_0_0_i_12_5                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18_9                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19_6                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                      | design_1_i/harness_axi_ip_v1_0_0/inst/p_0_in                                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18_4                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19_2                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19_14                                                                                                                                                    |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19_13                                                                                                                                                    |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19_1                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19_0                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19                                                                                                                                                       |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[31][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[4][31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                     |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[5][31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19_9                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[24][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[10][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[12][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[14][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[16][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[3][31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[27][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[21][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_15_4                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[17][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18_2                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem1_reg_0_255_0_0_i_13_0                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18_8                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[26][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[11][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[15][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[18][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[29][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               25 |             32 |         1.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_15_2                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_15_3                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18_11                                                                                                                                                    |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18_12                                                                                                                                                    |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18                                                                                                                                                       |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18_13                                                                                                                                                    |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18_3                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18_7                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[8][31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                     |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19_11                                                                                                                                                    |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_16_0                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[23][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem2_reg_0_255_0_0_i_14_0                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem1_reg_0_255_0_0_i_14_1                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18_0                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_18_5                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem0_reg_0_255_0_0_i_19_12                                                                                                                                                    |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem2_reg_0_255_0_0_i_14_4                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[20][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[13][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem1_reg_0_255_0_0_i_13_2                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[19][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem3_reg_0_255_0_0_i_12_0                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem2_reg_0_255_0_0_i_14_3                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem2_reg_0_255_0_0_i_14_2                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem1_reg_0_255_0_0_i_13_1                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem1_reg_0_255_0_0_i_12_4                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[25][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[22][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/rg/x[30][31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem1_reg_0_255_0_0_i_12_1                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem1_reg_0_255_0_0_i_14_0                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem3_reg_0_255_0_0_i_12_3                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem2_reg_0_255_0_0_i_14_1                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem3_reg_0_255_0_0_i_12_4                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem1_reg_0_255_0_0_i_12_0                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst/u1/al/mem3_reg_0_255_0_0_i_12_5                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                     |               16 |             36 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                     |               13 |             36 |         2.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             | design_1_i/harness_axi_ip_v1_0_0/inst/harness_axi_ip_v1_0_S00_AXI_inst/slv_reg64_reg_n_0_[0]                                                                                                                                                        |               12 |             38 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                     |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                     |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                     |               18 |             47 |         2.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                     |               20 |             47 |         2.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                     |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |               37 |            149 |         4.03 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |               73 |            235 |         3.22 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


