// Seed: 3079492909
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_7, id_8, id_9;
  assign id_2 = id_3;
  assign id_7 = -1'b0;
  id_10(
      id_9, 1
  ); id_11(
      id_7, id_7 == 1, id_7, 1, 1, -1
  );
  wire id_12;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1
);
  wire id_3, id_4;
  wire id_5, id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4,
      id_3,
      id_4
  );
endmodule
