// soc_system_bandpassEQ_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 18.1 625

`timescale 1 ps / 1 ps
module soc_system_bandpassEQ_mm_interconnect_0 (
		input  wire [11:0] hps_h2f_lw_axi_master_awid,                     //                    hps_h2f_lw_axi_master.awid
		input  wire [20:0] hps_h2f_lw_axi_master_awaddr,                   //                                         .awaddr
		input  wire [3:0]  hps_h2f_lw_axi_master_awlen,                    //                                         .awlen
		input  wire [2:0]  hps_h2f_lw_axi_master_awsize,                   //                                         .awsize
		input  wire [1:0]  hps_h2f_lw_axi_master_awburst,                  //                                         .awburst
		input  wire [1:0]  hps_h2f_lw_axi_master_awlock,                   //                                         .awlock
		input  wire [3:0]  hps_h2f_lw_axi_master_awcache,                  //                                         .awcache
		input  wire [2:0]  hps_h2f_lw_axi_master_awprot,                   //                                         .awprot
		input  wire        hps_h2f_lw_axi_master_awvalid,                  //                                         .awvalid
		output wire        hps_h2f_lw_axi_master_awready,                  //                                         .awready
		input  wire [11:0] hps_h2f_lw_axi_master_wid,                      //                                         .wid
		input  wire [31:0] hps_h2f_lw_axi_master_wdata,                    //                                         .wdata
		input  wire [3:0]  hps_h2f_lw_axi_master_wstrb,                    //                                         .wstrb
		input  wire        hps_h2f_lw_axi_master_wlast,                    //                                         .wlast
		input  wire        hps_h2f_lw_axi_master_wvalid,                   //                                         .wvalid
		output wire        hps_h2f_lw_axi_master_wready,                   //                                         .wready
		output wire [11:0] hps_h2f_lw_axi_master_bid,                      //                                         .bid
		output wire [1:0]  hps_h2f_lw_axi_master_bresp,                    //                                         .bresp
		output wire        hps_h2f_lw_axi_master_bvalid,                   //                                         .bvalid
		input  wire        hps_h2f_lw_axi_master_bready,                   //                                         .bready
		input  wire [11:0] hps_h2f_lw_axi_master_arid,                     //                                         .arid
		input  wire [20:0] hps_h2f_lw_axi_master_araddr,                   //                                         .araddr
		input  wire [3:0]  hps_h2f_lw_axi_master_arlen,                    //                                         .arlen
		input  wire [2:0]  hps_h2f_lw_axi_master_arsize,                   //                                         .arsize
		input  wire [1:0]  hps_h2f_lw_axi_master_arburst,                  //                                         .arburst
		input  wire [1:0]  hps_h2f_lw_axi_master_arlock,                   //                                         .arlock
		input  wire [3:0]  hps_h2f_lw_axi_master_arcache,                  //                                         .arcache
		input  wire [2:0]  hps_h2f_lw_axi_master_arprot,                   //                                         .arprot
		input  wire        hps_h2f_lw_axi_master_arvalid,                  //                                         .arvalid
		output wire        hps_h2f_lw_axi_master_arready,                  //                                         .arready
		output wire [11:0] hps_h2f_lw_axi_master_rid,                      //                                         .rid
		output wire [31:0] hps_h2f_lw_axi_master_rdata,                    //                                         .rdata
		output wire [1:0]  hps_h2f_lw_axi_master_rresp,                    //                                         .rresp
		output wire        hps_h2f_lw_axi_master_rlast,                    //                                         .rlast
		output wire        hps_h2f_lw_axi_master_rvalid,                   //                                         .rvalid
		input  wire        hps_h2f_lw_axi_master_rready,                   //                                         .rready
		input  wire        ad1939_subsytem_audio_fabric_system_clk_clk,    //  ad1939_subsytem_audio_fabric_system_clk.clk
		input  wire        clk_reset_inputs_hps_clk_out_clk,               //             clk_reset_inputs_hps_clk_out.clk
		input  wire        pll_0_outclk0_clk,                              //                            pll_0_outclk0.clk
		input  wire        adc_0_reset_reset_bridge_in_reset_reset,        //        adc_0_reset_reset_bridge_in_reset.reset
		input  wire        bandpassEQ_0_reset_reset_bridge_in_reset_reset, // bandpassEQ_0_reset_reset_bridge_in_reset.reset
		input  wire        master_0_clk_reset_reset_bridge_in_reset_reset, // master_0_clk_reset_reset_bridge_in_reset.reset
		input  wire        system_id_reset_reset_bridge_in_reset_reset,    //    system_id_reset_reset_bridge_in_reset.reset
		input  wire [31:0] master_0_master_address,                        //                          master_0_master.address
		output wire        master_0_master_waitrequest,                    //                                         .waitrequest
		input  wire [3:0]  master_0_master_byteenable,                     //                                         .byteenable
		input  wire        master_0_master_read,                           //                                         .read
		output wire [31:0] master_0_master_readdata,                       //                                         .readdata
		output wire        master_0_master_readdatavalid,                  //                                         .readdatavalid
		input  wire        master_0_master_write,                          //                                         .write
		input  wire [31:0] master_0_master_writedata,                      //                                         .writedata
		output wire [2:0]  adc_0_adc_slave_address,                        //                          adc_0_adc_slave.address
		output wire        adc_0_adc_slave_write,                          //                                         .write
		output wire        adc_0_adc_slave_read,                           //                                         .read
		input  wire [31:0] adc_0_adc_slave_readdata,                       //                                         .readdata
		output wire [31:0] adc_0_adc_slave_writedata,                      //                                         .writedata
		input  wire        adc_0_adc_slave_waitrequest,                    //                                         .waitrequest
		output wire [2:0]  bandpassEQ_0_avalon_mm_address,                 //                   bandpassEQ_0_avalon_mm.address
		output wire        bandpassEQ_0_avalon_mm_write,                   //                                         .write
		output wire        bandpassEQ_0_avalon_mm_read,                    //                                         .read
		input  wire [31:0] bandpassEQ_0_avalon_mm_readdata,                //                                         .readdata
		output wire [31:0] bandpassEQ_0_avalon_mm_writedata,               //                                         .writedata
		output wire [0:0]  system_id_control_slave_address,                //                  system_id_control_slave.address
		input  wire [31:0] system_id_control_slave_readdata                //                                         .readdata
	);

	wire          master_0_master_translator_avalon_universal_master_0_waitrequest;   // master_0_master_agent:av_waitrequest -> master_0_master_translator:uav_waitrequest
	wire   [31:0] master_0_master_translator_avalon_universal_master_0_readdata;      // master_0_master_agent:av_readdata -> master_0_master_translator:uav_readdata
	wire          master_0_master_translator_avalon_universal_master_0_debugaccess;   // master_0_master_translator:uav_debugaccess -> master_0_master_agent:av_debugaccess
	wire   [31:0] master_0_master_translator_avalon_universal_master_0_address;       // master_0_master_translator:uav_address -> master_0_master_agent:av_address
	wire          master_0_master_translator_avalon_universal_master_0_read;          // master_0_master_translator:uav_read -> master_0_master_agent:av_read
	wire    [3:0] master_0_master_translator_avalon_universal_master_0_byteenable;    // master_0_master_translator:uav_byteenable -> master_0_master_agent:av_byteenable
	wire          master_0_master_translator_avalon_universal_master_0_readdatavalid; // master_0_master_agent:av_readdatavalid -> master_0_master_translator:uav_readdatavalid
	wire          master_0_master_translator_avalon_universal_master_0_lock;          // master_0_master_translator:uav_lock -> master_0_master_agent:av_lock
	wire          master_0_master_translator_avalon_universal_master_0_write;         // master_0_master_translator:uav_write -> master_0_master_agent:av_write
	wire   [31:0] master_0_master_translator_avalon_universal_master_0_writedata;     // master_0_master_translator:uav_writedata -> master_0_master_agent:av_writedata
	wire    [2:0] master_0_master_translator_avalon_universal_master_0_burstcount;    // master_0_master_translator:uav_burstcount -> master_0_master_agent:av_burstcount
	wire   [31:0] adc_0_adc_slave_agent_m0_readdata;                                  // adc_0_adc_slave_translator:uav_readdata -> adc_0_adc_slave_agent:m0_readdata
	wire          adc_0_adc_slave_agent_m0_waitrequest;                               // adc_0_adc_slave_translator:uav_waitrequest -> adc_0_adc_slave_agent:m0_waitrequest
	wire          adc_0_adc_slave_agent_m0_debugaccess;                               // adc_0_adc_slave_agent:m0_debugaccess -> adc_0_adc_slave_translator:uav_debugaccess
	wire   [31:0] adc_0_adc_slave_agent_m0_address;                                   // adc_0_adc_slave_agent:m0_address -> adc_0_adc_slave_translator:uav_address
	wire    [3:0] adc_0_adc_slave_agent_m0_byteenable;                                // adc_0_adc_slave_agent:m0_byteenable -> adc_0_adc_slave_translator:uav_byteenable
	wire          adc_0_adc_slave_agent_m0_read;                                      // adc_0_adc_slave_agent:m0_read -> adc_0_adc_slave_translator:uav_read
	wire          adc_0_adc_slave_agent_m0_readdatavalid;                             // adc_0_adc_slave_translator:uav_readdatavalid -> adc_0_adc_slave_agent:m0_readdatavalid
	wire          adc_0_adc_slave_agent_m0_lock;                                      // adc_0_adc_slave_agent:m0_lock -> adc_0_adc_slave_translator:uav_lock
	wire   [31:0] adc_0_adc_slave_agent_m0_writedata;                                 // adc_0_adc_slave_agent:m0_writedata -> adc_0_adc_slave_translator:uav_writedata
	wire          adc_0_adc_slave_agent_m0_write;                                     // adc_0_adc_slave_agent:m0_write -> adc_0_adc_slave_translator:uav_write
	wire    [2:0] adc_0_adc_slave_agent_m0_burstcount;                                // adc_0_adc_slave_agent:m0_burstcount -> adc_0_adc_slave_translator:uav_burstcount
	wire          adc_0_adc_slave_agent_rf_source_valid;                              // adc_0_adc_slave_agent:rf_source_valid -> adc_0_adc_slave_agent_rsp_fifo:in_valid
	wire  [125:0] adc_0_adc_slave_agent_rf_source_data;                               // adc_0_adc_slave_agent:rf_source_data -> adc_0_adc_slave_agent_rsp_fifo:in_data
	wire          adc_0_adc_slave_agent_rf_source_ready;                              // adc_0_adc_slave_agent_rsp_fifo:in_ready -> adc_0_adc_slave_agent:rf_source_ready
	wire          adc_0_adc_slave_agent_rf_source_startofpacket;                      // adc_0_adc_slave_agent:rf_source_startofpacket -> adc_0_adc_slave_agent_rsp_fifo:in_startofpacket
	wire          adc_0_adc_slave_agent_rf_source_endofpacket;                        // adc_0_adc_slave_agent:rf_source_endofpacket -> adc_0_adc_slave_agent_rsp_fifo:in_endofpacket
	wire          adc_0_adc_slave_agent_rsp_fifo_out_valid;                           // adc_0_adc_slave_agent_rsp_fifo:out_valid -> adc_0_adc_slave_agent:rf_sink_valid
	wire  [125:0] adc_0_adc_slave_agent_rsp_fifo_out_data;                            // adc_0_adc_slave_agent_rsp_fifo:out_data -> adc_0_adc_slave_agent:rf_sink_data
	wire          adc_0_adc_slave_agent_rsp_fifo_out_ready;                           // adc_0_adc_slave_agent:rf_sink_ready -> adc_0_adc_slave_agent_rsp_fifo:out_ready
	wire          adc_0_adc_slave_agent_rsp_fifo_out_startofpacket;                   // adc_0_adc_slave_agent_rsp_fifo:out_startofpacket -> adc_0_adc_slave_agent:rf_sink_startofpacket
	wire          adc_0_adc_slave_agent_rsp_fifo_out_endofpacket;                     // adc_0_adc_slave_agent_rsp_fifo:out_endofpacket -> adc_0_adc_slave_agent:rf_sink_endofpacket
	wire          adc_0_adc_slave_agent_rdata_fifo_src_valid;                         // adc_0_adc_slave_agent:rdata_fifo_src_valid -> adc_0_adc_slave_agent_rdata_fifo:in_valid
	wire   [33:0] adc_0_adc_slave_agent_rdata_fifo_src_data;                          // adc_0_adc_slave_agent:rdata_fifo_src_data -> adc_0_adc_slave_agent_rdata_fifo:in_data
	wire          adc_0_adc_slave_agent_rdata_fifo_src_ready;                         // adc_0_adc_slave_agent_rdata_fifo:in_ready -> adc_0_adc_slave_agent:rdata_fifo_src_ready
	wire   [31:0] bandpasseq_0_avalon_mm_agent_m0_readdata;                           // bandpassEQ_0_avalon_mm_translator:uav_readdata -> bandpassEQ_0_avalon_mm_agent:m0_readdata
	wire          bandpasseq_0_avalon_mm_agent_m0_waitrequest;                        // bandpassEQ_0_avalon_mm_translator:uav_waitrequest -> bandpassEQ_0_avalon_mm_agent:m0_waitrequest
	wire          bandpasseq_0_avalon_mm_agent_m0_debugaccess;                        // bandpassEQ_0_avalon_mm_agent:m0_debugaccess -> bandpassEQ_0_avalon_mm_translator:uav_debugaccess
	wire   [31:0] bandpasseq_0_avalon_mm_agent_m0_address;                            // bandpassEQ_0_avalon_mm_agent:m0_address -> bandpassEQ_0_avalon_mm_translator:uav_address
	wire    [3:0] bandpasseq_0_avalon_mm_agent_m0_byteenable;                         // bandpassEQ_0_avalon_mm_agent:m0_byteenable -> bandpassEQ_0_avalon_mm_translator:uav_byteenable
	wire          bandpasseq_0_avalon_mm_agent_m0_read;                               // bandpassEQ_0_avalon_mm_agent:m0_read -> bandpassEQ_0_avalon_mm_translator:uav_read
	wire          bandpasseq_0_avalon_mm_agent_m0_readdatavalid;                      // bandpassEQ_0_avalon_mm_translator:uav_readdatavalid -> bandpassEQ_0_avalon_mm_agent:m0_readdatavalid
	wire          bandpasseq_0_avalon_mm_agent_m0_lock;                               // bandpassEQ_0_avalon_mm_agent:m0_lock -> bandpassEQ_0_avalon_mm_translator:uav_lock
	wire   [31:0] bandpasseq_0_avalon_mm_agent_m0_writedata;                          // bandpassEQ_0_avalon_mm_agent:m0_writedata -> bandpassEQ_0_avalon_mm_translator:uav_writedata
	wire          bandpasseq_0_avalon_mm_agent_m0_write;                              // bandpassEQ_0_avalon_mm_agent:m0_write -> bandpassEQ_0_avalon_mm_translator:uav_write
	wire    [2:0] bandpasseq_0_avalon_mm_agent_m0_burstcount;                         // bandpassEQ_0_avalon_mm_agent:m0_burstcount -> bandpassEQ_0_avalon_mm_translator:uav_burstcount
	wire          bandpasseq_0_avalon_mm_agent_rf_source_valid;                       // bandpassEQ_0_avalon_mm_agent:rf_source_valid -> bandpassEQ_0_avalon_mm_agent_rsp_fifo:in_valid
	wire  [125:0] bandpasseq_0_avalon_mm_agent_rf_source_data;                        // bandpassEQ_0_avalon_mm_agent:rf_source_data -> bandpassEQ_0_avalon_mm_agent_rsp_fifo:in_data
	wire          bandpasseq_0_avalon_mm_agent_rf_source_ready;                       // bandpassEQ_0_avalon_mm_agent_rsp_fifo:in_ready -> bandpassEQ_0_avalon_mm_agent:rf_source_ready
	wire          bandpasseq_0_avalon_mm_agent_rf_source_startofpacket;               // bandpassEQ_0_avalon_mm_agent:rf_source_startofpacket -> bandpassEQ_0_avalon_mm_agent_rsp_fifo:in_startofpacket
	wire          bandpasseq_0_avalon_mm_agent_rf_source_endofpacket;                 // bandpassEQ_0_avalon_mm_agent:rf_source_endofpacket -> bandpassEQ_0_avalon_mm_agent_rsp_fifo:in_endofpacket
	wire          bandpasseq_0_avalon_mm_agent_rsp_fifo_out_valid;                    // bandpassEQ_0_avalon_mm_agent_rsp_fifo:out_valid -> bandpassEQ_0_avalon_mm_agent:rf_sink_valid
	wire  [125:0] bandpasseq_0_avalon_mm_agent_rsp_fifo_out_data;                     // bandpassEQ_0_avalon_mm_agent_rsp_fifo:out_data -> bandpassEQ_0_avalon_mm_agent:rf_sink_data
	wire          bandpasseq_0_avalon_mm_agent_rsp_fifo_out_ready;                    // bandpassEQ_0_avalon_mm_agent:rf_sink_ready -> bandpassEQ_0_avalon_mm_agent_rsp_fifo:out_ready
	wire          bandpasseq_0_avalon_mm_agent_rsp_fifo_out_startofpacket;            // bandpassEQ_0_avalon_mm_agent_rsp_fifo:out_startofpacket -> bandpassEQ_0_avalon_mm_agent:rf_sink_startofpacket
	wire          bandpasseq_0_avalon_mm_agent_rsp_fifo_out_endofpacket;              // bandpassEQ_0_avalon_mm_agent_rsp_fifo:out_endofpacket -> bandpassEQ_0_avalon_mm_agent:rf_sink_endofpacket
	wire          bandpasseq_0_avalon_mm_agent_rdata_fifo_src_valid;                  // bandpassEQ_0_avalon_mm_agent:rdata_fifo_src_valid -> bandpassEQ_0_avalon_mm_agent_rdata_fifo:in_valid
	wire   [33:0] bandpasseq_0_avalon_mm_agent_rdata_fifo_src_data;                   // bandpassEQ_0_avalon_mm_agent:rdata_fifo_src_data -> bandpassEQ_0_avalon_mm_agent_rdata_fifo:in_data
	wire          bandpasseq_0_avalon_mm_agent_rdata_fifo_src_ready;                  // bandpassEQ_0_avalon_mm_agent_rdata_fifo:in_ready -> bandpassEQ_0_avalon_mm_agent:rdata_fifo_src_ready
	wire   [31:0] system_id_control_slave_agent_m0_readdata;                          // system_id_control_slave_translator:uav_readdata -> system_id_control_slave_agent:m0_readdata
	wire          system_id_control_slave_agent_m0_waitrequest;                       // system_id_control_slave_translator:uav_waitrequest -> system_id_control_slave_agent:m0_waitrequest
	wire          system_id_control_slave_agent_m0_debugaccess;                       // system_id_control_slave_agent:m0_debugaccess -> system_id_control_slave_translator:uav_debugaccess
	wire   [31:0] system_id_control_slave_agent_m0_address;                           // system_id_control_slave_agent:m0_address -> system_id_control_slave_translator:uav_address
	wire    [3:0] system_id_control_slave_agent_m0_byteenable;                        // system_id_control_slave_agent:m0_byteenable -> system_id_control_slave_translator:uav_byteenable
	wire          system_id_control_slave_agent_m0_read;                              // system_id_control_slave_agent:m0_read -> system_id_control_slave_translator:uav_read
	wire          system_id_control_slave_agent_m0_readdatavalid;                     // system_id_control_slave_translator:uav_readdatavalid -> system_id_control_slave_agent:m0_readdatavalid
	wire          system_id_control_slave_agent_m0_lock;                              // system_id_control_slave_agent:m0_lock -> system_id_control_slave_translator:uav_lock
	wire   [31:0] system_id_control_slave_agent_m0_writedata;                         // system_id_control_slave_agent:m0_writedata -> system_id_control_slave_translator:uav_writedata
	wire          system_id_control_slave_agent_m0_write;                             // system_id_control_slave_agent:m0_write -> system_id_control_slave_translator:uav_write
	wire    [2:0] system_id_control_slave_agent_m0_burstcount;                        // system_id_control_slave_agent:m0_burstcount -> system_id_control_slave_translator:uav_burstcount
	wire          system_id_control_slave_agent_rf_source_valid;                      // system_id_control_slave_agent:rf_source_valid -> system_id_control_slave_agent_rsp_fifo:in_valid
	wire  [125:0] system_id_control_slave_agent_rf_source_data;                       // system_id_control_slave_agent:rf_source_data -> system_id_control_slave_agent_rsp_fifo:in_data
	wire          system_id_control_slave_agent_rf_source_ready;                      // system_id_control_slave_agent_rsp_fifo:in_ready -> system_id_control_slave_agent:rf_source_ready
	wire          system_id_control_slave_agent_rf_source_startofpacket;              // system_id_control_slave_agent:rf_source_startofpacket -> system_id_control_slave_agent_rsp_fifo:in_startofpacket
	wire          system_id_control_slave_agent_rf_source_endofpacket;                // system_id_control_slave_agent:rf_source_endofpacket -> system_id_control_slave_agent_rsp_fifo:in_endofpacket
	wire          system_id_control_slave_agent_rsp_fifo_out_valid;                   // system_id_control_slave_agent_rsp_fifo:out_valid -> system_id_control_slave_agent:rf_sink_valid
	wire  [125:0] system_id_control_slave_agent_rsp_fifo_out_data;                    // system_id_control_slave_agent_rsp_fifo:out_data -> system_id_control_slave_agent:rf_sink_data
	wire          system_id_control_slave_agent_rsp_fifo_out_ready;                   // system_id_control_slave_agent:rf_sink_ready -> system_id_control_slave_agent_rsp_fifo:out_ready
	wire          system_id_control_slave_agent_rsp_fifo_out_startofpacket;           // system_id_control_slave_agent_rsp_fifo:out_startofpacket -> system_id_control_slave_agent:rf_sink_startofpacket
	wire          system_id_control_slave_agent_rsp_fifo_out_endofpacket;             // system_id_control_slave_agent_rsp_fifo:out_endofpacket -> system_id_control_slave_agent:rf_sink_endofpacket
	wire          system_id_control_slave_agent_rdata_fifo_src_valid;                 // system_id_control_slave_agent:rdata_fifo_src_valid -> system_id_control_slave_agent_rdata_fifo:in_valid
	wire   [33:0] system_id_control_slave_agent_rdata_fifo_src_data;                  // system_id_control_slave_agent:rdata_fifo_src_data -> system_id_control_slave_agent_rdata_fifo:in_data
	wire          system_id_control_slave_agent_rdata_fifo_src_ready;                 // system_id_control_slave_agent_rdata_fifo:in_ready -> system_id_control_slave_agent:rdata_fifo_src_ready
	wire          hps_h2f_lw_axi_master_agent_write_cp_valid;                         // hps_h2f_lw_axi_master_agent:write_cp_valid -> router:sink_valid
	wire  [124:0] hps_h2f_lw_axi_master_agent_write_cp_data;                          // hps_h2f_lw_axi_master_agent:write_cp_data -> router:sink_data
	wire          hps_h2f_lw_axi_master_agent_write_cp_ready;                         // router:sink_ready -> hps_h2f_lw_axi_master_agent:write_cp_ready
	wire          hps_h2f_lw_axi_master_agent_write_cp_startofpacket;                 // hps_h2f_lw_axi_master_agent:write_cp_startofpacket -> router:sink_startofpacket
	wire          hps_h2f_lw_axi_master_agent_write_cp_endofpacket;                   // hps_h2f_lw_axi_master_agent:write_cp_endofpacket -> router:sink_endofpacket
	wire          hps_h2f_lw_axi_master_agent_read_cp_valid;                          // hps_h2f_lw_axi_master_agent:read_cp_valid -> router_001:sink_valid
	wire  [124:0] hps_h2f_lw_axi_master_agent_read_cp_data;                           // hps_h2f_lw_axi_master_agent:read_cp_data -> router_001:sink_data
	wire          hps_h2f_lw_axi_master_agent_read_cp_ready;                          // router_001:sink_ready -> hps_h2f_lw_axi_master_agent:read_cp_ready
	wire          hps_h2f_lw_axi_master_agent_read_cp_startofpacket;                  // hps_h2f_lw_axi_master_agent:read_cp_startofpacket -> router_001:sink_startofpacket
	wire          hps_h2f_lw_axi_master_agent_read_cp_endofpacket;                    // hps_h2f_lw_axi_master_agent:read_cp_endofpacket -> router_001:sink_endofpacket
	wire          master_0_master_agent_cp_valid;                                     // master_0_master_agent:cp_valid -> router_002:sink_valid
	wire  [124:0] master_0_master_agent_cp_data;                                      // master_0_master_agent:cp_data -> router_002:sink_data
	wire          master_0_master_agent_cp_ready;                                     // router_002:sink_ready -> master_0_master_agent:cp_ready
	wire          master_0_master_agent_cp_startofpacket;                             // master_0_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          master_0_master_agent_cp_endofpacket;                               // master_0_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          adc_0_adc_slave_agent_rp_valid;                                     // adc_0_adc_slave_agent:rp_valid -> router_003:sink_valid
	wire  [124:0] adc_0_adc_slave_agent_rp_data;                                      // adc_0_adc_slave_agent:rp_data -> router_003:sink_data
	wire          adc_0_adc_slave_agent_rp_ready;                                     // router_003:sink_ready -> adc_0_adc_slave_agent:rp_ready
	wire          adc_0_adc_slave_agent_rp_startofpacket;                             // adc_0_adc_slave_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          adc_0_adc_slave_agent_rp_endofpacket;                               // adc_0_adc_slave_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                               // router_003:src_valid -> rsp_demux:sink_valid
	wire  [124:0] router_003_src_data;                                                // router_003:src_data -> rsp_demux:sink_data
	wire          router_003_src_ready;                                               // rsp_demux:sink_ready -> router_003:src_ready
	wire    [2:0] router_003_src_channel;                                             // router_003:src_channel -> rsp_demux:sink_channel
	wire          router_003_src_startofpacket;                                       // router_003:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_003_src_endofpacket;                                         // router_003:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          bandpasseq_0_avalon_mm_agent_rp_valid;                              // bandpassEQ_0_avalon_mm_agent:rp_valid -> router_004:sink_valid
	wire  [124:0] bandpasseq_0_avalon_mm_agent_rp_data;                               // bandpassEQ_0_avalon_mm_agent:rp_data -> router_004:sink_data
	wire          bandpasseq_0_avalon_mm_agent_rp_ready;                              // router_004:sink_ready -> bandpassEQ_0_avalon_mm_agent:rp_ready
	wire          bandpasseq_0_avalon_mm_agent_rp_startofpacket;                      // bandpassEQ_0_avalon_mm_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          bandpasseq_0_avalon_mm_agent_rp_endofpacket;                        // bandpassEQ_0_avalon_mm_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                               // router_004:src_valid -> rsp_demux_001:sink_valid
	wire  [124:0] router_004_src_data;                                                // router_004:src_data -> rsp_demux_001:sink_data
	wire          router_004_src_ready;                                               // rsp_demux_001:sink_ready -> router_004:src_ready
	wire    [2:0] router_004_src_channel;                                             // router_004:src_channel -> rsp_demux_001:sink_channel
	wire          router_004_src_startofpacket;                                       // router_004:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_004_src_endofpacket;                                         // router_004:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          system_id_control_slave_agent_rp_valid;                             // system_id_control_slave_agent:rp_valid -> router_005:sink_valid
	wire  [124:0] system_id_control_slave_agent_rp_data;                              // system_id_control_slave_agent:rp_data -> router_005:sink_data
	wire          system_id_control_slave_agent_rp_ready;                             // router_005:sink_ready -> system_id_control_slave_agent:rp_ready
	wire          system_id_control_slave_agent_rp_startofpacket;                     // system_id_control_slave_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          system_id_control_slave_agent_rp_endofpacket;                       // system_id_control_slave_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                               // router_005:src_valid -> rsp_demux_002:sink_valid
	wire  [124:0] router_005_src_data;                                                // router_005:src_data -> rsp_demux_002:sink_data
	wire          router_005_src_ready;                                               // rsp_demux_002:sink_ready -> router_005:src_ready
	wire    [2:0] router_005_src_channel;                                             // router_005:src_channel -> rsp_demux_002:sink_channel
	wire          router_005_src_startofpacket;                                       // router_005:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_005_src_endofpacket;                                         // router_005:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          router_src_valid;                                                   // router:src_valid -> hps_h2f_lw_axi_master_wr_limiter:cmd_sink_valid
	wire  [124:0] router_src_data;                                                    // router:src_data -> hps_h2f_lw_axi_master_wr_limiter:cmd_sink_data
	wire          router_src_ready;                                                   // hps_h2f_lw_axi_master_wr_limiter:cmd_sink_ready -> router:src_ready
	wire    [2:0] router_src_channel;                                                 // router:src_channel -> hps_h2f_lw_axi_master_wr_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                           // router:src_startofpacket -> hps_h2f_lw_axi_master_wr_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                             // router:src_endofpacket -> hps_h2f_lw_axi_master_wr_limiter:cmd_sink_endofpacket
	wire  [124:0] hps_h2f_lw_axi_master_wr_limiter_cmd_src_data;                      // hps_h2f_lw_axi_master_wr_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready;                     // cmd_demux:sink_ready -> hps_h2f_lw_axi_master_wr_limiter:cmd_src_ready
	wire    [2:0] hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel;                   // hps_h2f_lw_axi_master_wr_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket;             // hps_h2f_lw_axi_master_wr_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket;               // hps_h2f_lw_axi_master_wr_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                  // rsp_mux:src_valid -> hps_h2f_lw_axi_master_wr_limiter:rsp_sink_valid
	wire  [124:0] rsp_mux_src_data;                                                   // rsp_mux:src_data -> hps_h2f_lw_axi_master_wr_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                  // hps_h2f_lw_axi_master_wr_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [2:0] rsp_mux_src_channel;                                                // rsp_mux:src_channel -> hps_h2f_lw_axi_master_wr_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                          // rsp_mux:src_startofpacket -> hps_h2f_lw_axi_master_wr_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                            // rsp_mux:src_endofpacket -> hps_h2f_lw_axi_master_wr_limiter:rsp_sink_endofpacket
	wire          hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid;                     // hps_h2f_lw_axi_master_wr_limiter:rsp_src_valid -> hps_h2f_lw_axi_master_agent:write_rp_valid
	wire  [124:0] hps_h2f_lw_axi_master_wr_limiter_rsp_src_data;                      // hps_h2f_lw_axi_master_wr_limiter:rsp_src_data -> hps_h2f_lw_axi_master_agent:write_rp_data
	wire          hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready;                     // hps_h2f_lw_axi_master_agent:write_rp_ready -> hps_h2f_lw_axi_master_wr_limiter:rsp_src_ready
	wire    [2:0] hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel;                   // hps_h2f_lw_axi_master_wr_limiter:rsp_src_channel -> hps_h2f_lw_axi_master_agent:write_rp_channel
	wire          hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket;             // hps_h2f_lw_axi_master_wr_limiter:rsp_src_startofpacket -> hps_h2f_lw_axi_master_agent:write_rp_startofpacket
	wire          hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket;               // hps_h2f_lw_axi_master_wr_limiter:rsp_src_endofpacket -> hps_h2f_lw_axi_master_agent:write_rp_endofpacket
	wire          router_001_src_valid;                                               // router_001:src_valid -> hps_h2f_lw_axi_master_rd_limiter:cmd_sink_valid
	wire  [124:0] router_001_src_data;                                                // router_001:src_data -> hps_h2f_lw_axi_master_rd_limiter:cmd_sink_data
	wire          router_001_src_ready;                                               // hps_h2f_lw_axi_master_rd_limiter:cmd_sink_ready -> router_001:src_ready
	wire    [2:0] router_001_src_channel;                                             // router_001:src_channel -> hps_h2f_lw_axi_master_rd_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                                       // router_001:src_startofpacket -> hps_h2f_lw_axi_master_rd_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                                         // router_001:src_endofpacket -> hps_h2f_lw_axi_master_rd_limiter:cmd_sink_endofpacket
	wire  [124:0] hps_h2f_lw_axi_master_rd_limiter_cmd_src_data;                      // hps_h2f_lw_axi_master_rd_limiter:cmd_src_data -> cmd_demux_001:sink_data
	wire          hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready;                     // cmd_demux_001:sink_ready -> hps_h2f_lw_axi_master_rd_limiter:cmd_src_ready
	wire    [2:0] hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel;                   // hps_h2f_lw_axi_master_rd_limiter:cmd_src_channel -> cmd_demux_001:sink_channel
	wire          hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket;             // hps_h2f_lw_axi_master_rd_limiter:cmd_src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket;               // hps_h2f_lw_axi_master_rd_limiter:cmd_src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                              // rsp_mux_001:src_valid -> hps_h2f_lw_axi_master_rd_limiter:rsp_sink_valid
	wire  [124:0] rsp_mux_001_src_data;                                               // rsp_mux_001:src_data -> hps_h2f_lw_axi_master_rd_limiter:rsp_sink_data
	wire          rsp_mux_001_src_ready;                                              // hps_h2f_lw_axi_master_rd_limiter:rsp_sink_ready -> rsp_mux_001:src_ready
	wire    [2:0] rsp_mux_001_src_channel;                                            // rsp_mux_001:src_channel -> hps_h2f_lw_axi_master_rd_limiter:rsp_sink_channel
	wire          rsp_mux_001_src_startofpacket;                                      // rsp_mux_001:src_startofpacket -> hps_h2f_lw_axi_master_rd_limiter:rsp_sink_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                        // rsp_mux_001:src_endofpacket -> hps_h2f_lw_axi_master_rd_limiter:rsp_sink_endofpacket
	wire          hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid;                     // hps_h2f_lw_axi_master_rd_limiter:rsp_src_valid -> hps_h2f_lw_axi_master_agent:read_rp_valid
	wire  [124:0] hps_h2f_lw_axi_master_rd_limiter_rsp_src_data;                      // hps_h2f_lw_axi_master_rd_limiter:rsp_src_data -> hps_h2f_lw_axi_master_agent:read_rp_data
	wire          hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready;                     // hps_h2f_lw_axi_master_agent:read_rp_ready -> hps_h2f_lw_axi_master_rd_limiter:rsp_src_ready
	wire    [2:0] hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel;                   // hps_h2f_lw_axi_master_rd_limiter:rsp_src_channel -> hps_h2f_lw_axi_master_agent:read_rp_channel
	wire          hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket;             // hps_h2f_lw_axi_master_rd_limiter:rsp_src_startofpacket -> hps_h2f_lw_axi_master_agent:read_rp_startofpacket
	wire          hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket;               // hps_h2f_lw_axi_master_rd_limiter:rsp_src_endofpacket -> hps_h2f_lw_axi_master_agent:read_rp_endofpacket
	wire          router_002_src_valid;                                               // router_002:src_valid -> master_0_master_limiter:cmd_sink_valid
	wire  [124:0] router_002_src_data;                                                // router_002:src_data -> master_0_master_limiter:cmd_sink_data
	wire          router_002_src_ready;                                               // master_0_master_limiter:cmd_sink_ready -> router_002:src_ready
	wire    [2:0] router_002_src_channel;                                             // router_002:src_channel -> master_0_master_limiter:cmd_sink_channel
	wire          router_002_src_startofpacket;                                       // router_002:src_startofpacket -> master_0_master_limiter:cmd_sink_startofpacket
	wire          router_002_src_endofpacket;                                         // router_002:src_endofpacket -> master_0_master_limiter:cmd_sink_endofpacket
	wire  [124:0] master_0_master_limiter_cmd_src_data;                               // master_0_master_limiter:cmd_src_data -> cmd_demux_002:sink_data
	wire          master_0_master_limiter_cmd_src_ready;                              // cmd_demux_002:sink_ready -> master_0_master_limiter:cmd_src_ready
	wire    [2:0] master_0_master_limiter_cmd_src_channel;                            // master_0_master_limiter:cmd_src_channel -> cmd_demux_002:sink_channel
	wire          master_0_master_limiter_cmd_src_startofpacket;                      // master_0_master_limiter:cmd_src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          master_0_master_limiter_cmd_src_endofpacket;                        // master_0_master_limiter:cmd_src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          rsp_mux_002_src_valid;                                              // rsp_mux_002:src_valid -> master_0_master_limiter:rsp_sink_valid
	wire  [124:0] rsp_mux_002_src_data;                                               // rsp_mux_002:src_data -> master_0_master_limiter:rsp_sink_data
	wire          rsp_mux_002_src_ready;                                              // master_0_master_limiter:rsp_sink_ready -> rsp_mux_002:src_ready
	wire    [2:0] rsp_mux_002_src_channel;                                            // rsp_mux_002:src_channel -> master_0_master_limiter:rsp_sink_channel
	wire          rsp_mux_002_src_startofpacket;                                      // rsp_mux_002:src_startofpacket -> master_0_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                        // rsp_mux_002:src_endofpacket -> master_0_master_limiter:rsp_sink_endofpacket
	wire          master_0_master_limiter_rsp_src_valid;                              // master_0_master_limiter:rsp_src_valid -> master_0_master_agent:rp_valid
	wire  [124:0] master_0_master_limiter_rsp_src_data;                               // master_0_master_limiter:rsp_src_data -> master_0_master_agent:rp_data
	wire          master_0_master_limiter_rsp_src_ready;                              // master_0_master_agent:rp_ready -> master_0_master_limiter:rsp_src_ready
	wire    [2:0] master_0_master_limiter_rsp_src_channel;                            // master_0_master_limiter:rsp_src_channel -> master_0_master_agent:rp_channel
	wire          master_0_master_limiter_rsp_src_startofpacket;                      // master_0_master_limiter:rsp_src_startofpacket -> master_0_master_agent:rp_startofpacket
	wire          master_0_master_limiter_rsp_src_endofpacket;                        // master_0_master_limiter:rsp_src_endofpacket -> master_0_master_agent:rp_endofpacket
	wire          cmd_mux_src_valid;                                                  // cmd_mux:src_valid -> adc_0_adc_slave_burst_adapter:sink0_valid
	wire  [124:0] cmd_mux_src_data;                                                   // cmd_mux:src_data -> adc_0_adc_slave_burst_adapter:sink0_data
	wire          cmd_mux_src_ready;                                                  // adc_0_adc_slave_burst_adapter:sink0_ready -> cmd_mux:src_ready
	wire    [2:0] cmd_mux_src_channel;                                                // cmd_mux:src_channel -> adc_0_adc_slave_burst_adapter:sink0_channel
	wire          cmd_mux_src_startofpacket;                                          // cmd_mux:src_startofpacket -> adc_0_adc_slave_burst_adapter:sink0_startofpacket
	wire          cmd_mux_src_endofpacket;                                            // cmd_mux:src_endofpacket -> adc_0_adc_slave_burst_adapter:sink0_endofpacket
	wire          adc_0_adc_slave_burst_adapter_source0_valid;                        // adc_0_adc_slave_burst_adapter:source0_valid -> adc_0_adc_slave_agent:cp_valid
	wire  [124:0] adc_0_adc_slave_burst_adapter_source0_data;                         // adc_0_adc_slave_burst_adapter:source0_data -> adc_0_adc_slave_agent:cp_data
	wire          adc_0_adc_slave_burst_adapter_source0_ready;                        // adc_0_adc_slave_agent:cp_ready -> adc_0_adc_slave_burst_adapter:source0_ready
	wire    [2:0] adc_0_adc_slave_burst_adapter_source0_channel;                      // adc_0_adc_slave_burst_adapter:source0_channel -> adc_0_adc_slave_agent:cp_channel
	wire          adc_0_adc_slave_burst_adapter_source0_startofpacket;                // adc_0_adc_slave_burst_adapter:source0_startofpacket -> adc_0_adc_slave_agent:cp_startofpacket
	wire          adc_0_adc_slave_burst_adapter_source0_endofpacket;                  // adc_0_adc_slave_burst_adapter:source0_endofpacket -> adc_0_adc_slave_agent:cp_endofpacket
	wire          cmd_mux_001_src_valid;                                              // cmd_mux_001:src_valid -> bandpassEQ_0_avalon_mm_burst_adapter:sink0_valid
	wire  [124:0] cmd_mux_001_src_data;                                               // cmd_mux_001:src_data -> bandpassEQ_0_avalon_mm_burst_adapter:sink0_data
	wire          cmd_mux_001_src_ready;                                              // bandpassEQ_0_avalon_mm_burst_adapter:sink0_ready -> cmd_mux_001:src_ready
	wire    [2:0] cmd_mux_001_src_channel;                                            // cmd_mux_001:src_channel -> bandpassEQ_0_avalon_mm_burst_adapter:sink0_channel
	wire          cmd_mux_001_src_startofpacket;                                      // cmd_mux_001:src_startofpacket -> bandpassEQ_0_avalon_mm_burst_adapter:sink0_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                        // cmd_mux_001:src_endofpacket -> bandpassEQ_0_avalon_mm_burst_adapter:sink0_endofpacket
	wire          bandpasseq_0_avalon_mm_burst_adapter_source0_valid;                 // bandpassEQ_0_avalon_mm_burst_adapter:source0_valid -> bandpassEQ_0_avalon_mm_agent:cp_valid
	wire  [124:0] bandpasseq_0_avalon_mm_burst_adapter_source0_data;                  // bandpassEQ_0_avalon_mm_burst_adapter:source0_data -> bandpassEQ_0_avalon_mm_agent:cp_data
	wire          bandpasseq_0_avalon_mm_burst_adapter_source0_ready;                 // bandpassEQ_0_avalon_mm_agent:cp_ready -> bandpassEQ_0_avalon_mm_burst_adapter:source0_ready
	wire    [2:0] bandpasseq_0_avalon_mm_burst_adapter_source0_channel;               // bandpassEQ_0_avalon_mm_burst_adapter:source0_channel -> bandpassEQ_0_avalon_mm_agent:cp_channel
	wire          bandpasseq_0_avalon_mm_burst_adapter_source0_startofpacket;         // bandpassEQ_0_avalon_mm_burst_adapter:source0_startofpacket -> bandpassEQ_0_avalon_mm_agent:cp_startofpacket
	wire          bandpasseq_0_avalon_mm_burst_adapter_source0_endofpacket;           // bandpassEQ_0_avalon_mm_burst_adapter:source0_endofpacket -> bandpassEQ_0_avalon_mm_agent:cp_endofpacket
	wire          cmd_mux_002_src_valid;                                              // cmd_mux_002:src_valid -> system_id_control_slave_burst_adapter:sink0_valid
	wire  [124:0] cmd_mux_002_src_data;                                               // cmd_mux_002:src_data -> system_id_control_slave_burst_adapter:sink0_data
	wire          cmd_mux_002_src_ready;                                              // system_id_control_slave_burst_adapter:sink0_ready -> cmd_mux_002:src_ready
	wire    [2:0] cmd_mux_002_src_channel;                                            // cmd_mux_002:src_channel -> system_id_control_slave_burst_adapter:sink0_channel
	wire          cmd_mux_002_src_startofpacket;                                      // cmd_mux_002:src_startofpacket -> system_id_control_slave_burst_adapter:sink0_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                        // cmd_mux_002:src_endofpacket -> system_id_control_slave_burst_adapter:sink0_endofpacket
	wire          system_id_control_slave_burst_adapter_source0_valid;                // system_id_control_slave_burst_adapter:source0_valid -> system_id_control_slave_agent:cp_valid
	wire  [124:0] system_id_control_slave_burst_adapter_source0_data;                 // system_id_control_slave_burst_adapter:source0_data -> system_id_control_slave_agent:cp_data
	wire          system_id_control_slave_burst_adapter_source0_ready;                // system_id_control_slave_agent:cp_ready -> system_id_control_slave_burst_adapter:source0_ready
	wire    [2:0] system_id_control_slave_burst_adapter_source0_channel;              // system_id_control_slave_burst_adapter:source0_channel -> system_id_control_slave_agent:cp_channel
	wire          system_id_control_slave_burst_adapter_source0_startofpacket;        // system_id_control_slave_burst_adapter:source0_startofpacket -> system_id_control_slave_agent:cp_startofpacket
	wire          system_id_control_slave_burst_adapter_source0_endofpacket;          // system_id_control_slave_burst_adapter:source0_endofpacket -> system_id_control_slave_agent:cp_endofpacket
	wire          cmd_demux_src2_valid;                                               // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [124:0] cmd_demux_src2_data;                                                // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                               // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire    [2:0] cmd_demux_src2_channel;                                             // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                       // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                         // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_001_src2_valid;                                           // cmd_demux_001:src2_valid -> cmd_mux_002:sink1_valid
	wire  [124:0] cmd_demux_001_src2_data;                                            // cmd_demux_001:src2_data -> cmd_mux_002:sink1_data
	wire          cmd_demux_001_src2_ready;                                           // cmd_mux_002:sink1_ready -> cmd_demux_001:src2_ready
	wire    [2:0] cmd_demux_001_src2_channel;                                         // cmd_demux_001:src2_channel -> cmd_mux_002:sink1_channel
	wire          cmd_demux_001_src2_startofpacket;                                   // cmd_demux_001:src2_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                                     // cmd_demux_001:src2_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                           // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [124:0] rsp_demux_002_src0_data;                                            // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                           // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire    [2:0] rsp_demux_002_src0_channel;                                         // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                   // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                     // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_002_src1_valid;                                           // rsp_demux_002:src1_valid -> rsp_mux_001:sink2_valid
	wire  [124:0] rsp_demux_002_src1_data;                                            // rsp_demux_002:src1_data -> rsp_mux_001:sink2_data
	wire          rsp_demux_002_src1_ready;                                           // rsp_mux_001:sink2_ready -> rsp_demux_002:src1_ready
	wire    [2:0] rsp_demux_002_src1_channel;                                         // rsp_demux_002:src1_channel -> rsp_mux_001:sink2_channel
	wire          rsp_demux_002_src1_startofpacket;                                   // rsp_demux_002:src1_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          rsp_demux_002_src1_endofpacket;                                     // rsp_demux_002:src1_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          cmd_demux_src0_valid;                                               // cmd_demux:src0_valid -> crosser:in_valid
	wire  [124:0] cmd_demux_src0_data;                                                // cmd_demux:src0_data -> crosser:in_data
	wire          cmd_demux_src0_ready;                                               // crosser:in_ready -> cmd_demux:src0_ready
	wire    [2:0] cmd_demux_src0_channel;                                             // cmd_demux:src0_channel -> crosser:in_channel
	wire          cmd_demux_src0_startofpacket;                                       // cmd_demux:src0_startofpacket -> crosser:in_startofpacket
	wire          cmd_demux_src0_endofpacket;                                         // cmd_demux:src0_endofpacket -> crosser:in_endofpacket
	wire          crosser_out_valid;                                                  // crosser:out_valid -> cmd_mux:sink0_valid
	wire  [124:0] crosser_out_data;                                                   // crosser:out_data -> cmd_mux:sink0_data
	wire          crosser_out_ready;                                                  // cmd_mux:sink0_ready -> crosser:out_ready
	wire    [2:0] crosser_out_channel;                                                // crosser:out_channel -> cmd_mux:sink0_channel
	wire          crosser_out_startofpacket;                                          // crosser:out_startofpacket -> cmd_mux:sink0_startofpacket
	wire          crosser_out_endofpacket;                                            // crosser:out_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                               // cmd_demux:src1_valid -> crosser_001:in_valid
	wire  [124:0] cmd_demux_src1_data;                                                // cmd_demux:src1_data -> crosser_001:in_data
	wire          cmd_demux_src1_ready;                                               // crosser_001:in_ready -> cmd_demux:src1_ready
	wire    [2:0] cmd_demux_src1_channel;                                             // cmd_demux:src1_channel -> crosser_001:in_channel
	wire          cmd_demux_src1_startofpacket;                                       // cmd_demux:src1_startofpacket -> crosser_001:in_startofpacket
	wire          cmd_demux_src1_endofpacket;                                         // cmd_demux:src1_endofpacket -> crosser_001:in_endofpacket
	wire          crosser_001_out_valid;                                              // crosser_001:out_valid -> cmd_mux_001:sink0_valid
	wire  [124:0] crosser_001_out_data;                                               // crosser_001:out_data -> cmd_mux_001:sink0_data
	wire          crosser_001_out_ready;                                              // cmd_mux_001:sink0_ready -> crosser_001:out_ready
	wire    [2:0] crosser_001_out_channel;                                            // crosser_001:out_channel -> cmd_mux_001:sink0_channel
	wire          crosser_001_out_startofpacket;                                      // crosser_001:out_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          crosser_001_out_endofpacket;                                        // crosser_001:out_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                           // cmd_demux_001:src0_valid -> crosser_002:in_valid
	wire  [124:0] cmd_demux_001_src0_data;                                            // cmd_demux_001:src0_data -> crosser_002:in_data
	wire          cmd_demux_001_src0_ready;                                           // crosser_002:in_ready -> cmd_demux_001:src0_ready
	wire    [2:0] cmd_demux_001_src0_channel;                                         // cmd_demux_001:src0_channel -> crosser_002:in_channel
	wire          cmd_demux_001_src0_startofpacket;                                   // cmd_demux_001:src0_startofpacket -> crosser_002:in_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                     // cmd_demux_001:src0_endofpacket -> crosser_002:in_endofpacket
	wire          crosser_002_out_valid;                                              // crosser_002:out_valid -> cmd_mux:sink1_valid
	wire  [124:0] crosser_002_out_data;                                               // crosser_002:out_data -> cmd_mux:sink1_data
	wire          crosser_002_out_ready;                                              // cmd_mux:sink1_ready -> crosser_002:out_ready
	wire    [2:0] crosser_002_out_channel;                                            // crosser_002:out_channel -> cmd_mux:sink1_channel
	wire          crosser_002_out_startofpacket;                                      // crosser_002:out_startofpacket -> cmd_mux:sink1_startofpacket
	wire          crosser_002_out_endofpacket;                                        // crosser_002:out_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_001_src1_valid;                                           // cmd_demux_001:src1_valid -> crosser_003:in_valid
	wire  [124:0] cmd_demux_001_src1_data;                                            // cmd_demux_001:src1_data -> crosser_003:in_data
	wire          cmd_demux_001_src1_ready;                                           // crosser_003:in_ready -> cmd_demux_001:src1_ready
	wire    [2:0] cmd_demux_001_src1_channel;                                         // cmd_demux_001:src1_channel -> crosser_003:in_channel
	wire          cmd_demux_001_src1_startofpacket;                                   // cmd_demux_001:src1_startofpacket -> crosser_003:in_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                     // cmd_demux_001:src1_endofpacket -> crosser_003:in_endofpacket
	wire          crosser_003_out_valid;                                              // crosser_003:out_valid -> cmd_mux_001:sink1_valid
	wire  [124:0] crosser_003_out_data;                                               // crosser_003:out_data -> cmd_mux_001:sink1_data
	wire          crosser_003_out_ready;                                              // cmd_mux_001:sink1_ready -> crosser_003:out_ready
	wire    [2:0] crosser_003_out_channel;                                            // crosser_003:out_channel -> cmd_mux_001:sink1_channel
	wire          crosser_003_out_startofpacket;                                      // crosser_003:out_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          crosser_003_out_endofpacket;                                        // crosser_003:out_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          cmd_demux_002_src0_valid;                                           // cmd_demux_002:src0_valid -> crosser_004:in_valid
	wire  [124:0] cmd_demux_002_src0_data;                                            // cmd_demux_002:src0_data -> crosser_004:in_data
	wire          cmd_demux_002_src0_ready;                                           // crosser_004:in_ready -> cmd_demux_002:src0_ready
	wire    [2:0] cmd_demux_002_src0_channel;                                         // cmd_demux_002:src0_channel -> crosser_004:in_channel
	wire          cmd_demux_002_src0_startofpacket;                                   // cmd_demux_002:src0_startofpacket -> crosser_004:in_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                     // cmd_demux_002:src0_endofpacket -> crosser_004:in_endofpacket
	wire          crosser_004_out_valid;                                              // crosser_004:out_valid -> cmd_mux:sink2_valid
	wire  [124:0] crosser_004_out_data;                                               // crosser_004:out_data -> cmd_mux:sink2_data
	wire          crosser_004_out_ready;                                              // cmd_mux:sink2_ready -> crosser_004:out_ready
	wire    [2:0] crosser_004_out_channel;                                            // crosser_004:out_channel -> cmd_mux:sink2_channel
	wire          crosser_004_out_startofpacket;                                      // crosser_004:out_startofpacket -> cmd_mux:sink2_startofpacket
	wire          crosser_004_out_endofpacket;                                        // crosser_004:out_endofpacket -> cmd_mux:sink2_endofpacket
	wire          cmd_demux_002_src1_valid;                                           // cmd_demux_002:src1_valid -> crosser_005:in_valid
	wire  [124:0] cmd_demux_002_src1_data;                                            // cmd_demux_002:src1_data -> crosser_005:in_data
	wire          cmd_demux_002_src1_ready;                                           // crosser_005:in_ready -> cmd_demux_002:src1_ready
	wire    [2:0] cmd_demux_002_src1_channel;                                         // cmd_demux_002:src1_channel -> crosser_005:in_channel
	wire          cmd_demux_002_src1_startofpacket;                                   // cmd_demux_002:src1_startofpacket -> crosser_005:in_startofpacket
	wire          cmd_demux_002_src1_endofpacket;                                     // cmd_demux_002:src1_endofpacket -> crosser_005:in_endofpacket
	wire          crosser_005_out_valid;                                              // crosser_005:out_valid -> cmd_mux_001:sink2_valid
	wire  [124:0] crosser_005_out_data;                                               // crosser_005:out_data -> cmd_mux_001:sink2_data
	wire          crosser_005_out_ready;                                              // cmd_mux_001:sink2_ready -> crosser_005:out_ready
	wire    [2:0] crosser_005_out_channel;                                            // crosser_005:out_channel -> cmd_mux_001:sink2_channel
	wire          crosser_005_out_startofpacket;                                      // crosser_005:out_startofpacket -> cmd_mux_001:sink2_startofpacket
	wire          crosser_005_out_endofpacket;                                        // crosser_005:out_endofpacket -> cmd_mux_001:sink2_endofpacket
	wire          rsp_demux_src0_valid;                                               // rsp_demux:src0_valid -> crosser_006:in_valid
	wire  [124:0] rsp_demux_src0_data;                                                // rsp_demux:src0_data -> crosser_006:in_data
	wire          rsp_demux_src0_ready;                                               // crosser_006:in_ready -> rsp_demux:src0_ready
	wire    [2:0] rsp_demux_src0_channel;                                             // rsp_demux:src0_channel -> crosser_006:in_channel
	wire          rsp_demux_src0_startofpacket;                                       // rsp_demux:src0_startofpacket -> crosser_006:in_startofpacket
	wire          rsp_demux_src0_endofpacket;                                         // rsp_demux:src0_endofpacket -> crosser_006:in_endofpacket
	wire          crosser_006_out_valid;                                              // crosser_006:out_valid -> rsp_mux:sink0_valid
	wire  [124:0] crosser_006_out_data;                                               // crosser_006:out_data -> rsp_mux:sink0_data
	wire          crosser_006_out_ready;                                              // rsp_mux:sink0_ready -> crosser_006:out_ready
	wire    [2:0] crosser_006_out_channel;                                            // crosser_006:out_channel -> rsp_mux:sink0_channel
	wire          crosser_006_out_startofpacket;                                      // crosser_006:out_startofpacket -> rsp_mux:sink0_startofpacket
	wire          crosser_006_out_endofpacket;                                        // crosser_006:out_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                               // rsp_demux:src1_valid -> crosser_007:in_valid
	wire  [124:0] rsp_demux_src1_data;                                                // rsp_demux:src1_data -> crosser_007:in_data
	wire          rsp_demux_src1_ready;                                               // crosser_007:in_ready -> rsp_demux:src1_ready
	wire    [2:0] rsp_demux_src1_channel;                                             // rsp_demux:src1_channel -> crosser_007:in_channel
	wire          rsp_demux_src1_startofpacket;                                       // rsp_demux:src1_startofpacket -> crosser_007:in_startofpacket
	wire          rsp_demux_src1_endofpacket;                                         // rsp_demux:src1_endofpacket -> crosser_007:in_endofpacket
	wire          crosser_007_out_valid;                                              // crosser_007:out_valid -> rsp_mux_001:sink0_valid
	wire  [124:0] crosser_007_out_data;                                               // crosser_007:out_data -> rsp_mux_001:sink0_data
	wire          crosser_007_out_ready;                                              // rsp_mux_001:sink0_ready -> crosser_007:out_ready
	wire    [2:0] crosser_007_out_channel;                                            // crosser_007:out_channel -> rsp_mux_001:sink0_channel
	wire          crosser_007_out_startofpacket;                                      // crosser_007:out_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          crosser_007_out_endofpacket;                                        // crosser_007:out_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_src2_valid;                                               // rsp_demux:src2_valid -> crosser_008:in_valid
	wire  [124:0] rsp_demux_src2_data;                                                // rsp_demux:src2_data -> crosser_008:in_data
	wire          rsp_demux_src2_ready;                                               // crosser_008:in_ready -> rsp_demux:src2_ready
	wire    [2:0] rsp_demux_src2_channel;                                             // rsp_demux:src2_channel -> crosser_008:in_channel
	wire          rsp_demux_src2_startofpacket;                                       // rsp_demux:src2_startofpacket -> crosser_008:in_startofpacket
	wire          rsp_demux_src2_endofpacket;                                         // rsp_demux:src2_endofpacket -> crosser_008:in_endofpacket
	wire          crosser_008_out_valid;                                              // crosser_008:out_valid -> rsp_mux_002:sink0_valid
	wire  [124:0] crosser_008_out_data;                                               // crosser_008:out_data -> rsp_mux_002:sink0_data
	wire          crosser_008_out_ready;                                              // rsp_mux_002:sink0_ready -> crosser_008:out_ready
	wire    [2:0] crosser_008_out_channel;                                            // crosser_008:out_channel -> rsp_mux_002:sink0_channel
	wire          crosser_008_out_startofpacket;                                      // crosser_008:out_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          crosser_008_out_endofpacket;                                        // crosser_008:out_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                           // rsp_demux_001:src0_valid -> crosser_009:in_valid
	wire  [124:0] rsp_demux_001_src0_data;                                            // rsp_demux_001:src0_data -> crosser_009:in_data
	wire          rsp_demux_001_src0_ready;                                           // crosser_009:in_ready -> rsp_demux_001:src0_ready
	wire    [2:0] rsp_demux_001_src0_channel;                                         // rsp_demux_001:src0_channel -> crosser_009:in_channel
	wire          rsp_demux_001_src0_startofpacket;                                   // rsp_demux_001:src0_startofpacket -> crosser_009:in_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                     // rsp_demux_001:src0_endofpacket -> crosser_009:in_endofpacket
	wire          crosser_009_out_valid;                                              // crosser_009:out_valid -> rsp_mux:sink1_valid
	wire  [124:0] crosser_009_out_data;                                               // crosser_009:out_data -> rsp_mux:sink1_data
	wire          crosser_009_out_ready;                                              // rsp_mux:sink1_ready -> crosser_009:out_ready
	wire    [2:0] crosser_009_out_channel;                                            // crosser_009:out_channel -> rsp_mux:sink1_channel
	wire          crosser_009_out_startofpacket;                                      // crosser_009:out_startofpacket -> rsp_mux:sink1_startofpacket
	wire          crosser_009_out_endofpacket;                                        // crosser_009:out_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_001_src1_valid;                                           // rsp_demux_001:src1_valid -> crosser_010:in_valid
	wire  [124:0] rsp_demux_001_src1_data;                                            // rsp_demux_001:src1_data -> crosser_010:in_data
	wire          rsp_demux_001_src1_ready;                                           // crosser_010:in_ready -> rsp_demux_001:src1_ready
	wire    [2:0] rsp_demux_001_src1_channel;                                         // rsp_demux_001:src1_channel -> crosser_010:in_channel
	wire          rsp_demux_001_src1_startofpacket;                                   // rsp_demux_001:src1_startofpacket -> crosser_010:in_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                     // rsp_demux_001:src1_endofpacket -> crosser_010:in_endofpacket
	wire          crosser_010_out_valid;                                              // crosser_010:out_valid -> rsp_mux_001:sink1_valid
	wire  [124:0] crosser_010_out_data;                                               // crosser_010:out_data -> rsp_mux_001:sink1_data
	wire          crosser_010_out_ready;                                              // rsp_mux_001:sink1_ready -> crosser_010:out_ready
	wire    [2:0] crosser_010_out_channel;                                            // crosser_010:out_channel -> rsp_mux_001:sink1_channel
	wire          crosser_010_out_startofpacket;                                      // crosser_010:out_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          crosser_010_out_endofpacket;                                        // crosser_010:out_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_001_src2_valid;                                           // rsp_demux_001:src2_valid -> crosser_011:in_valid
	wire  [124:0] rsp_demux_001_src2_data;                                            // rsp_demux_001:src2_data -> crosser_011:in_data
	wire          rsp_demux_001_src2_ready;                                           // crosser_011:in_ready -> rsp_demux_001:src2_ready
	wire    [2:0] rsp_demux_001_src2_channel;                                         // rsp_demux_001:src2_channel -> crosser_011:in_channel
	wire          rsp_demux_001_src2_startofpacket;                                   // rsp_demux_001:src2_startofpacket -> crosser_011:in_startofpacket
	wire          rsp_demux_001_src2_endofpacket;                                     // rsp_demux_001:src2_endofpacket -> crosser_011:in_endofpacket
	wire          crosser_011_out_valid;                                              // crosser_011:out_valid -> rsp_mux_002:sink1_valid
	wire  [124:0] crosser_011_out_data;                                               // crosser_011:out_data -> rsp_mux_002:sink1_data
	wire          crosser_011_out_ready;                                              // rsp_mux_002:sink1_ready -> crosser_011:out_ready
	wire    [2:0] crosser_011_out_channel;                                            // crosser_011:out_channel -> rsp_mux_002:sink1_channel
	wire          crosser_011_out_startofpacket;                                      // crosser_011:out_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire          crosser_011_out_endofpacket;                                        // crosser_011:out_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire    [2:0] hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data;                    // hps_h2f_lw_axi_master_wr_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire    [2:0] hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data;                    // hps_h2f_lw_axi_master_rd_limiter:cmd_src_valid -> cmd_demux_001:sink_valid
	wire    [2:0] master_0_master_limiter_cmd_valid_data;                             // master_0_master_limiter:cmd_src_valid -> cmd_demux_002:sink_valid
	wire          adc_0_adc_slave_agent_rdata_fifo_out_valid;                         // adc_0_adc_slave_agent_rdata_fifo:out_valid -> avalon_st_adapter:in_0_valid
	wire   [33:0] adc_0_adc_slave_agent_rdata_fifo_out_data;                          // adc_0_adc_slave_agent_rdata_fifo:out_data -> avalon_st_adapter:in_0_data
	wire          adc_0_adc_slave_agent_rdata_fifo_out_ready;                         // avalon_st_adapter:in_0_ready -> adc_0_adc_slave_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_out_0_valid;                                      // avalon_st_adapter:out_0_valid -> adc_0_adc_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_out_0_data;                                       // avalon_st_adapter:out_0_data -> adc_0_adc_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                      // adc_0_adc_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                      // avalon_st_adapter:out_0_error -> adc_0_adc_slave_agent:rdata_fifo_sink_error
	wire          bandpasseq_0_avalon_mm_agent_rdata_fifo_out_valid;                  // bandpassEQ_0_avalon_mm_agent_rdata_fifo:out_valid -> avalon_st_adapter_001:in_0_valid
	wire   [33:0] bandpasseq_0_avalon_mm_agent_rdata_fifo_out_data;                   // bandpassEQ_0_avalon_mm_agent_rdata_fifo:out_data -> avalon_st_adapter_001:in_0_data
	wire          bandpasseq_0_avalon_mm_agent_rdata_fifo_out_ready;                  // avalon_st_adapter_001:in_0_ready -> bandpassEQ_0_avalon_mm_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_001_out_0_valid;                                  // avalon_st_adapter_001:out_0_valid -> bandpassEQ_0_avalon_mm_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_001_out_0_data;                                   // avalon_st_adapter_001:out_0_data -> bandpassEQ_0_avalon_mm_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                                  // bandpassEQ_0_avalon_mm_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                                  // avalon_st_adapter_001:out_0_error -> bandpassEQ_0_avalon_mm_agent:rdata_fifo_sink_error
	wire          system_id_control_slave_agent_rdata_fifo_out_valid;                 // system_id_control_slave_agent_rdata_fifo:out_valid -> avalon_st_adapter_002:in_0_valid
	wire   [33:0] system_id_control_slave_agent_rdata_fifo_out_data;                  // system_id_control_slave_agent_rdata_fifo:out_data -> avalon_st_adapter_002:in_0_data
	wire          system_id_control_slave_agent_rdata_fifo_out_ready;                 // avalon_st_adapter_002:in_0_ready -> system_id_control_slave_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_002_out_0_valid;                                  // avalon_st_adapter_002:out_0_valid -> system_id_control_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_002_out_0_data;                                   // avalon_st_adapter_002:out_0_data -> system_id_control_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                                  // system_id_control_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                                  // avalon_st_adapter_002:out_0_error -> system_id_control_slave_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) master_0_master_translator (
		.clk                    (clk_reset_inputs_hps_clk_out_clk),                                   //                       clk.clk
		.reset                  (system_id_reset_reset_bridge_in_reset_reset),                        //                     reset.reset
		.uav_address            (master_0_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (master_0_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (master_0_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (master_0_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (master_0_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (master_0_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (master_0_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (master_0_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (master_0_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (master_0_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (master_0_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (master_0_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (master_0_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (master_0_master_byteenable),                                         //                          .byteenable
		.av_read                (master_0_master_read),                                               //                          .read
		.av_readdata            (master_0_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (master_0_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (master_0_master_write),                                              //                          .write
		.av_writedata           (master_0_master_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                               //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                               //               (terminated)
		.av_begintransfer       (1'b0),                                                               //               (terminated)
		.av_chipselect          (1'b0),                                                               //               (terminated)
		.av_lock                (1'b0),                                                               //               (terminated)
		.av_debugaccess         (1'b0),                                                               //               (terminated)
		.uav_clken              (),                                                                   //               (terminated)
		.av_clken               (1'b1),                                                               //               (terminated)
		.uav_response           (2'b00),                                                              //               (terminated)
		.av_response            (),                                                                   //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                               //               (terminated)
		.av_writeresponsevalid  ()                                                                    //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) adc_0_adc_slave_translator (
		.clk                    (pll_0_outclk0_clk),                       //                      clk.clk
		.reset                  (adc_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (adc_0_adc_slave_agent_m0_address),        // avalon_universal_slave_0.address
		.uav_burstcount         (adc_0_adc_slave_agent_m0_burstcount),     //                         .burstcount
		.uav_read               (adc_0_adc_slave_agent_m0_read),           //                         .read
		.uav_write              (adc_0_adc_slave_agent_m0_write),          //                         .write
		.uav_waitrequest        (adc_0_adc_slave_agent_m0_waitrequest),    //                         .waitrequest
		.uav_readdatavalid      (adc_0_adc_slave_agent_m0_readdatavalid),  //                         .readdatavalid
		.uav_byteenable         (adc_0_adc_slave_agent_m0_byteenable),     //                         .byteenable
		.uav_readdata           (adc_0_adc_slave_agent_m0_readdata),       //                         .readdata
		.uav_writedata          (adc_0_adc_slave_agent_m0_writedata),      //                         .writedata
		.uav_lock               (adc_0_adc_slave_agent_m0_lock),           //                         .lock
		.uav_debugaccess        (adc_0_adc_slave_agent_m0_debugaccess),    //                         .debugaccess
		.av_address             (adc_0_adc_slave_address),                 //      avalon_anti_slave_0.address
		.av_write               (adc_0_adc_slave_write),                   //                         .write
		.av_read                (adc_0_adc_slave_read),                    //                         .read
		.av_readdata            (adc_0_adc_slave_readdata),                //                         .readdata
		.av_writedata           (adc_0_adc_slave_writedata),               //                         .writedata
		.av_waitrequest         (adc_0_adc_slave_waitrequest),             //                         .waitrequest
		.av_begintransfer       (),                                        //              (terminated)
		.av_beginbursttransfer  (),                                        //              (terminated)
		.av_burstcount          (),                                        //              (terminated)
		.av_byteenable          (),                                        //              (terminated)
		.av_readdatavalid       (1'b0),                                    //              (terminated)
		.av_writebyteenable     (),                                        //              (terminated)
		.av_lock                (),                                        //              (terminated)
		.av_chipselect          (),                                        //              (terminated)
		.av_clken               (),                                        //              (terminated)
		.uav_clken              (1'b0),                                    //              (terminated)
		.av_debugaccess         (),                                        //              (terminated)
		.av_outputenable        (),                                        //              (terminated)
		.uav_response           (),                                        //              (terminated)
		.av_response            (2'b00),                                   //              (terminated)
		.uav_writeresponsevalid (),                                        //              (terminated)
		.av_writeresponsevalid  (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) bandpasseq_0_avalon_mm_translator (
		.clk                    (ad1939_subsytem_audio_fabric_system_clk_clk),    //                      clk.clk
		.reset                  (bandpassEQ_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (bandpasseq_0_avalon_mm_agent_m0_address),        // avalon_universal_slave_0.address
		.uav_burstcount         (bandpasseq_0_avalon_mm_agent_m0_burstcount),     //                         .burstcount
		.uav_read               (bandpasseq_0_avalon_mm_agent_m0_read),           //                         .read
		.uav_write              (bandpasseq_0_avalon_mm_agent_m0_write),          //                         .write
		.uav_waitrequest        (bandpasseq_0_avalon_mm_agent_m0_waitrequest),    //                         .waitrequest
		.uav_readdatavalid      (bandpasseq_0_avalon_mm_agent_m0_readdatavalid),  //                         .readdatavalid
		.uav_byteenable         (bandpasseq_0_avalon_mm_agent_m0_byteenable),     //                         .byteenable
		.uav_readdata           (bandpasseq_0_avalon_mm_agent_m0_readdata),       //                         .readdata
		.uav_writedata          (bandpasseq_0_avalon_mm_agent_m0_writedata),      //                         .writedata
		.uav_lock               (bandpasseq_0_avalon_mm_agent_m0_lock),           //                         .lock
		.uav_debugaccess        (bandpasseq_0_avalon_mm_agent_m0_debugaccess),    //                         .debugaccess
		.av_address             (bandpassEQ_0_avalon_mm_address),                 //      avalon_anti_slave_0.address
		.av_write               (bandpassEQ_0_avalon_mm_write),                   //                         .write
		.av_read                (bandpassEQ_0_avalon_mm_read),                    //                         .read
		.av_readdata            (bandpassEQ_0_avalon_mm_readdata),                //                         .readdata
		.av_writedata           (bandpassEQ_0_avalon_mm_writedata),               //                         .writedata
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_byteenable          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) system_id_control_slave_translator (
		.clk                    (clk_reset_inputs_hps_clk_out_clk),               //                      clk.clk
		.reset                  (system_id_reset_reset_bridge_in_reset_reset),    //                    reset.reset
		.uav_address            (system_id_control_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (system_id_control_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (system_id_control_slave_agent_m0_read),          //                         .read
		.uav_write              (system_id_control_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (system_id_control_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (system_id_control_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (system_id_control_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (system_id_control_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (system_id_control_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (system_id_control_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (system_id_control_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (system_id_control_slave_address),                //      avalon_anti_slave_0.address
		.av_readdata            (system_id_control_slave_readdata),               //                         .readdata
		.av_write               (),                                               //              (terminated)
		.av_read                (),                                               //              (terminated)
		.av_writedata           (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_byteenable          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_axi_master_ni #(
		.ID_WIDTH                  (12),
		.ADDR_WIDTH                (21),
		.RDATA_WIDTH               (32),
		.WDATA_WIDTH               (32),
		.ADDR_USER_WIDTH           (1),
		.DATA_USER_WIDTH           (1),
		.AXI_BURST_LENGTH_WIDTH    (4),
		.AXI_LOCK_WIDTH            (2),
		.AXI_VERSION               ("AXI3"),
		.WRITE_ISSUING_CAPABILITY  (8),
		.READ_ISSUING_CAPABILITY   (8),
		.PKT_BEGIN_BURST           (95),
		.PKT_CACHE_H               (119),
		.PKT_CACHE_L               (116),
		.PKT_ADDR_SIDEBAND_H       (93),
		.PKT_ADDR_SIDEBAND_L       (93),
		.PKT_PROTECTION_H          (115),
		.PKT_PROTECTION_L          (113),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_BURST_TYPE_H          (92),
		.PKT_BURST_TYPE_L          (91),
		.PKT_RESPONSE_STATUS_L     (120),
		.PKT_RESPONSE_STATUS_H     (121),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.PKT_THREAD_ID_H           (112),
		.PKT_THREAD_ID_L           (101),
		.PKT_QOS_L                 (96),
		.PKT_QOS_H                 (96),
		.PKT_ORI_BURST_SIZE_L      (122),
		.PKT_ORI_BURST_SIZE_H      (124),
		.PKT_DATA_SIDEBAND_H       (94),
		.PKT_DATA_SIDEBAND_L       (94),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (3),
		.ID                        (0)
	) hps_h2f_lw_axi_master_agent (
		.aclk                   (clk_reset_inputs_hps_clk_out_clk),                       //              clk.clk
		.aresetn                (~system_id_reset_reset_bridge_in_reset_reset),           //        clk_reset.reset_n
		.write_cp_valid         (hps_h2f_lw_axi_master_agent_write_cp_valid),             //         write_cp.valid
		.write_cp_data          (hps_h2f_lw_axi_master_agent_write_cp_data),              //                 .data
		.write_cp_startofpacket (hps_h2f_lw_axi_master_agent_write_cp_startofpacket),     //                 .startofpacket
		.write_cp_endofpacket   (hps_h2f_lw_axi_master_agent_write_cp_endofpacket),       //                 .endofpacket
		.write_cp_ready         (hps_h2f_lw_axi_master_agent_write_cp_ready),             //                 .ready
		.write_rp_valid         (hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid),         //         write_rp.valid
		.write_rp_data          (hps_h2f_lw_axi_master_wr_limiter_rsp_src_data),          //                 .data
		.write_rp_channel       (hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel),       //                 .channel
		.write_rp_startofpacket (hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket), //                 .startofpacket
		.write_rp_endofpacket   (hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket),   //                 .endofpacket
		.write_rp_ready         (hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready),         //                 .ready
		.read_cp_valid          (hps_h2f_lw_axi_master_agent_read_cp_valid),              //          read_cp.valid
		.read_cp_data           (hps_h2f_lw_axi_master_agent_read_cp_data),               //                 .data
		.read_cp_startofpacket  (hps_h2f_lw_axi_master_agent_read_cp_startofpacket),      //                 .startofpacket
		.read_cp_endofpacket    (hps_h2f_lw_axi_master_agent_read_cp_endofpacket),        //                 .endofpacket
		.read_cp_ready          (hps_h2f_lw_axi_master_agent_read_cp_ready),              //                 .ready
		.read_rp_valid          (hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid),         //          read_rp.valid
		.read_rp_data           (hps_h2f_lw_axi_master_rd_limiter_rsp_src_data),          //                 .data
		.read_rp_channel        (hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel),       //                 .channel
		.read_rp_startofpacket  (hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket), //                 .startofpacket
		.read_rp_endofpacket    (hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket),   //                 .endofpacket
		.read_rp_ready          (hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready),         //                 .ready
		.awid                   (hps_h2f_lw_axi_master_awid),                             // altera_axi_slave.awid
		.awaddr                 (hps_h2f_lw_axi_master_awaddr),                           //                 .awaddr
		.awlen                  (hps_h2f_lw_axi_master_awlen),                            //                 .awlen
		.awsize                 (hps_h2f_lw_axi_master_awsize),                           //                 .awsize
		.awburst                (hps_h2f_lw_axi_master_awburst),                          //                 .awburst
		.awlock                 (hps_h2f_lw_axi_master_awlock),                           //                 .awlock
		.awcache                (hps_h2f_lw_axi_master_awcache),                          //                 .awcache
		.awprot                 (hps_h2f_lw_axi_master_awprot),                           //                 .awprot
		.awvalid                (hps_h2f_lw_axi_master_awvalid),                          //                 .awvalid
		.awready                (hps_h2f_lw_axi_master_awready),                          //                 .awready
		.wid                    (hps_h2f_lw_axi_master_wid),                              //                 .wid
		.wdata                  (hps_h2f_lw_axi_master_wdata),                            //                 .wdata
		.wstrb                  (hps_h2f_lw_axi_master_wstrb),                            //                 .wstrb
		.wlast                  (hps_h2f_lw_axi_master_wlast),                            //                 .wlast
		.wvalid                 (hps_h2f_lw_axi_master_wvalid),                           //                 .wvalid
		.wready                 (hps_h2f_lw_axi_master_wready),                           //                 .wready
		.bid                    (hps_h2f_lw_axi_master_bid),                              //                 .bid
		.bresp                  (hps_h2f_lw_axi_master_bresp),                            //                 .bresp
		.bvalid                 (hps_h2f_lw_axi_master_bvalid),                           //                 .bvalid
		.bready                 (hps_h2f_lw_axi_master_bready),                           //                 .bready
		.arid                   (hps_h2f_lw_axi_master_arid),                             //                 .arid
		.araddr                 (hps_h2f_lw_axi_master_araddr),                           //                 .araddr
		.arlen                  (hps_h2f_lw_axi_master_arlen),                            //                 .arlen
		.arsize                 (hps_h2f_lw_axi_master_arsize),                           //                 .arsize
		.arburst                (hps_h2f_lw_axi_master_arburst),                          //                 .arburst
		.arlock                 (hps_h2f_lw_axi_master_arlock),                           //                 .arlock
		.arcache                (hps_h2f_lw_axi_master_arcache),                          //                 .arcache
		.arprot                 (hps_h2f_lw_axi_master_arprot),                           //                 .arprot
		.arvalid                (hps_h2f_lw_axi_master_arvalid),                          //                 .arvalid
		.arready                (hps_h2f_lw_axi_master_arready),                          //                 .arready
		.rid                    (hps_h2f_lw_axi_master_rid),                              //                 .rid
		.rdata                  (hps_h2f_lw_axi_master_rdata),                            //                 .rdata
		.rresp                  (hps_h2f_lw_axi_master_rresp),                            //                 .rresp
		.rlast                  (hps_h2f_lw_axi_master_rlast),                            //                 .rlast
		.rvalid                 (hps_h2f_lw_axi_master_rvalid),                           //                 .rvalid
		.rready                 (hps_h2f_lw_axi_master_rready),                           //                 .rready
		.awuser                 (1'b0),                                                   //      (terminated)
		.aruser                 (1'b0),                                                   //      (terminated)
		.awqos                  (4'b0000),                                                //      (terminated)
		.arqos                  (4'b0000),                                                //      (terminated)
		.awregion               (4'b0000),                                                //      (terminated)
		.arregion               (4'b0000),                                                //      (terminated)
		.wuser                  (1'b0),                                                   //      (terminated)
		.ruser                  (),                                                       //      (terminated)
		.buser                  ()                                                        //      (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (124),
		.PKT_ORI_BURST_SIZE_L      (122),
		.PKT_RESPONSE_STATUS_H     (121),
		.PKT_RESPONSE_STATUS_L     (120),
		.PKT_QOS_H                 (96),
		.PKT_QOS_L                 (96),
		.PKT_DATA_SIDEBAND_H       (94),
		.PKT_DATA_SIDEBAND_L       (94),
		.PKT_ADDR_SIDEBAND_H       (93),
		.PKT_ADDR_SIDEBAND_L       (93),
		.PKT_BURST_TYPE_H          (92),
		.PKT_BURST_TYPE_L          (91),
		.PKT_CACHE_H               (119),
		.PKT_CACHE_L               (116),
		.PKT_THREAD_ID_H           (112),
		.PKT_THREAD_ID_L           (101),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (95),
		.PKT_PROTECTION_H          (115),
		.PKT_PROTECTION_L          (113),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (3),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (127),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) master_0_master_agent (
		.clk                   (clk_reset_inputs_hps_clk_out_clk),                                   //       clk.clk
		.reset                 (system_id_reset_reset_bridge_in_reset_reset),                        // clk_reset.reset
		.av_address            (master_0_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (master_0_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (master_0_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (master_0_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (master_0_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (master_0_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (master_0_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (master_0_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (master_0_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (master_0_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (master_0_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (master_0_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (master_0_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (master_0_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (master_0_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (master_0_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (master_0_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (master_0_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (master_0_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (master_0_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (master_0_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (master_0_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                   // (terminated)
		.av_writeresponsevalid ()                                                                    // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (124),
		.PKT_ORI_BURST_SIZE_L      (122),
		.PKT_RESPONSE_STATUS_H     (121),
		.PKT_RESPONSE_STATUS_L     (120),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (95),
		.PKT_PROTECTION_H          (115),
		.PKT_PROTECTION_L          (113),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (3),
		.ST_DATA_W                 (125),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) adc_0_adc_slave_agent (
		.clk                     (pll_0_outclk0_clk),                                   //             clk.clk
		.reset                   (adc_0_reset_reset_bridge_in_reset_reset),             //       clk_reset.reset
		.m0_address              (adc_0_adc_slave_agent_m0_address),                    //              m0.address
		.m0_burstcount           (adc_0_adc_slave_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (adc_0_adc_slave_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (adc_0_adc_slave_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (adc_0_adc_slave_agent_m0_lock),                       //                .lock
		.m0_readdata             (adc_0_adc_slave_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (adc_0_adc_slave_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (adc_0_adc_slave_agent_m0_read),                       //                .read
		.m0_waitrequest          (adc_0_adc_slave_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (adc_0_adc_slave_agent_m0_writedata),                  //                .writedata
		.m0_write                (adc_0_adc_slave_agent_m0_write),                      //                .write
		.rp_endofpacket          (adc_0_adc_slave_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (adc_0_adc_slave_agent_rp_ready),                      //                .ready
		.rp_valid                (adc_0_adc_slave_agent_rp_valid),                      //                .valid
		.rp_data                 (adc_0_adc_slave_agent_rp_data),                       //                .data
		.rp_startofpacket        (adc_0_adc_slave_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (adc_0_adc_slave_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (adc_0_adc_slave_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (adc_0_adc_slave_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (adc_0_adc_slave_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (adc_0_adc_slave_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (adc_0_adc_slave_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (adc_0_adc_slave_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (adc_0_adc_slave_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (adc_0_adc_slave_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (adc_0_adc_slave_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (adc_0_adc_slave_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (adc_0_adc_slave_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (adc_0_adc_slave_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (adc_0_adc_slave_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (adc_0_adc_slave_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (adc_0_adc_slave_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                       //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                        //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                       //                .error
		.rdata_fifo_src_ready    (adc_0_adc_slave_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (adc_0_adc_slave_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (adc_0_adc_slave_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (126),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) adc_0_adc_slave_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                                //       clk.clk
		.reset             (adc_0_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.in_data           (adc_0_adc_slave_agent_rf_source_data),             //        in.data
		.in_valid          (adc_0_adc_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (adc_0_adc_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (adc_0_adc_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (adc_0_adc_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (adc_0_adc_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (adc_0_adc_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (adc_0_adc_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (adc_0_adc_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (adc_0_adc_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                            // (terminated)
		.csr_read          (1'b0),                                             // (terminated)
		.csr_write         (1'b0),                                             // (terminated)
		.csr_readdata      (),                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated)
		.almost_full_data  (),                                                 // (terminated)
		.almost_empty_data (),                                                 // (terminated)
		.in_empty          (1'b0),                                             // (terminated)
		.out_empty         (),                                                 // (terminated)
		.in_error          (1'b0),                                             // (terminated)
		.out_error         (),                                                 // (terminated)
		.in_channel        (1'b0),                                             // (terminated)
		.out_channel       ()                                                  // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) adc_0_adc_slave_agent_rdata_fifo (
		.clk               (pll_0_outclk0_clk),                          //       clk.clk
		.reset             (adc_0_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (adc_0_adc_slave_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (adc_0_adc_slave_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (adc_0_adc_slave_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (adc_0_adc_slave_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (adc_0_adc_slave_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (adc_0_adc_slave_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_startofpacket  (1'b0),                                       // (terminated)
		.in_endofpacket    (1'b0),                                       // (terminated)
		.out_startofpacket (),                                           // (terminated)
		.out_endofpacket   (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (124),
		.PKT_ORI_BURST_SIZE_L      (122),
		.PKT_RESPONSE_STATUS_H     (121),
		.PKT_RESPONSE_STATUS_L     (120),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (95),
		.PKT_PROTECTION_H          (115),
		.PKT_PROTECTION_L          (113),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (3),
		.ST_DATA_W                 (125),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) bandpasseq_0_avalon_mm_agent (
		.clk                     (ad1939_subsytem_audio_fabric_system_clk_clk),                //             clk.clk
		.reset                   (bandpassEQ_0_reset_reset_bridge_in_reset_reset),             //       clk_reset.reset
		.m0_address              (bandpasseq_0_avalon_mm_agent_m0_address),                    //              m0.address
		.m0_burstcount           (bandpasseq_0_avalon_mm_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (bandpasseq_0_avalon_mm_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (bandpasseq_0_avalon_mm_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (bandpasseq_0_avalon_mm_agent_m0_lock),                       //                .lock
		.m0_readdata             (bandpasseq_0_avalon_mm_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (bandpasseq_0_avalon_mm_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (bandpasseq_0_avalon_mm_agent_m0_read),                       //                .read
		.m0_waitrequest          (bandpasseq_0_avalon_mm_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (bandpasseq_0_avalon_mm_agent_m0_writedata),                  //                .writedata
		.m0_write                (bandpasseq_0_avalon_mm_agent_m0_write),                      //                .write
		.rp_endofpacket          (bandpasseq_0_avalon_mm_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (bandpasseq_0_avalon_mm_agent_rp_ready),                      //                .ready
		.rp_valid                (bandpasseq_0_avalon_mm_agent_rp_valid),                      //                .valid
		.rp_data                 (bandpasseq_0_avalon_mm_agent_rp_data),                       //                .data
		.rp_startofpacket        (bandpasseq_0_avalon_mm_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (bandpasseq_0_avalon_mm_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (bandpasseq_0_avalon_mm_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (bandpasseq_0_avalon_mm_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (bandpasseq_0_avalon_mm_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (bandpasseq_0_avalon_mm_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (bandpasseq_0_avalon_mm_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (bandpasseq_0_avalon_mm_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (bandpasseq_0_avalon_mm_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (bandpasseq_0_avalon_mm_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (bandpasseq_0_avalon_mm_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (bandpasseq_0_avalon_mm_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (bandpasseq_0_avalon_mm_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (bandpasseq_0_avalon_mm_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (bandpasseq_0_avalon_mm_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (bandpasseq_0_avalon_mm_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (bandpasseq_0_avalon_mm_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                          // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                          //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                           //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                          //                .error
		.rdata_fifo_src_ready    (bandpasseq_0_avalon_mm_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (bandpasseq_0_avalon_mm_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (bandpasseq_0_avalon_mm_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                      //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                        //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (126),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) bandpasseq_0_avalon_mm_agent_rsp_fifo (
		.clk               (ad1939_subsytem_audio_fabric_system_clk_clk),             //       clk.clk
		.reset             (bandpassEQ_0_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.in_data           (bandpasseq_0_avalon_mm_agent_rf_source_data),             //        in.data
		.in_valid          (bandpasseq_0_avalon_mm_agent_rf_source_valid),            //          .valid
		.in_ready          (bandpasseq_0_avalon_mm_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (bandpasseq_0_avalon_mm_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (bandpasseq_0_avalon_mm_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (bandpasseq_0_avalon_mm_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (bandpasseq_0_avalon_mm_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (bandpasseq_0_avalon_mm_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (bandpasseq_0_avalon_mm_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (bandpasseq_0_avalon_mm_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                   // (terminated)
		.csr_read          (1'b0),                                                    // (terminated)
		.csr_write         (1'b0),                                                    // (terminated)
		.csr_readdata      (),                                                        // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated)
		.almost_full_data  (),                                                        // (terminated)
		.almost_empty_data (),                                                        // (terminated)
		.in_empty          (1'b0),                                                    // (terminated)
		.out_empty         (),                                                        // (terminated)
		.in_error          (1'b0),                                                    // (terminated)
		.out_error         (),                                                        // (terminated)
		.in_channel        (1'b0),                                                    // (terminated)
		.out_channel       ()                                                         // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) bandpasseq_0_avalon_mm_agent_rdata_fifo (
		.clk               (ad1939_subsytem_audio_fabric_system_clk_clk),       //       clk.clk
		.reset             (bandpassEQ_0_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (bandpasseq_0_avalon_mm_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (bandpasseq_0_avalon_mm_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (bandpasseq_0_avalon_mm_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (bandpasseq_0_avalon_mm_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (bandpasseq_0_avalon_mm_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (bandpasseq_0_avalon_mm_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                             // (terminated)
		.csr_read          (1'b0),                                              // (terminated)
		.csr_write         (1'b0),                                              // (terminated)
		.csr_readdata      (),                                                  // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated)
		.almost_full_data  (),                                                  // (terminated)
		.almost_empty_data (),                                                  // (terminated)
		.in_startofpacket  (1'b0),                                              // (terminated)
		.in_endofpacket    (1'b0),                                              // (terminated)
		.out_startofpacket (),                                                  // (terminated)
		.out_endofpacket   (),                                                  // (terminated)
		.in_empty          (1'b0),                                              // (terminated)
		.out_empty         (),                                                  // (terminated)
		.in_error          (1'b0),                                              // (terminated)
		.out_error         (),                                                  // (terminated)
		.in_channel        (1'b0),                                              // (terminated)
		.out_channel       ()                                                   // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (124),
		.PKT_ORI_BURST_SIZE_L      (122),
		.PKT_RESPONSE_STATUS_H     (121),
		.PKT_RESPONSE_STATUS_L     (120),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (95),
		.PKT_PROTECTION_H          (115),
		.PKT_PROTECTION_L          (113),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (3),
		.ST_DATA_W                 (125),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) system_id_control_slave_agent (
		.clk                     (clk_reset_inputs_hps_clk_out_clk),                            //             clk.clk
		.reset                   (system_id_reset_reset_bridge_in_reset_reset),                 //       clk_reset.reset
		.m0_address              (system_id_control_slave_agent_m0_address),                    //              m0.address
		.m0_burstcount           (system_id_control_slave_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (system_id_control_slave_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (system_id_control_slave_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (system_id_control_slave_agent_m0_lock),                       //                .lock
		.m0_readdata             (system_id_control_slave_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (system_id_control_slave_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (system_id_control_slave_agent_m0_read),                       //                .read
		.m0_waitrequest          (system_id_control_slave_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (system_id_control_slave_agent_m0_writedata),                  //                .writedata
		.m0_write                (system_id_control_slave_agent_m0_write),                      //                .write
		.rp_endofpacket          (system_id_control_slave_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (system_id_control_slave_agent_rp_ready),                      //                .ready
		.rp_valid                (system_id_control_slave_agent_rp_valid),                      //                .valid
		.rp_data                 (system_id_control_slave_agent_rp_data),                       //                .data
		.rp_startofpacket        (system_id_control_slave_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (system_id_control_slave_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (system_id_control_slave_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (system_id_control_slave_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (system_id_control_slave_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (system_id_control_slave_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (system_id_control_slave_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (system_id_control_slave_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (system_id_control_slave_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (system_id_control_slave_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (system_id_control_slave_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (system_id_control_slave_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (system_id_control_slave_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (system_id_control_slave_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (system_id_control_slave_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (system_id_control_slave_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (system_id_control_slave_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                           //                .error
		.rdata_fifo_src_ready    (system_id_control_slave_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (system_id_control_slave_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (system_id_control_slave_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (126),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) system_id_control_slave_agent_rsp_fifo (
		.clk               (clk_reset_inputs_hps_clk_out_clk),                         //       clk.clk
		.reset             (system_id_reset_reset_bridge_in_reset_reset),              // clk_reset.reset
		.in_data           (system_id_control_slave_agent_rf_source_data),             //        in.data
		.in_valid          (system_id_control_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (system_id_control_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (system_id_control_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (system_id_control_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (system_id_control_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (system_id_control_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (system_id_control_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (system_id_control_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (system_id_control_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated)
		.csr_read          (1'b0),                                                     // (terminated)
		.csr_write         (1'b0),                                                     // (terminated)
		.csr_readdata      (),                                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated)
		.almost_full_data  (),                                                         // (terminated)
		.almost_empty_data (),                                                         // (terminated)
		.in_empty          (1'b0),                                                     // (terminated)
		.out_empty         (),                                                         // (terminated)
		.in_error          (1'b0),                                                     // (terminated)
		.out_error         (),                                                         // (terminated)
		.in_channel        (1'b0),                                                     // (terminated)
		.out_channel       ()                                                          // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) system_id_control_slave_agent_rdata_fifo (
		.clk               (clk_reset_inputs_hps_clk_out_clk),                   //       clk.clk
		.reset             (system_id_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_data           (system_id_control_slave_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (system_id_control_slave_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (system_id_control_slave_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (system_id_control_slave_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (system_id_control_slave_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (system_id_control_slave_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                              // (terminated)
		.csr_read          (1'b0),                                               // (terminated)
		.csr_write         (1'b0),                                               // (terminated)
		.csr_readdata      (),                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated)
		.almost_full_data  (),                                                   // (terminated)
		.almost_empty_data (),                                                   // (terminated)
		.in_startofpacket  (1'b0),                                               // (terminated)
		.in_endofpacket    (1'b0),                                               // (terminated)
		.out_startofpacket (),                                                   // (terminated)
		.out_endofpacket   (),                                                   // (terminated)
		.in_empty          (1'b0),                                               // (terminated)
		.out_empty         (),                                                   // (terminated)
		.in_error          (1'b0),                                               // (terminated)
		.out_error         (),                                                   // (terminated)
		.in_channel        (1'b0),                                               // (terminated)
		.out_channel       ()                                                    // (terminated)
	);

	soc_system_bandpassEQ_mm_interconnect_0_router router (
		.sink_ready         (hps_h2f_lw_axi_master_agent_write_cp_ready),         //      sink.ready
		.sink_valid         (hps_h2f_lw_axi_master_agent_write_cp_valid),         //          .valid
		.sink_data          (hps_h2f_lw_axi_master_agent_write_cp_data),          //          .data
		.sink_startofpacket (hps_h2f_lw_axi_master_agent_write_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (hps_h2f_lw_axi_master_agent_write_cp_endofpacket),   //          .endofpacket
		.clk                (clk_reset_inputs_hps_clk_out_clk),                   //       clk.clk
		.reset              (system_id_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.src_ready          (router_src_ready),                                   //       src.ready
		.src_valid          (router_src_valid),                                   //          .valid
		.src_data           (router_src_data),                                    //          .data
		.src_channel        (router_src_channel),                                 //          .channel
		.src_startofpacket  (router_src_startofpacket),                           //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                              //          .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_router router_001 (
		.sink_ready         (hps_h2f_lw_axi_master_agent_read_cp_ready),         //      sink.ready
		.sink_valid         (hps_h2f_lw_axi_master_agent_read_cp_valid),         //          .valid
		.sink_data          (hps_h2f_lw_axi_master_agent_read_cp_data),          //          .data
		.sink_startofpacket (hps_h2f_lw_axi_master_agent_read_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (hps_h2f_lw_axi_master_agent_read_cp_endofpacket),   //          .endofpacket
		.clk                (clk_reset_inputs_hps_clk_out_clk),                  //       clk.clk
		.reset              (system_id_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.src_ready          (router_001_src_ready),                              //       src.ready
		.src_valid          (router_001_src_valid),                              //          .valid
		.src_data           (router_001_src_data),                               //          .data
		.src_channel        (router_001_src_channel),                            //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                      //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                         //          .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (master_0_master_agent_cp_ready),              //      sink.ready
		.sink_valid         (master_0_master_agent_cp_valid),              //          .valid
		.sink_data          (master_0_master_agent_cp_data),               //          .data
		.sink_startofpacket (master_0_master_agent_cp_startofpacket),      //          .startofpacket
		.sink_endofpacket   (master_0_master_agent_cp_endofpacket),        //          .endofpacket
		.clk                (clk_reset_inputs_hps_clk_out_clk),            //       clk.clk
		.reset              (system_id_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_002_src_ready),                        //       src.ready
		.src_valid          (router_002_src_valid),                        //          .valid
		.src_data           (router_002_src_data),                         //          .data
		.src_channel        (router_002_src_channel),                      //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                   //          .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (adc_0_adc_slave_agent_rp_ready),          //      sink.ready
		.sink_valid         (adc_0_adc_slave_agent_rp_valid),          //          .valid
		.sink_data          (adc_0_adc_slave_agent_rp_data),           //          .data
		.sink_startofpacket (adc_0_adc_slave_agent_rp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (adc_0_adc_slave_agent_rp_endofpacket),    //          .endofpacket
		.clk                (pll_0_outclk0_clk),                       //       clk.clk
		.reset              (adc_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                    //       src.ready
		.src_valid          (router_003_src_valid),                    //          .valid
		.src_data           (router_003_src_data),                     //          .data
		.src_channel        (router_003_src_channel),                  //          .channel
		.src_startofpacket  (router_003_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)               //          .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_router_003 router_004 (
		.sink_ready         (bandpasseq_0_avalon_mm_agent_rp_ready),          //      sink.ready
		.sink_valid         (bandpasseq_0_avalon_mm_agent_rp_valid),          //          .valid
		.sink_data          (bandpasseq_0_avalon_mm_agent_rp_data),           //          .data
		.sink_startofpacket (bandpasseq_0_avalon_mm_agent_rp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (bandpasseq_0_avalon_mm_agent_rp_endofpacket),    //          .endofpacket
		.clk                (ad1939_subsytem_audio_fabric_system_clk_clk),    //       clk.clk
		.reset              (bandpassEQ_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_004_src_ready),                           //       src.ready
		.src_valid          (router_004_src_valid),                           //          .valid
		.src_data           (router_004_src_data),                            //          .data
		.src_channel        (router_004_src_channel),                         //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                      //          .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_router_005 router_005 (
		.sink_ready         (system_id_control_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (system_id_control_slave_agent_rp_valid),         //          .valid
		.sink_data          (system_id_control_slave_agent_rp_data),          //          .data
		.sink_startofpacket (system_id_control_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (system_id_control_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (clk_reset_inputs_hps_clk_out_clk),               //       clk.clk
		.reset              (system_id_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.src_ready          (router_005_src_ready),                           //       src.ready
		.src_valid          (router_005_src_valid),                           //          .valid
		.src_data           (router_005_src_data),                            //          .data
		.src_channel        (router_005_src_channel),                         //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                      //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (7),
		.PIPELINED                 (0),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (3),
		.VALID_WIDTH               (3),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) hps_h2f_lw_axi_master_wr_limiter (
		.clk                    (clk_reset_inputs_hps_clk_out_clk),                       //       clk.clk
		.reset                  (system_id_reset_reset_bridge_in_reset_reset),            // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                       //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                       //          .valid
		.cmd_sink_data          (router_src_data),                                        //          .data
		.cmd_sink_channel       (router_src_channel),                                     //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                               //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                 //          .endofpacket
		.cmd_src_ready          (hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (hps_h2f_lw_axi_master_wr_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                      //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                      //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                    //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                       //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                              //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                //          .endofpacket
		.rsp_src_ready          (hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (hps_h2f_lw_axi_master_wr_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (7),
		.PIPELINED                 (0),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (3),
		.VALID_WIDTH               (3),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) hps_h2f_lw_axi_master_rd_limiter (
		.clk                    (clk_reset_inputs_hps_clk_out_clk),                       //       clk.clk
		.reset                  (system_id_reset_reset_bridge_in_reset_reset),            // clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                                   //  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                                   //          .valid
		.cmd_sink_data          (router_001_src_data),                                    //          .data
		.cmd_sink_channel       (router_001_src_channel),                                 //          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                           //          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                             //          .endofpacket
		.cmd_src_ready          (hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (hps_h2f_lw_axi_master_rd_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_001_src_ready),                                  //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_001_src_valid),                                  //          .valid
		.rsp_sink_channel       (rsp_mux_001_src_channel),                                //          .channel
		.rsp_sink_data          (rsp_mux_001_src_data),                                   //          .data
		.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                          //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                            //          .endofpacket
		.rsp_src_ready          (hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (hps_h2f_lw_axi_master_rd_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (99),
		.PKT_SRC_ID_H              (98),
		.PKT_SRC_ID_L              (97),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (7),
		.PIPELINED                 (0),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (3),
		.VALID_WIDTH               (3),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) master_0_master_limiter (
		.clk                    (clk_reset_inputs_hps_clk_out_clk),              //       clk.clk
		.reset                  (system_id_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.cmd_sink_ready         (router_002_src_ready),                          //  cmd_sink.ready
		.cmd_sink_valid         (router_002_src_valid),                          //          .valid
		.cmd_sink_data          (router_002_src_data),                           //          .data
		.cmd_sink_channel       (router_002_src_channel),                        //          .channel
		.cmd_sink_startofpacket (router_002_src_startofpacket),                  //          .startofpacket
		.cmd_sink_endofpacket   (router_002_src_endofpacket),                    //          .endofpacket
		.cmd_src_ready          (master_0_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (master_0_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (master_0_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (master_0_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (master_0_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_002_src_ready),                         //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_002_src_valid),                         //          .valid
		.rsp_sink_channel       (rsp_mux_002_src_channel),                       //          .channel
		.rsp_sink_data          (rsp_mux_002_src_data),                          //          .data
		.rsp_sink_startofpacket (rsp_mux_002_src_startofpacket),                 //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_002_src_endofpacket),                   //          .endofpacket
		.rsp_src_ready          (master_0_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (master_0_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (master_0_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (master_0_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (master_0_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (master_0_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (master_0_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (95),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_BURST_TYPE_H          (92),
		.PKT_BURST_TYPE_L          (91),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (3),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (87),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) adc_0_adc_slave_burst_adapter (
		.clk                   (pll_0_outclk0_clk),                                   //       cr0.clk
		.reset                 (adc_0_reset_reset_bridge_in_reset_reset),             // cr0_reset.reset
		.sink0_valid           (cmd_mux_src_valid),                                   //     sink0.valid
		.sink0_data            (cmd_mux_src_data),                                    //          .data
		.sink0_channel         (cmd_mux_src_channel),                                 //          .channel
		.sink0_startofpacket   (cmd_mux_src_startofpacket),                           //          .startofpacket
		.sink0_endofpacket     (cmd_mux_src_endofpacket),                             //          .endofpacket
		.sink0_ready           (cmd_mux_src_ready),                                   //          .ready
		.source0_valid         (adc_0_adc_slave_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (adc_0_adc_slave_burst_adapter_source0_data),          //          .data
		.source0_channel       (adc_0_adc_slave_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (adc_0_adc_slave_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (adc_0_adc_slave_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (adc_0_adc_slave_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (95),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_BURST_TYPE_H          (92),
		.PKT_BURST_TYPE_L          (91),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (3),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (87),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) bandpasseq_0_avalon_mm_burst_adapter (
		.clk                   (ad1939_subsytem_audio_fabric_system_clk_clk),                //       cr0.clk
		.reset                 (bandpassEQ_0_reset_reset_bridge_in_reset_reset),             // cr0_reset.reset
		.sink0_valid           (cmd_mux_001_src_valid),                                      //     sink0.valid
		.sink0_data            (cmd_mux_001_src_data),                                       //          .data
		.sink0_channel         (cmd_mux_001_src_channel),                                    //          .channel
		.sink0_startofpacket   (cmd_mux_001_src_startofpacket),                              //          .startofpacket
		.sink0_endofpacket     (cmd_mux_001_src_endofpacket),                                //          .endofpacket
		.sink0_ready           (cmd_mux_001_src_ready),                                      //          .ready
		.source0_valid         (bandpasseq_0_avalon_mm_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (bandpasseq_0_avalon_mm_burst_adapter_source0_data),          //          .data
		.source0_channel       (bandpasseq_0_avalon_mm_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (bandpasseq_0_avalon_mm_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (bandpasseq_0_avalon_mm_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (bandpasseq_0_avalon_mm_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (95),
		.PKT_BYTE_CNT_H            (80),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (90),
		.PKT_BURST_SIZE_L          (88),
		.PKT_BURST_TYPE_H          (92),
		.PKT_BURST_TYPE_L          (91),
		.PKT_BURSTWRAP_H           (87),
		.PKT_BURSTWRAP_L           (81),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (3),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (87),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) system_id_control_slave_burst_adapter (
		.clk                   (clk_reset_inputs_hps_clk_out_clk),                            //       cr0.clk
		.reset                 (system_id_reset_reset_bridge_in_reset_reset),                 // cr0_reset.reset
		.sink0_valid           (cmd_mux_002_src_valid),                                       //     sink0.valid
		.sink0_data            (cmd_mux_002_src_data),                                        //          .data
		.sink0_channel         (cmd_mux_002_src_channel),                                     //          .channel
		.sink0_startofpacket   (cmd_mux_002_src_startofpacket),                               //          .startofpacket
		.sink0_endofpacket     (cmd_mux_002_src_endofpacket),                                 //          .endofpacket
		.sink0_ready           (cmd_mux_002_src_ready),                                       //          .ready
		.source0_valid         (system_id_control_slave_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (system_id_control_slave_burst_adapter_source0_data),          //          .data
		.source0_channel       (system_id_control_slave_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (system_id_control_slave_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (system_id_control_slave_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (system_id_control_slave_burst_adapter_source0_ready)          //          .ready
	);

	soc_system_bandpassEQ_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (clk_reset_inputs_hps_clk_out_clk),                       //        clk.clk
		.reset              (system_id_reset_reset_bridge_in_reset_reset),            //  clk_reset.reset
		.sink_ready         (hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel),       //           .channel
		.sink_data          (hps_h2f_lw_axi_master_wr_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                   //       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                   //           .valid
		.src0_data          (cmd_demux_src0_data),                                    //           .data
		.src0_channel       (cmd_demux_src0_channel),                                 //           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                           //           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                             //           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                   //       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                   //           .valid
		.src1_data          (cmd_demux_src1_data),                                    //           .data
		.src1_channel       (cmd_demux_src1_channel),                                 //           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                           //           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                             //           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                   //       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                   //           .valid
		.src2_data          (cmd_demux_src2_data),                                    //           .data
		.src2_channel       (cmd_demux_src2_channel),                                 //           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                           //           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket)                              //           .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_cmd_demux cmd_demux_001 (
		.clk                (clk_reset_inputs_hps_clk_out_clk),                       //        clk.clk
		.reset              (system_id_reset_reset_bridge_in_reset_reset),            //  clk_reset.reset
		.sink_ready         (hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel),       //           .channel
		.sink_data          (hps_h2f_lw_axi_master_rd_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_001_src0_ready),                               //       src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                               //           .valid
		.src0_data          (cmd_demux_001_src0_data),                                //           .data
		.src0_channel       (cmd_demux_001_src0_channel),                             //           .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                       //           .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                         //           .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                               //       src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                               //           .valid
		.src1_data          (cmd_demux_001_src1_data),                                //           .data
		.src1_channel       (cmd_demux_001_src1_channel),                             //           .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),                       //           .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket),                         //           .endofpacket
		.src2_ready         (cmd_demux_001_src2_ready),                               //       src2.ready
		.src2_valid         (cmd_demux_001_src2_valid),                               //           .valid
		.src2_data          (cmd_demux_001_src2_data),                                //           .data
		.src2_channel       (cmd_demux_001_src2_channel),                             //           .channel
		.src2_startofpacket (cmd_demux_001_src2_startofpacket),                       //           .startofpacket
		.src2_endofpacket   (cmd_demux_001_src2_endofpacket)                          //           .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_cmd_demux_002 cmd_demux_002 (
		.clk                (clk_reset_inputs_hps_clk_out_clk),              //        clk.clk
		.reset              (system_id_reset_reset_bridge_in_reset_reset),   //  clk_reset.reset
		.sink_ready         (master_0_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (master_0_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (master_0_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (master_0_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (master_0_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (master_0_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_002_src0_ready),                      //       src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                      //           .valid
		.src0_data          (cmd_demux_002_src0_data),                       //           .data
		.src0_channel       (cmd_demux_002_src0_channel),                    //           .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),              //           .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                //           .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                      //       src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                      //           .valid
		.src1_data          (cmd_demux_002_src1_data),                       //           .data
		.src1_channel       (cmd_demux_002_src1_channel),                    //           .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),              //           .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket)                 //           .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (pll_0_outclk0_clk),                       //       clk.clk
		.reset               (adc_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_src_valid),                       //          .valid
		.src_data            (cmd_mux_src_data),                        //          .data
		.src_channel         (cmd_mux_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (crosser_out_ready),                       //     sink0.ready
		.sink0_valid         (crosser_out_valid),                       //          .valid
		.sink0_channel       (crosser_out_channel),                     //          .channel
		.sink0_data          (crosser_out_data),                        //          .data
		.sink0_startofpacket (crosser_out_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (crosser_out_endofpacket),                 //          .endofpacket
		.sink1_ready         (crosser_002_out_ready),                   //     sink1.ready
		.sink1_valid         (crosser_002_out_valid),                   //          .valid
		.sink1_channel       (crosser_002_out_channel),                 //          .channel
		.sink1_data          (crosser_002_out_data),                    //          .data
		.sink1_startofpacket (crosser_002_out_startofpacket),           //          .startofpacket
		.sink1_endofpacket   (crosser_002_out_endofpacket),             //          .endofpacket
		.sink2_ready         (crosser_004_out_ready),                   //     sink2.ready
		.sink2_valid         (crosser_004_out_valid),                   //          .valid
		.sink2_channel       (crosser_004_out_channel),                 //          .channel
		.sink2_data          (crosser_004_out_data),                    //          .data
		.sink2_startofpacket (crosser_004_out_startofpacket),           //          .startofpacket
		.sink2_endofpacket   (crosser_004_out_endofpacket)              //          .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_cmd_mux cmd_mux_001 (
		.clk                 (ad1939_subsytem_audio_fabric_system_clk_clk),    //       clk.clk
		.reset               (bandpassEQ_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                          //          .valid
		.src_data            (cmd_mux_001_src_data),                           //          .data
		.src_channel         (cmd_mux_001_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (crosser_001_out_ready),                          //     sink0.ready
		.sink0_valid         (crosser_001_out_valid),                          //          .valid
		.sink0_channel       (crosser_001_out_channel),                        //          .channel
		.sink0_data          (crosser_001_out_data),                           //          .data
		.sink0_startofpacket (crosser_001_out_startofpacket),                  //          .startofpacket
		.sink0_endofpacket   (crosser_001_out_endofpacket),                    //          .endofpacket
		.sink1_ready         (crosser_003_out_ready),                          //     sink1.ready
		.sink1_valid         (crosser_003_out_valid),                          //          .valid
		.sink1_channel       (crosser_003_out_channel),                        //          .channel
		.sink1_data          (crosser_003_out_data),                           //          .data
		.sink1_startofpacket (crosser_003_out_startofpacket),                  //          .startofpacket
		.sink1_endofpacket   (crosser_003_out_endofpacket),                    //          .endofpacket
		.sink2_ready         (crosser_005_out_ready),                          //     sink2.ready
		.sink2_valid         (crosser_005_out_valid),                          //          .valid
		.sink2_channel       (crosser_005_out_channel),                        //          .channel
		.sink2_data          (crosser_005_out_data),                           //          .data
		.sink2_startofpacket (crosser_005_out_startofpacket),                  //          .startofpacket
		.sink2_endofpacket   (crosser_005_out_endofpacket)                     //          .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_cmd_mux_002 cmd_mux_002 (
		.clk                 (clk_reset_inputs_hps_clk_out_clk),            //       clk.clk
		.reset               (system_id_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                       //          .valid
		.src_data            (cmd_mux_002_src_data),                        //          .data
		.src_channel         (cmd_mux_002_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src2_channel),                      //          .channel
		.sink0_data          (cmd_demux_src2_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket),                  //          .endofpacket
		.sink1_ready         (cmd_demux_001_src2_ready),                    //     sink1.ready
		.sink1_valid         (cmd_demux_001_src2_valid),                    //          .valid
		.sink1_channel       (cmd_demux_001_src2_channel),                  //          .channel
		.sink1_data          (cmd_demux_001_src2_data),                     //          .data
		.sink1_startofpacket (cmd_demux_001_src2_startofpacket),            //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src2_endofpacket)               //          .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (pll_0_outclk0_clk),                       //       clk.clk
		.reset              (adc_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                    //      sink.ready
		.sink_channel       (router_003_src_channel),                  //          .channel
		.sink_data          (router_003_src_data),                     //          .data
		.sink_startofpacket (router_003_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_003_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_src0_data),                     //          .data
		.src0_channel       (rsp_demux_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),              //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                    //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                    //          .valid
		.src1_data          (rsp_demux_src1_data),                     //          .data
		.src1_channel       (rsp_demux_src1_channel),                  //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),            //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket),              //          .endofpacket
		.src2_ready         (rsp_demux_src2_ready),                    //      src2.ready
		.src2_valid         (rsp_demux_src2_valid),                    //          .valid
		.src2_data          (rsp_demux_src2_data),                     //          .data
		.src2_channel       (rsp_demux_src2_channel),                  //          .channel
		.src2_startofpacket (rsp_demux_src2_startofpacket),            //          .startofpacket
		.src2_endofpacket   (rsp_demux_src2_endofpacket)               //          .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_rsp_demux_001 rsp_demux_001 (
		.clk                (ad1939_subsytem_audio_fabric_system_clk_clk),    //       clk.clk
		.reset              (bandpassEQ_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                           //      sink.ready
		.sink_channel       (router_004_src_channel),                         //          .channel
		.sink_data          (router_004_src_data),                            //          .data
		.sink_startofpacket (router_004_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_004_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_001_src0_data),                        //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                 //          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                       //      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                       //          .valid
		.src1_data          (rsp_demux_001_src1_data),                        //          .data
		.src1_channel       (rsp_demux_001_src1_channel),                     //          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),               //          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket),                 //          .endofpacket
		.src2_ready         (rsp_demux_001_src2_ready),                       //      src2.ready
		.src2_valid         (rsp_demux_001_src2_valid),                       //          .valid
		.src2_data          (rsp_demux_001_src2_data),                        //          .data
		.src2_channel       (rsp_demux_001_src2_channel),                     //          .channel
		.src2_startofpacket (rsp_demux_001_src2_startofpacket),               //          .startofpacket
		.src2_endofpacket   (rsp_demux_001_src2_endofpacket)                  //          .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_rsp_demux_002 rsp_demux_002 (
		.clk                (clk_reset_inputs_hps_clk_out_clk),            //       clk.clk
		.reset              (system_id_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                        //      sink.ready
		.sink_channel       (router_005_src_channel),                      //          .channel
		.sink_data          (router_005_src_data),                         //          .data
		.sink_startofpacket (router_005_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_005_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_002_src0_data),                     //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),              //          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),                    //      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),                    //          .valid
		.src1_data          (rsp_demux_002_src1_data),                     //          .data
		.src1_channel       (rsp_demux_002_src1_channel),                  //          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),            //          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket)               //          .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (clk_reset_inputs_hps_clk_out_clk),            //       clk.clk
		.reset               (system_id_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                           //       src.ready
		.src_valid           (rsp_mux_src_valid),                           //          .valid
		.src_data            (rsp_mux_src_data),                            //          .data
		.src_channel         (rsp_mux_src_channel),                         //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                   //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                     //          .endofpacket
		.sink0_ready         (crosser_006_out_ready),                       //     sink0.ready
		.sink0_valid         (crosser_006_out_valid),                       //          .valid
		.sink0_channel       (crosser_006_out_channel),                     //          .channel
		.sink0_data          (crosser_006_out_data),                        //          .data
		.sink0_startofpacket (crosser_006_out_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (crosser_006_out_endofpacket),                 //          .endofpacket
		.sink1_ready         (crosser_009_out_ready),                       //     sink1.ready
		.sink1_valid         (crosser_009_out_valid),                       //          .valid
		.sink1_channel       (crosser_009_out_channel),                     //          .channel
		.sink1_data          (crosser_009_out_data),                        //          .data
		.sink1_startofpacket (crosser_009_out_startofpacket),               //          .startofpacket
		.sink1_endofpacket   (crosser_009_out_endofpacket),                 //          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                    //     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                    //          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                  //          .channel
		.sink2_data          (rsp_demux_002_src0_data),                     //          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),            //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket)               //          .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_rsp_mux rsp_mux_001 (
		.clk                 (clk_reset_inputs_hps_clk_out_clk),            //       clk.clk
		.reset               (system_id_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                       //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                       //          .valid
		.src_data            (rsp_mux_001_src_data),                        //          .data
		.src_channel         (rsp_mux_001_src_channel),                     //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (crosser_007_out_ready),                       //     sink0.ready
		.sink0_valid         (crosser_007_out_valid),                       //          .valid
		.sink0_channel       (crosser_007_out_channel),                     //          .channel
		.sink0_data          (crosser_007_out_data),                        //          .data
		.sink0_startofpacket (crosser_007_out_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (crosser_007_out_endofpacket),                 //          .endofpacket
		.sink1_ready         (crosser_010_out_ready),                       //     sink1.ready
		.sink1_valid         (crosser_010_out_valid),                       //          .valid
		.sink1_channel       (crosser_010_out_channel),                     //          .channel
		.sink1_data          (crosser_010_out_data),                        //          .data
		.sink1_startofpacket (crosser_010_out_startofpacket),               //          .startofpacket
		.sink1_endofpacket   (crosser_010_out_endofpacket),                 //          .endofpacket
		.sink2_ready         (rsp_demux_002_src1_ready),                    //     sink2.ready
		.sink2_valid         (rsp_demux_002_src1_valid),                    //          .valid
		.sink2_channel       (rsp_demux_002_src1_channel),                  //          .channel
		.sink2_data          (rsp_demux_002_src1_data),                     //          .data
		.sink2_startofpacket (rsp_demux_002_src1_startofpacket),            //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src1_endofpacket)               //          .endofpacket
	);

	soc_system_bandpassEQ_mm_interconnect_0_rsp_mux_002 rsp_mux_002 (
		.clk                 (clk_reset_inputs_hps_clk_out_clk),            //       clk.clk
		.reset               (system_id_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                       //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                       //          .valid
		.src_data            (rsp_mux_002_src_data),                        //          .data
		.src_channel         (rsp_mux_002_src_channel),                     //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (crosser_008_out_ready),                       //     sink0.ready
		.sink0_valid         (crosser_008_out_valid),                       //          .valid
		.sink0_channel       (crosser_008_out_channel),                     //          .channel
		.sink0_data          (crosser_008_out_data),                        //          .data
		.sink0_startofpacket (crosser_008_out_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (crosser_008_out_endofpacket),                 //          .endofpacket
		.sink1_ready         (crosser_011_out_ready),                       //     sink1.ready
		.sink1_valid         (crosser_011_out_valid),                       //          .valid
		.sink1_channel       (crosser_011_out_channel),                     //          .channel
		.sink1_data          (crosser_011_out_data),                        //          .data
		.sink1_startofpacket (crosser_011_out_startofpacket),               //          .startofpacket
		.sink1_endofpacket   (crosser_011_out_endofpacket)                  //          .endofpacket
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (125),
		.BITS_PER_SYMBOL     (125),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (3),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser (
		.in_clk            (clk_reset_inputs_hps_clk_out_clk),            //        in_clk.clk
		.in_reset          (system_id_reset_reset_bridge_in_reset_reset), //  in_clk_reset.reset
		.out_clk           (pll_0_outclk0_clk),                           //       out_clk.clk
		.out_reset         (adc_0_reset_reset_bridge_in_reset_reset),     // out_clk_reset.reset
		.in_ready          (cmd_demux_src0_ready),                        //            in.ready
		.in_valid          (cmd_demux_src0_valid),                        //              .valid
		.in_startofpacket  (cmd_demux_src0_startofpacket),                //              .startofpacket
		.in_endofpacket    (cmd_demux_src0_endofpacket),                  //              .endofpacket
		.in_channel        (cmd_demux_src0_channel),                      //              .channel
		.in_data           (cmd_demux_src0_data),                         //              .data
		.out_ready         (crosser_out_ready),                           //           out.ready
		.out_valid         (crosser_out_valid),                           //              .valid
		.out_startofpacket (crosser_out_startofpacket),                   //              .startofpacket
		.out_endofpacket   (crosser_out_endofpacket),                     //              .endofpacket
		.out_channel       (crosser_out_channel),                         //              .channel
		.out_data          (crosser_out_data),                            //              .data
		.in_empty          (1'b0),                                        //   (terminated)
		.in_error          (1'b0),                                        //   (terminated)
		.out_empty         (),                                            //   (terminated)
		.out_error         ()                                             //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (125),
		.BITS_PER_SYMBOL     (125),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (3),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_001 (
		.in_clk            (clk_reset_inputs_hps_clk_out_clk),               //        in_clk.clk
		.in_reset          (system_id_reset_reset_bridge_in_reset_reset),    //  in_clk_reset.reset
		.out_clk           (ad1939_subsytem_audio_fabric_system_clk_clk),    //       out_clk.clk
		.out_reset         (bandpassEQ_0_reset_reset_bridge_in_reset_reset), // out_clk_reset.reset
		.in_ready          (cmd_demux_src1_ready),                           //            in.ready
		.in_valid          (cmd_demux_src1_valid),                           //              .valid
		.in_startofpacket  (cmd_demux_src1_startofpacket),                   //              .startofpacket
		.in_endofpacket    (cmd_demux_src1_endofpacket),                     //              .endofpacket
		.in_channel        (cmd_demux_src1_channel),                         //              .channel
		.in_data           (cmd_demux_src1_data),                            //              .data
		.out_ready         (crosser_001_out_ready),                          //           out.ready
		.out_valid         (crosser_001_out_valid),                          //              .valid
		.out_startofpacket (crosser_001_out_startofpacket),                  //              .startofpacket
		.out_endofpacket   (crosser_001_out_endofpacket),                    //              .endofpacket
		.out_channel       (crosser_001_out_channel),                        //              .channel
		.out_data          (crosser_001_out_data),                           //              .data
		.in_empty          (1'b0),                                           //   (terminated)
		.in_error          (1'b0),                                           //   (terminated)
		.out_empty         (),                                               //   (terminated)
		.out_error         ()                                                //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (125),
		.BITS_PER_SYMBOL     (125),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (3),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_002 (
		.in_clk            (clk_reset_inputs_hps_clk_out_clk),            //        in_clk.clk
		.in_reset          (system_id_reset_reset_bridge_in_reset_reset), //  in_clk_reset.reset
		.out_clk           (pll_0_outclk0_clk),                           //       out_clk.clk
		.out_reset         (adc_0_reset_reset_bridge_in_reset_reset),     // out_clk_reset.reset
		.in_ready          (cmd_demux_001_src0_ready),                    //            in.ready
		.in_valid          (cmd_demux_001_src0_valid),                    //              .valid
		.in_startofpacket  (cmd_demux_001_src0_startofpacket),            //              .startofpacket
		.in_endofpacket    (cmd_demux_001_src0_endofpacket),              //              .endofpacket
		.in_channel        (cmd_demux_001_src0_channel),                  //              .channel
		.in_data           (cmd_demux_001_src0_data),                     //              .data
		.out_ready         (crosser_002_out_ready),                       //           out.ready
		.out_valid         (crosser_002_out_valid),                       //              .valid
		.out_startofpacket (crosser_002_out_startofpacket),               //              .startofpacket
		.out_endofpacket   (crosser_002_out_endofpacket),                 //              .endofpacket
		.out_channel       (crosser_002_out_channel),                     //              .channel
		.out_data          (crosser_002_out_data),                        //              .data
		.in_empty          (1'b0),                                        //   (terminated)
		.in_error          (1'b0),                                        //   (terminated)
		.out_empty         (),                                            //   (terminated)
		.out_error         ()                                             //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (125),
		.BITS_PER_SYMBOL     (125),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (3),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_003 (
		.in_clk            (clk_reset_inputs_hps_clk_out_clk),               //        in_clk.clk
		.in_reset          (system_id_reset_reset_bridge_in_reset_reset),    //  in_clk_reset.reset
		.out_clk           (ad1939_subsytem_audio_fabric_system_clk_clk),    //       out_clk.clk
		.out_reset         (bandpassEQ_0_reset_reset_bridge_in_reset_reset), // out_clk_reset.reset
		.in_ready          (cmd_demux_001_src1_ready),                       //            in.ready
		.in_valid          (cmd_demux_001_src1_valid),                       //              .valid
		.in_startofpacket  (cmd_demux_001_src1_startofpacket),               //              .startofpacket
		.in_endofpacket    (cmd_demux_001_src1_endofpacket),                 //              .endofpacket
		.in_channel        (cmd_demux_001_src1_channel),                     //              .channel
		.in_data           (cmd_demux_001_src1_data),                        //              .data
		.out_ready         (crosser_003_out_ready),                          //           out.ready
		.out_valid         (crosser_003_out_valid),                          //              .valid
		.out_startofpacket (crosser_003_out_startofpacket),                  //              .startofpacket
		.out_endofpacket   (crosser_003_out_endofpacket),                    //              .endofpacket
		.out_channel       (crosser_003_out_channel),                        //              .channel
		.out_data          (crosser_003_out_data),                           //              .data
		.in_empty          (1'b0),                                           //   (terminated)
		.in_error          (1'b0),                                           //   (terminated)
		.out_empty         (),                                               //   (terminated)
		.out_error         ()                                                //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (125),
		.BITS_PER_SYMBOL     (125),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (3),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_004 (
		.in_clk            (clk_reset_inputs_hps_clk_out_clk),            //        in_clk.clk
		.in_reset          (system_id_reset_reset_bridge_in_reset_reset), //  in_clk_reset.reset
		.out_clk           (pll_0_outclk0_clk),                           //       out_clk.clk
		.out_reset         (adc_0_reset_reset_bridge_in_reset_reset),     // out_clk_reset.reset
		.in_ready          (cmd_demux_002_src0_ready),                    //            in.ready
		.in_valid          (cmd_demux_002_src0_valid),                    //              .valid
		.in_startofpacket  (cmd_demux_002_src0_startofpacket),            //              .startofpacket
		.in_endofpacket    (cmd_demux_002_src0_endofpacket),              //              .endofpacket
		.in_channel        (cmd_demux_002_src0_channel),                  //              .channel
		.in_data           (cmd_demux_002_src0_data),                     //              .data
		.out_ready         (crosser_004_out_ready),                       //           out.ready
		.out_valid         (crosser_004_out_valid),                       //              .valid
		.out_startofpacket (crosser_004_out_startofpacket),               //              .startofpacket
		.out_endofpacket   (crosser_004_out_endofpacket),                 //              .endofpacket
		.out_channel       (crosser_004_out_channel),                     //              .channel
		.out_data          (crosser_004_out_data),                        //              .data
		.in_empty          (1'b0),                                        //   (terminated)
		.in_error          (1'b0),                                        //   (terminated)
		.out_empty         (),                                            //   (terminated)
		.out_error         ()                                             //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (125),
		.BITS_PER_SYMBOL     (125),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (3),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_005 (
		.in_clk            (clk_reset_inputs_hps_clk_out_clk),               //        in_clk.clk
		.in_reset          (system_id_reset_reset_bridge_in_reset_reset),    //  in_clk_reset.reset
		.out_clk           (ad1939_subsytem_audio_fabric_system_clk_clk),    //       out_clk.clk
		.out_reset         (bandpassEQ_0_reset_reset_bridge_in_reset_reset), // out_clk_reset.reset
		.in_ready          (cmd_demux_002_src1_ready),                       //            in.ready
		.in_valid          (cmd_demux_002_src1_valid),                       //              .valid
		.in_startofpacket  (cmd_demux_002_src1_startofpacket),               //              .startofpacket
		.in_endofpacket    (cmd_demux_002_src1_endofpacket),                 //              .endofpacket
		.in_channel        (cmd_demux_002_src1_channel),                     //              .channel
		.in_data           (cmd_demux_002_src1_data),                        //              .data
		.out_ready         (crosser_005_out_ready),                          //           out.ready
		.out_valid         (crosser_005_out_valid),                          //              .valid
		.out_startofpacket (crosser_005_out_startofpacket),                  //              .startofpacket
		.out_endofpacket   (crosser_005_out_endofpacket),                    //              .endofpacket
		.out_channel       (crosser_005_out_channel),                        //              .channel
		.out_data          (crosser_005_out_data),                           //              .data
		.in_empty          (1'b0),                                           //   (terminated)
		.in_error          (1'b0),                                           //   (terminated)
		.out_empty         (),                                               //   (terminated)
		.out_error         ()                                                //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (125),
		.BITS_PER_SYMBOL     (125),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (3),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_006 (
		.in_clk            (pll_0_outclk0_clk),                           //        in_clk.clk
		.in_reset          (adc_0_reset_reset_bridge_in_reset_reset),     //  in_clk_reset.reset
		.out_clk           (clk_reset_inputs_hps_clk_out_clk),            //       out_clk.clk
		.out_reset         (system_id_reset_reset_bridge_in_reset_reset), // out_clk_reset.reset
		.in_ready          (rsp_demux_src0_ready),                        //            in.ready
		.in_valid          (rsp_demux_src0_valid),                        //              .valid
		.in_startofpacket  (rsp_demux_src0_startofpacket),                //              .startofpacket
		.in_endofpacket    (rsp_demux_src0_endofpacket),                  //              .endofpacket
		.in_channel        (rsp_demux_src0_channel),                      //              .channel
		.in_data           (rsp_demux_src0_data),                         //              .data
		.out_ready         (crosser_006_out_ready),                       //           out.ready
		.out_valid         (crosser_006_out_valid),                       //              .valid
		.out_startofpacket (crosser_006_out_startofpacket),               //              .startofpacket
		.out_endofpacket   (crosser_006_out_endofpacket),                 //              .endofpacket
		.out_channel       (crosser_006_out_channel),                     //              .channel
		.out_data          (crosser_006_out_data),                        //              .data
		.in_empty          (1'b0),                                        //   (terminated)
		.in_error          (1'b0),                                        //   (terminated)
		.out_empty         (),                                            //   (terminated)
		.out_error         ()                                             //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (125),
		.BITS_PER_SYMBOL     (125),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (3),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_007 (
		.in_clk            (pll_0_outclk0_clk),                           //        in_clk.clk
		.in_reset          (adc_0_reset_reset_bridge_in_reset_reset),     //  in_clk_reset.reset
		.out_clk           (clk_reset_inputs_hps_clk_out_clk),            //       out_clk.clk
		.out_reset         (system_id_reset_reset_bridge_in_reset_reset), // out_clk_reset.reset
		.in_ready          (rsp_demux_src1_ready),                        //            in.ready
		.in_valid          (rsp_demux_src1_valid),                        //              .valid
		.in_startofpacket  (rsp_demux_src1_startofpacket),                //              .startofpacket
		.in_endofpacket    (rsp_demux_src1_endofpacket),                  //              .endofpacket
		.in_channel        (rsp_demux_src1_channel),                      //              .channel
		.in_data           (rsp_demux_src1_data),                         //              .data
		.out_ready         (crosser_007_out_ready),                       //           out.ready
		.out_valid         (crosser_007_out_valid),                       //              .valid
		.out_startofpacket (crosser_007_out_startofpacket),               //              .startofpacket
		.out_endofpacket   (crosser_007_out_endofpacket),                 //              .endofpacket
		.out_channel       (crosser_007_out_channel),                     //              .channel
		.out_data          (crosser_007_out_data),                        //              .data
		.in_empty          (1'b0),                                        //   (terminated)
		.in_error          (1'b0),                                        //   (terminated)
		.out_empty         (),                                            //   (terminated)
		.out_error         ()                                             //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (125),
		.BITS_PER_SYMBOL     (125),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (3),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_008 (
		.in_clk            (pll_0_outclk0_clk),                           //        in_clk.clk
		.in_reset          (adc_0_reset_reset_bridge_in_reset_reset),     //  in_clk_reset.reset
		.out_clk           (clk_reset_inputs_hps_clk_out_clk),            //       out_clk.clk
		.out_reset         (system_id_reset_reset_bridge_in_reset_reset), // out_clk_reset.reset
		.in_ready          (rsp_demux_src2_ready),                        //            in.ready
		.in_valid          (rsp_demux_src2_valid),                        //              .valid
		.in_startofpacket  (rsp_demux_src2_startofpacket),                //              .startofpacket
		.in_endofpacket    (rsp_demux_src2_endofpacket),                  //              .endofpacket
		.in_channel        (rsp_demux_src2_channel),                      //              .channel
		.in_data           (rsp_demux_src2_data),                         //              .data
		.out_ready         (crosser_008_out_ready),                       //           out.ready
		.out_valid         (crosser_008_out_valid),                       //              .valid
		.out_startofpacket (crosser_008_out_startofpacket),               //              .startofpacket
		.out_endofpacket   (crosser_008_out_endofpacket),                 //              .endofpacket
		.out_channel       (crosser_008_out_channel),                     //              .channel
		.out_data          (crosser_008_out_data),                        //              .data
		.in_empty          (1'b0),                                        //   (terminated)
		.in_error          (1'b0),                                        //   (terminated)
		.out_empty         (),                                            //   (terminated)
		.out_error         ()                                             //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (125),
		.BITS_PER_SYMBOL     (125),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (3),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_009 (
		.in_clk            (ad1939_subsytem_audio_fabric_system_clk_clk),    //        in_clk.clk
		.in_reset          (bandpassEQ_0_reset_reset_bridge_in_reset_reset), //  in_clk_reset.reset
		.out_clk           (clk_reset_inputs_hps_clk_out_clk),               //       out_clk.clk
		.out_reset         (system_id_reset_reset_bridge_in_reset_reset),    // out_clk_reset.reset
		.in_ready          (rsp_demux_001_src0_ready),                       //            in.ready
		.in_valid          (rsp_demux_001_src0_valid),                       //              .valid
		.in_startofpacket  (rsp_demux_001_src0_startofpacket),               //              .startofpacket
		.in_endofpacket    (rsp_demux_001_src0_endofpacket),                 //              .endofpacket
		.in_channel        (rsp_demux_001_src0_channel),                     //              .channel
		.in_data           (rsp_demux_001_src0_data),                        //              .data
		.out_ready         (crosser_009_out_ready),                          //           out.ready
		.out_valid         (crosser_009_out_valid),                          //              .valid
		.out_startofpacket (crosser_009_out_startofpacket),                  //              .startofpacket
		.out_endofpacket   (crosser_009_out_endofpacket),                    //              .endofpacket
		.out_channel       (crosser_009_out_channel),                        //              .channel
		.out_data          (crosser_009_out_data),                           //              .data
		.in_empty          (1'b0),                                           //   (terminated)
		.in_error          (1'b0),                                           //   (terminated)
		.out_empty         (),                                               //   (terminated)
		.out_error         ()                                                //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (125),
		.BITS_PER_SYMBOL     (125),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (3),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_010 (
		.in_clk            (ad1939_subsytem_audio_fabric_system_clk_clk),    //        in_clk.clk
		.in_reset          (bandpassEQ_0_reset_reset_bridge_in_reset_reset), //  in_clk_reset.reset
		.out_clk           (clk_reset_inputs_hps_clk_out_clk),               //       out_clk.clk
		.out_reset         (system_id_reset_reset_bridge_in_reset_reset),    // out_clk_reset.reset
		.in_ready          (rsp_demux_001_src1_ready),                       //            in.ready
		.in_valid          (rsp_demux_001_src1_valid),                       //              .valid
		.in_startofpacket  (rsp_demux_001_src1_startofpacket),               //              .startofpacket
		.in_endofpacket    (rsp_demux_001_src1_endofpacket),                 //              .endofpacket
		.in_channel        (rsp_demux_001_src1_channel),                     //              .channel
		.in_data           (rsp_demux_001_src1_data),                        //              .data
		.out_ready         (crosser_010_out_ready),                          //           out.ready
		.out_valid         (crosser_010_out_valid),                          //              .valid
		.out_startofpacket (crosser_010_out_startofpacket),                  //              .startofpacket
		.out_endofpacket   (crosser_010_out_endofpacket),                    //              .endofpacket
		.out_channel       (crosser_010_out_channel),                        //              .channel
		.out_data          (crosser_010_out_data),                           //              .data
		.in_empty          (1'b0),                                           //   (terminated)
		.in_error          (1'b0),                                           //   (terminated)
		.out_empty         (),                                               //   (terminated)
		.out_error         ()                                                //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (125),
		.BITS_PER_SYMBOL     (125),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (3),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_011 (
		.in_clk            (ad1939_subsytem_audio_fabric_system_clk_clk),    //        in_clk.clk
		.in_reset          (bandpassEQ_0_reset_reset_bridge_in_reset_reset), //  in_clk_reset.reset
		.out_clk           (clk_reset_inputs_hps_clk_out_clk),               //       out_clk.clk
		.out_reset         (system_id_reset_reset_bridge_in_reset_reset),    // out_clk_reset.reset
		.in_ready          (rsp_demux_001_src2_ready),                       //            in.ready
		.in_valid          (rsp_demux_001_src2_valid),                       //              .valid
		.in_startofpacket  (rsp_demux_001_src2_startofpacket),               //              .startofpacket
		.in_endofpacket    (rsp_demux_001_src2_endofpacket),                 //              .endofpacket
		.in_channel        (rsp_demux_001_src2_channel),                     //              .channel
		.in_data           (rsp_demux_001_src2_data),                        //              .data
		.out_ready         (crosser_011_out_ready),                          //           out.ready
		.out_valid         (crosser_011_out_valid),                          //              .valid
		.out_startofpacket (crosser_011_out_startofpacket),                  //              .startofpacket
		.out_endofpacket   (crosser_011_out_endofpacket),                    //              .endofpacket
		.out_channel       (crosser_011_out_channel),                        //              .channel
		.out_data          (crosser_011_out_data),                           //              .data
		.in_empty          (1'b0),                                           //   (terminated)
		.in_error          (1'b0),                                           //   (terminated)
		.out_empty         (),                                               //   (terminated)
		.out_error         ()                                                //   (terminated)
	);

	soc_system_bandpassEQ_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (pll_0_outclk0_clk),                          // in_clk_0.clk
		.in_rst_0_reset (adc_0_reset_reset_bridge_in_reset_reset),    // in_rst_0.reset
		.in_0_data      (adc_0_adc_slave_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (adc_0_adc_slave_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (adc_0_adc_slave_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)               //         .error
	);

	soc_system_bandpassEQ_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (ad1939_subsytem_audio_fabric_system_clk_clk),       // in_clk_0.clk
		.in_rst_0_reset (bandpassEQ_0_reset_reset_bridge_in_reset_reset),    // in_rst_0.reset
		.in_0_data      (bandpasseq_0_avalon_mm_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (bandpasseq_0_avalon_mm_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (bandpasseq_0_avalon_mm_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),                  //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),                 //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),                 //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)                  //         .error
	);

	soc_system_bandpassEQ_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (clk_reset_inputs_hps_clk_out_clk),                   // in_clk_0.clk
		.in_rst_0_reset (system_id_reset_reset_bridge_in_reset_reset),        // in_rst_0.reset
		.in_0_data      (system_id_control_slave_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (system_id_control_slave_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (system_id_control_slave_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),                   //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),                  //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),                  //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)                   //         .error
	);

endmodule
