[2025-09-16 20:19:16] START suite=cs trace=nutch_phase0_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2598967 heartbeat IPC: 3.848 cumulative IPC: 3.848 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4986581 heartbeat IPC: 4.188 cumulative IPC: 4.011 (Simulation time: 00 hr 00 min 56 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4986581 cumulative IPC: 4.011 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4986581 cumulative IPC: 4.011 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 15380555 heartbeat IPC: 0.9621 cumulative IPC: 0.9621 (Simulation time: 00 hr 01 min 53 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 27482982 heartbeat IPC: 0.8263 cumulative IPC: 0.889 (Simulation time: 00 hr 02 min 59 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 40204644 heartbeat IPC: 0.7861 cumulative IPC: 0.8518 (Simulation time: 00 hr 04 min 06 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 54097741 heartbeat IPC: 0.7198 cumulative IPC: 0.8145 (Simulation time: 00 hr 05 min 18 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 67805823 heartbeat IPC: 0.7295 cumulative IPC: 0.7959 (Simulation time: 00 hr 06 min 30 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 83186212 heartbeat IPC: 0.6502 cumulative IPC: 0.7673 (Simulation time: 00 hr 07 min 46 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 97205930 heartbeat IPC: 0.7133 cumulative IPC: 0.7591 (Simulation time: 00 hr 08 min 57 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 112294952 heartbeat IPC: 0.6627 cumulative IPC: 0.7455 (Simulation time: 00 hr 10 min 11 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 122923816 heartbeat IPC: 0.9408 cumulative IPC: 0.7631 (Simulation time: 00 hr 11 min 11 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 133646776 cumulative IPC: 0.7482 (Simulation time: 00 hr 12 min 26 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 133646776 cumulative IPC: 0.7482 (Simulation time: 00 hr 12 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7482 instructions: 100000002 cycles: 133646776
CPU 0 Branch Prediction Accuracy: 97% MPKI: 0.3284 Average ROB Occupancy at Mispredict: 4331
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00905
BRANCH_INDIRECT: 0.3119
BRANCH_CONDITIONAL: 0.00744
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1215444
LQ_STALL: 134456
SQ_STALL: 571133


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 187.02275
REPLAY_LOAD: 117.20202
NON_REPLAY_LOAD: 29.180973

== Total ==
ADDR_TRANS: 312328
REPLAY_LOAD: 313281
NON_REPLAY_LOAD: 589835

== Counts ==
ADDR_TRANS: 1670
REPLAY_LOAD: 2673
NON_REPLAY_LOAD: 20213

cpu0->cpu0_STLB TOTAL        ACCESS:     202228 HIT:     192789 MISS:       9439 MSHR_MERGE:          9
cpu0->cpu0_STLB LOAD         ACCESS:     202228 HIT:     192789 MISS:       9439 MSHR_MERGE:          9
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 387.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1243496 HIT:     871889 MISS:     371607 MSHR_MERGE:          4
cpu0->cpu0_L2C LOAD         ACCESS:     871646 HIT:     552590 MISS:     319056 MSHR_MERGE:          4
cpu0->cpu0_L2C RFO          ACCESS:      79300 HIT:      43126 MISS:      36174 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     275998 HIT:     275276 MISS:        722 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      16552 HIT:        897 MISS:      15655 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 107 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7721356 HIT:    6991397 MISS:     729959 MSHR_MERGE:     193990
cpu0->cpu0_L1I LOAD         ACCESS:    7721356 HIT:    6991397 MISS:     729959 MSHR_MERGE:     193990
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 19.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24537920 HIT:   23705951 MISS:     831969 MSHR_MERGE:     400410
cpu0->cpu0_L1D LOAD         ACCESS:   14912686 HIT:   14479038 MISS:     433648 MSHR_MERGE:      97970
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9604288 HIT:    9222782 MISS:     381506 MSHR_MERGE:     302177
cpu0->cpu0_L1D TRANSLATION  ACCESS:      20946 HIT:       4131 MISS:      16815 MSHR_MERGE:        263
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 94.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6354978 HIT:    6206716 MISS:     148262 MSHR_MERGE:      66498
cpu0->cpu0_ITLB LOAD         ACCESS:    6354978 HIT:    6206716 MISS:     148262 MSHR_MERGE:      66498
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 10.65 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23694496 HIT:   23509840 MISS:     184656 MSHR_MERGE:      64192
cpu0->cpu0_DTLB LOAD         ACCESS:   23694496 HIT:   23509840 MISS:     184656 MSHR_MERGE:      64192
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 31.33 cycles
cpu0->LLC TOTAL        ACCESS:     592978 HIT:     293959 MISS:     299019 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     319051 HIT:      64869 MISS:     254182 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      36174 HIT:       5614 MISS:      30560 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     222098 HIT:     221985 MISS:        113 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      15655 HIT:       1491 MISS:      14164 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 96.75 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      12527
  ROW_BUFFER_MISS:     286361
  AVG DBUS CONGESTED CYCLE: 4.34
Channel 0 WQ ROW_BUFFER_HIT:      16126
  ROW_BUFFER_MISS:     198093
  FULL:          0
Channel 0 REFRESHES ISSUED:      11137

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        97236        14337         8013         8481
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           19           71          174         6981
  STLB miss resolved @ L2C                0           21           69          139         1057
  STLB miss resolved @ LLC                0           19           66          361         1119
  STLB miss resolved @ MEM                0           35          247          853         9927

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              32961         3958        83349         5935         3443
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7           36          110          509
  STLB miss resolved @ L2C                2            1           23           91          234
  STLB miss resolved @ LLC                2            4           33          230          323
  STLB miss resolved @ MEM                4           12           80          591         2446
[2025-09-16 20:31:42] END   suite=cs trace=nutch_phase0_core1 (rc=0)
