;redcode
;assert 1
	SPL 0, <753
	MOV -17, <-32
	MOV -1, <-20
	MOV -11, <-20
	CMP -1, 2
	CMP <300, 90
	MOV -11, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-20
	JMN 0, <-742
	DJN -11, @0
	MOV -17, <-32
	MOV -17, <-32
	SUB 30, -300
	SUB 30, -300
	SLT 271, 60
	SLT 271, 60
	MOV -17, <-32
	SUB -1, 2
	SUB <300, 90
	CMP -812, @579
	JMN @-12, #100
	SPL 0, <753
	SUB -1, 2
	ADD #-30, 9
	DJN <-30, 9
	CMP @1, @3
	CMP -812, @579
	ADD 1, 100
	ADD 1, 100
	DJN <-30, 409
	ADD 1, 100
	ADD 1, 100
	SUB #10, 20
	ADD 1, 100
	SPL 0, <753
	SPL 0, <753
	SUB <-3, 0
	CMP <300, 90
	SUB -1, 2
	SUB #121, 791
	SPL @-12, #100
	SPL @-12, #100
	SPL 0, <753
	SPL @-12, #100
	SPL 0, <753
	SPL 0, <753
	MOV -1, <-20
	MOV -1, <-20
