// Seed: 661140751
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 [1 : 1] id_18 = id_9 != -1;
  assign id_16 = id_9;
  assign {id_6 ==? -1, 1} = id_6;
  wire  id_19;
  wire  id_20 = -1, id_21 = id_2;
  logic id_22 = -1;
  assign id_9 = id_17;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_2 = 32'd40,
    parameter id_5 = 32'd26
) (
    input  wand  id_0,
    output uwire _id_1,
    output uwire _id_2,
    output wor   id_3,
    input  tri   id_4,
    input  wor   _id_5
);
  assign id_3 = id_4;
  struct packed {
    logic [id_2 : id_1] id_7;
    logic [id_5 : (  1 'b0 )] id_8;
  } id_9;
  ;
  module_0 modCall_1 (
      id_7,
      id_9,
      id_7,
      id_7,
      id_9,
      id_7,
      id_8,
      id_8,
      id_7,
      id_9,
      id_9,
      id_7,
      id_7,
      id_7,
      id_7,
      id_8,
      id_9
  );
  wire id_10;
endmodule
