function biplex_4x_unscr_draw(FFTSize, bram_latency, input_bit_width, reorder_din_latency)
% This is a generated function based on subsystem:
%     bi_real_unscr_4x_plan/biplex_4x_unscr
% Though there are limitations about the generated script, 
% the main purpose of this utility is to make learning
% Sysgen Script easier.
% 
% To test it, run the following commands from MATLAB console:
% cfg.source = str2func('biplex_4x_unscr');
% cfg.toplevel = 'bi_real_unscr_4x_plan/biplex_4x_unscr';
% args = {my_FFTSize, my_bram_latency, my_input_bit_width, my_reorder_din_latency};
% xBlock(cfg, args);
% 
% You can edit biplex_4x_unscr.m to debug your script.
% 
% You can also replace the MaskInitialization code with the 
% following commands so the subsystem will be generated 
% according to the values of mask parameters.
% cfg.source = str2func('biplex_4x_unscr');
% cfg.toplevel = gcb;
% args = {FFTSize, bram_latency, input_bit_width, reorder_din_latency};
% xBlock(cfg, args);
% 
% To configure the xBlock call in debug mode, in which mode,
% autolayout will be performed every time a block is added,
% run the following commands:
% cfg.source = str2func('biplex_4x_unscr');
% cfg.toplevel = gcb;
% cfg.debug = 1;
% args = {FFTSize, bram_latency, input_bit_width, reorder_din_latency};
% xBlock(cfg, args);
% 
% To make the xBlock smart so it won't re-generate the
% subsystem if neither the arguments nor the scripts are
% changes, use as the following:
% cfg.source = str2func('biplex_4x_unscr');
% cfg.toplevel = gcb;
% cfg.depend = {'biplex_4x_unscr'};
% args = {FFTSize, bram_latency, input_bit_width, reorder_din_latency};
% xBlock(cfg, args);
% 
% See also xBlock, xInport, xOutport, xSignal, xlsub2script.
add_latency = 2;
% 
% xBlock;
% FFTSize = 5;
% bram_latency = 2;
% input_bit_width = 18;
% reorder_din_latency = 1;
% 
% 

%% inports
xlsub2_even = xInport('even');
xlsub2_odd = xInport('odd');
xlsub2_sync = xInport('sync');

%% outports
xlsub2_pol1_out = xOutport('pol1_out');
xlsub2_pol2_out = xOutport('pol2_out');
xlsub2_pol3_out = xOutport('pol3_out');
xlsub2_pol4_out = xOutport('pol4_out');
xlsub2_sync_out = xOutport('sync_out');

%% diagram

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/Constant1
xlsub2_Constant1_out1 = xSignal;
xlsub2_Constant1 = xBlock(struct('source', 'Constant', 'name', 'Constant1'), ...
                          struct('arith_type', 'Unsigned', ...
                                 'const', 2^(FFTSize-1)-1, ...
                                 'n_bits', FFTSize, ...
                                 'bin_pt', 0, ...
                                 'explicit_period', 'on'), ...
                          {}, ...
                          {xlsub2_Constant1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/Constant2
xlsub2_Constant2_out1 = xSignal;
xlsub2_Constant2 = xBlock(struct('source', 'Constant', 'name', 'Constant2'), ...
                          struct('arith_type', 'Unsigned', ...
                                 'const', 2^FFTSize -1, ...
                                 'n_bits', FFTSize, ...
                                 'bin_pt', 0, ...
                                 'explicit_period', 'on'), ...
                          {}, ...
                          {xlsub2_Constant2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/Counter
xlsub2_dual_bit_reverse_out1 = xSignal;
xlsub2_Counter_out1 = xSignal;
xlsub2_Counter = xBlock(struct('source', 'Counter', 'name', 'Counter'), ...
                        struct('n_bits', FFTSize, ...
                               'rst', 'on', ...
                               'explicit_period', 'off', ...
                               'use_rpm', 'on'), ...
                        {xlsub2_dual_bit_reverse_out1}, ...
                        {xlsub2_Counter_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/Delay
xlsub2_dual_bit_reverse_out3 = xSignal;
xlsub2_Delay_out1 = xSignal;
xlsub2_Delay = xBlock(struct('source', 'Delay', 'name', 'Delay'), ...
                      [], ...
                      {xlsub2_dual_bit_reverse_out3}, ...
                      {xlsub2_Delay_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/Delay1
xlsub2_sync_delay_fast_out1 = xSignal;
xlsub2_Delay1_out1 = xSignal;
xlsub2_Delay1 = xBlock(struct('source', 'Delay', 'name', 'Delay1'), ...
                       struct('latency', bram_latency), ...
                       {xlsub2_sync_delay_fast_out1}, ...
                       {xlsub2_Delay1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/Mux
xlsub2_Relational_out1 = xSignal;
xlsub2_dual_bit_reverse_out2 = xSignal;
xlsub2_Mux_out1 = xSignal('xlsub2_Mux_out1');
xlsub2_Mux = xBlock(struct('source', 'Mux', 'name', 'Mux'), ...
                    struct('latency', 1, ...
                           'arith_type', 'Signed  (2''s comp)', ...
                           'n_bits', 8, ...
                           'bin_pt', 2), ...
                    {xlsub2_Relational_out1, xlsub2_Delay_out1, xlsub2_dual_bit_reverse_out2}, ...
                    {xlsub2_Mux_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/Mux1
xlsub2_Relational1_out1 = xSignal;
xlsub2_Mux1_out1 = xSignal;
xlsub2_Mux1 = xBlock(struct('source', 'Mux', 'name', 'Mux1'), ...
                     struct('latency', 1, ...
                            'arith_type', 'Signed  (2''s comp)', ...
                            'n_bits', 8, ...
                            'bin_pt', 2), ...
                     {xlsub2_Relational1_out1, xlsub2_dual_bit_reverse_out2, xlsub2_Delay_out1}, ...
                     {xlsub2_Mux1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/Mux2
xlsub2_Mux2_out1 = xSignal;
xlsub2_Mux2 = xBlock(struct('source', 'Mux', 'name', 'Mux2'), ...
                     struct('latency', 1, ...
                            'arith_type', 'Signed  (2''s comp)', ...
                            'n_bits', 8, ...
                            'bin_pt', 2), ...
                     {xlsub2_Relational1_out1, xlsub2_Delay_out1, xlsub2_dual_bit_reverse_out2}, ...
                     {xlsub2_Mux2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/Mux3
xlsub2_Mux3_out1 = xSignal('xlsub2_Mux3_out1');
xlsub2_Mux3 = xBlock(struct('source', 'Mux', 'name', 'Mux3'), ...
                     struct('latency', 1, ...
                            'arith_type', 'Signed  (2''s comp)', ...
                            'n_bits', 8, ...
                            'bin_pt', 2), ...
                     {xlsub2_Relational_out1, xlsub2_dual_bit_reverse_out2, xlsub2_Delay_out1}, ...
                     {xlsub2_Mux3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/Relational
xlsub2_Relational = xBlock(struct('source', 'Relational', 'name', 'Relational'), ...
                           [], ...
                           {xlsub2_Counter_out1, xlsub2_Constant2_out1}, ...
                           {xlsub2_Relational_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/Relational1
xlsub2_Relational1 = xBlock(struct('source', 'Relational', 'name', 'Relational1'), ...
                            [], ...
                            {xlsub2_Constant1_out1, xlsub2_Counter_out1}, ...
                            {xlsub2_Relational1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/double_delay_bram_fast
xlsub2_complex_addsub_out1 = xSignal;
xlsub2_complex_addsub_out2 = xSignal;
xlsub2_double_delay_bram_fast_out1 = xSignal;
xlsub2_double_delay_bram_fast_out2 = xSignal;
xlsub2_double_delay_bram_fast = xBlock(struct('source', 'monroe_library/double_delay_bram_fast', 'name', 'double_delay_bram_fast'), ...
                                       struct('delay_len', 2^(FFTSize-1), ...
                                              'bram_latency', bram_latency), ...
                                       {xlsub2_complex_addsub_out1, xlsub2_complex_addsub_out2}, ...
                                       {xlsub2_double_delay_bram_fast_out1, xlsub2_double_delay_bram_fast_out2});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/sync_delay_fast
xlsub2_sync_delay_fast = xBlock(struct('source', 'monroe_library/sync_delay_fast', 'name', 'sync_delay_fast'), ...
                                struct('delay_len', 2^(FFTSize-1)+2), ...
                                {xlsub2_dual_bit_reverse_out1}, ...
                                {xlsub2_sync_delay_fast_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub
xlsub2_complex_addsub_sub = xBlock(struct('source', @xlsub2_complex_addsub, 'name', 'complex_addsub'), ...
                               {input_bit_width, add_latency}, ...
                               {xlsub2_Mux1_out1, xlsub2_Mux_out1}, ...
                               {xlsub2_complex_addsub_out1, xlsub2_complex_addsub_out2});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1
xlsub2_complex_addsub1_out1 = xSignal;
xlsub2_complex_addsub1_out2 = xSignal;
xlsub2_complex_addsub1_sub = xBlock(struct('source', @xlsub2_complex_addsub1, 'name', 'complex_addsub1'), ...
                                {input_bit_width, add_latency}, ...
                                {xlsub2_Mux3_out1, xlsub2_Mux2_out1}, ...
                                {xlsub2_complex_addsub1_out1, xlsub2_complex_addsub1_out2});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse
xlsub2_dual_bit_reverse_sub = xBlock(struct('source', @xlsub2_dual_bit_reverse, 'name', 'dual_bit_reverse'), ...
                                 {bram_latency, reorder_din_latency}, ...
                                 {xlsub2_sync, xlsub2_even, xlsub2_odd}, ...
                                 {xlsub2_dual_bit_reverse_out1, xlsub2_dual_bit_reverse_out2, xlsub2_dual_bit_reverse_out3});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum
xlsub2_reorder2_out2 = xSignal;
xlsub2_reorder2_out3 = xSignal;
xlsub2_reorder2_out4 = xSignal;
xlsub2_reorder2_out5 = xSignal;
xlsub2_mirror_spectrum_sub = xBlock(struct('source', @xlsub2_mirror_spectrum, 'name', 'mirror_spectrum'), ...
                                {}, ...
                                {xlsub2_Delay1_out1, xlsub2_double_delay_bram_fast_out1, xlsub2_reorder2_out2, xlsub2_double_delay_bram_fast_out2, xlsub2_reorder2_out3, xlsub2_complex_addsub1_out1, xlsub2_reorder2_out4, xlsub2_complex_addsub1_out2, xlsub2_reorder2_out5}, ...
                                {xlsub2_sync_out, xlsub2_pol1_out, xlsub2_pol2_out, xlsub2_pol3_out, xlsub2_pol4_out});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2
xlsub2_reorder2_sub = xBlock(struct('source', @xlsub2_reorder2, 'name', 'reorder2'), ...
                         {bram_latency, 1, 0, input_bit_width}, ...
                         {xlsub2_sync_delay_fast_out1, xlsub2_double_delay_bram_fast_out1, xlsub2_double_delay_bram_fast_out2, xlsub2_complex_addsub1_out1, xlsub2_complex_addsub1_out2}, ...
                         {[], xlsub2_reorder2_out2, xlsub2_reorder2_out3, xlsub2_reorder2_out4, xlsub2_reorder2_out5});



function xlsub2_complex_addsub(BitWidth, add_latency)



%% inports
xlsub3_a = xInport('a');
xlsub3_b = xInport('b');

%% outports
xlsub3_outport1 = xOutport('a+b');
xlsub3_a_b = xOutport('a-b');

%% diagram

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/Convert
xlsub3_Shift_out1 = xSignal;
xlsub3_Convert_out1 = xSignal;
xlsub3_Convert = xBlock(struct('source', 'Convert', 'name', 'Convert'), ...
                        struct('n_bits', BitWidth, ...
                               'bin_pt', BitWidth - 1, ...
                               'latency', add_latency), ...
                        {xlsub3_Shift_out1}, ...
                        {xlsub3_Convert_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/Convert1
xlsub3_Shift1_out1 = xSignal;
xlsub3_Convert1_out1 = xSignal;
xlsub3_Convert1 = xBlock(struct('source', 'Convert', 'name', 'Convert1'), ...
                         struct('n_bits', BitWidth, ...
                                'bin_pt', BitWidth - 1, ...
                                'latency', add_latency), ...
                         {xlsub3_Shift1_out1}, ...
                         {xlsub3_Convert1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/Convert2
xlsub3_Shift2_out1 = xSignal;
xlsub3_Convert2_out1 = xSignal;
xlsub3_Convert2 = xBlock(struct('source', 'Convert', 'name', 'Convert2'), ...
                         struct('n_bits', BitWidth, ...
                                'bin_pt', BitWidth - 1, ...
                                'latency', add_latency), ...
                         {xlsub3_Shift2_out1}, ...
                         {xlsub3_Convert2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/Convert3
xlsub3_Shift3_out1 = xSignal;
xlsub3_Convert3_out1 = xSignal;
xlsub3_Convert3 = xBlock(struct('source', 'Convert', 'name', 'Convert3'), ...
                         struct('n_bits', BitWidth, ...
                                'bin_pt', BitWidth - 1, ...
                                'latency', add_latency), ...
                         {xlsub3_Shift3_out1}, ...
                         {xlsub3_Convert3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/Shift
xlsub3_dsp48_complex_add_out1 = xSignal;
xlsub3_Shift = xBlock(struct('source', 'Shift', 'name', 'Shift'), ...
                      struct('shift_dir', 'Right', ...
                             'shift_bits', 1, ...
                             'n_bits', 8, ...
                             'bin_pt', 2), ...
                      {xlsub3_dsp48_complex_add_out1}, ...
                      {xlsub3_Shift_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/Shift1
xlsub3_dsp48_complex_add_out3 = xSignal;
xlsub3_Shift1 = xBlock(struct('source', 'Shift', 'name', 'Shift1'), ...
                       struct('shift_dir', 'Right', ...
                              'shift_bits', 1, ...
                              'n_bits', 8, ...
                              'bin_pt', 2), ...
                       {xlsub3_dsp48_complex_add_out3}, ...
                       {xlsub3_Shift1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/Shift2
xlsub3_dsp48_complex_add_out4 = xSignal;
xlsub3_Shift2 = xBlock(struct('source', 'Shift', 'name', 'Shift2'), ...
                       struct('shift_dir', 'Right', ...
                              'shift_bits', 1, ...
                              'n_bits', 8, ...
                              'bin_pt', 2), ...
                       {xlsub3_dsp48_complex_add_out4}, ...
                       {xlsub3_Shift2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/Shift3
xlsub3_dsp48_complex_add_out2 = xSignal;
xlsub3_Shift3 = xBlock(struct('source', 'Shift', 'name', 'Shift3'), ...
                       struct('shift_dir', 'Right', ...
                              'shift_bits', 1, ...
                              'n_bits', 8, ...
                              'bin_pt', 2), ...
                       {xlsub3_dsp48_complex_add_out2}, ...
                       {xlsub3_Shift3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/c_to_ri
xlsub3_c_to_ri_out1 = xSignal;
xlsub3_c_to_ri_out2 = xSignal;

blockTemp = xBlock(struct('source', str2func('uncram_draw'), 'name', 'uncram'),{2,BitWidth,BitWidth-1,'Signed'}, {xlsub3_a}, ...
                        {xlsub3_c_to_ri_out1, xlsub3_c_to_ri_out2});
% xlsub3_c_to_ri = xBlock(struct('source', 'monroe_library/c_to_ri', 'name', 'c_to_ri'), ...
%                         struct('n_bits', BitWidth, ...
%                                'bin_pt', BitWidth-1), ...
%                         {xlsub3_a}, ...
%                         {xlsub3_c_to_ri_out1, xlsub3_c_to_ri_out2});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/c_to_ri1
xlsub3_c_to_ri1_out1 = xSignal;
xlsub3_c_to_ri1_out2 = xSignal;
blockTemp = xBlock(struct('source', str2func('uncram_draw'), 'name', 'uncram2'),{2,BitWidth,BitWidth-1,'Signed'}, {xlsub3_b}, ...
                        {xlsub3_c_to_ri1_out1, xlsub3_c_to_ri1_out2});


% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/ri_to_c
xlsub3_ri_to_c = xBlock(struct('source', 'monroe_library/ri_to_c', 'name', 'ri_to_c'), ...
                        [], ...
                        {xlsub3_Convert_out1, xlsub3_Convert2_out1}, ...
                        {xlsub3_outport1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/ri_to_c1
xlsub3_ri_to_c1 = xBlock(struct('source', 'monroe_library/ri_to_c', 'name', 'ri_to_c1'), ...
                         [], ...
                         {xlsub3_Convert3_out1, xlsub3_Convert1_out1}, ...
                         {xlsub3_a_b});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add
xlsub3_dsp48_complex_add_sub = xBlock(struct('source', @xlsub3_dsp48_complex_add, 'name', 'dsp48_complex_add'), ...
                                  {BitWidth, BitWidth-2, BitWidth, BitWidth-2}, ...
                                  {xlsub3_c_to_ri1_out1, xlsub3_c_to_ri_out2, xlsub3_c_to_ri_out1, xlsub3_c_to_ri1_out2}, ...
                                  {xlsub3_dsp48_complex_add_out1, xlsub3_dsp48_complex_add_out2, xlsub3_dsp48_complex_add_out3, xlsub3_dsp48_complex_add_out4});



function xlsub3_dsp48_complex_add(a_bit_width, a_bin_pt, bw_bit_width, bw_bin_pt)



%% inports
xlsub4_a_re = xInport('a_re');
xlsub4_a_im = xInport('a_im');
xlsub4_bw_re = xInport('bw_re');
xlsub4_bw_im = xInport('bw_im');

%% outports
xlsub4_outport2 = xOutport('a+bw_re');
xlsub4_outport1 = xOutport('a+bw_im');
xlsub4_a_bw_re = xOutport('a-bw_re');
xlsub4_a_bw_im = xOutport('a-bw_im');

%% diagram

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Concat
xlsub4_Reinterpret5_out1 = xSignal;
xlsub4_Reinterpret6_out1 = xSignal;
xlsub4_Concat_out1 = xSignal;
xlsub4_Concat = xBlock(struct('source', 'Concat', 'name', 'Concat'), ...
                       [], ...
                       {xlsub4_Reinterpret5_out1, xlsub4_Reinterpret6_out1}, ...
                       {xlsub4_Concat_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Concat1
xlsub4_Reinterpret7_out1 = xSignal;
xlsub4_Reinterpret8_out1 = xSignal;
xlsub4_Concat1_out1 = xSignal;
xlsub4_Concat1 = xBlock(struct('source', 'Concat', 'name', 'Concat1'), ...
                        [], ...
                        {xlsub4_Reinterpret7_out1, xlsub4_Reinterpret8_out1}, ...
                        {xlsub4_Concat1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Convert
xlsub4_Convert_out1 = xSignal;
xlsub4_Convert = xBlock(struct('source', 'Convert', 'name', 'Convert'), ...
                        struct('n_bits', 24, ...
                               'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                        {xlsub4_a_re}, ...
                        {xlsub4_Convert_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Convert1
xlsub4_Convert1_out1 = xSignal;
xlsub4_Convert1 = xBlock(struct('source', 'Convert', 'name', 'Convert1'), ...
                         struct('n_bits', 24, ...
                                'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                         {xlsub4_a_im}, ...
                         {xlsub4_Convert1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Convert2
xlsub4_Convert2_out1 = xSignal;
xlsub4_Convert2 = xBlock(struct('source', 'Convert', 'name', 'Convert2'), ...
                         struct('n_bits', 24, ...
                                'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                         {xlsub4_bw_re}, ...
                         {xlsub4_Convert2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Convert3
xlsub4_Convert3_out1 = xSignal;
xlsub4_Convert3 = xBlock(struct('source', 'Convert', 'name', 'Convert3'), ...
                         struct('n_bits', 24, ...
                                'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                         {xlsub4_bw_im}, ...
                         {xlsub4_Convert3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Reinterpret1
xlsub4_Reinterpret1_out1 = xSignal;
xlsub4_Reinterpret1 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret1'), ...
                             struct('force_arith_type', 'on', ...
                                    'arith_type', 'Signed  (2''s comp)'), ...
                             {xlsub4_Concat1_out1}, ...
                             {xlsub4_Reinterpret1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Reinterpret10
xlsub4_apbw_re_slice1_out1 = xSignal;
xlsub4_Reinterpret10 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret10'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)', ...
                                     'force_bin_pt', 'on', ...
                                     'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                              {xlsub4_apbw_re_slice1_out1}, ...
                              {xlsub4_outport2});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Reinterpret12
xlsub4_Reinterpret12_out1 = xSignal;
xlsub4_Reinterpret12 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret12'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_Concat_out1}, ...
                              {xlsub4_Reinterpret12_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Reinterpret15
xlsub4_a1_out1 = xSignal;
xlsub4_Reinterpret15_out1 = xSignal;
xlsub4_Reinterpret15 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret15'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_a1_out1}, ...
                              {xlsub4_Reinterpret15_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Reinterpret16
xlsub4_b1_out1 = xSignal;
xlsub4_Reinterpret16_out1 = xSignal('xlsub4_Reinterpret16_out1');
xlsub4_Reinterpret16 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret16'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_b1_out1}, ...
                              {xlsub4_Reinterpret16_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Reinterpret2
xlsub4_apbw_re_slice_out1 = xSignal;
xlsub4_Reinterpret2 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret2'), ...
                             struct('force_arith_type', 'on', ...
                                    'arith_type', 'Signed  (2''s comp)', ...
                                    'force_bin_pt', 'on', ...
                                    'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                             {xlsub4_apbw_re_slice_out1}, ...
                             {xlsub4_outport1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Reinterpret24
xlsub4_a5_out1 = xSignal;
xlsub4_Reinterpret24_out1 = xSignal;
xlsub4_Reinterpret24 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret24'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_a5_out1}, ...
                              {xlsub4_Reinterpret24_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Reinterpret25
xlsub4_b5_out1 = xSignal;
xlsub4_Reinterpret25_out1 = xSignal;
xlsub4_Reinterpret25 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret25'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_b5_out1}, ...
                              {xlsub4_Reinterpret25_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Reinterpret3
xlsub4_apbw_re_slice2_out1 = xSignal;
xlsub4_Reinterpret3 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret3'), ...
                             struct('force_arith_type', 'on', ...
                                    'arith_type', 'Signed  (2''s comp)', ...
                                    'force_bin_pt', 'on', ...
                                    'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                             {xlsub4_apbw_re_slice2_out1}, ...
                             {xlsub4_a_bw_re});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Reinterpret4
xlsub4_apbw_re_slice3_out1 = xSignal;
xlsub4_Reinterpret4 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret4'), ...
                             struct('force_arith_type', 'on', ...
                                    'arith_type', 'Signed  (2''s comp)', ...
                                    'force_bin_pt', 'on', ...
                                    'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                             {xlsub4_apbw_re_slice3_out1}, ...
                             {xlsub4_a_bw_im});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Reinterpret5
xlsub4_Reinterpret5 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret5'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert_out1}, ...
                             {xlsub4_Reinterpret5_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Reinterpret6
xlsub4_Reinterpret6 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret6'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert1_out1}, ...
                             {xlsub4_Reinterpret6_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Reinterpret7
xlsub4_Reinterpret7 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret7'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert2_out1}, ...
                             {xlsub4_Reinterpret7_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/Reinterpret8
xlsub4_Reinterpret8 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret8'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert3_out1}, ...
                             {xlsub4_Reinterpret8_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/a1
xlsub4_a1 = xBlock(struct('source', 'Slice', 'name', 'a1'), ...
                   struct('nbits', 30, ...
                          'bit0', 18), ...
                   {xlsub4_Concat1_out1}, ...
                   {xlsub4_a1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/a5
xlsub4_a5 = xBlock(struct('source', 'Slice', 'name', 'a5'), ...
                   struct('nbits', 30, ...
                          'bit0', 18), ...
                   {xlsub4_Concat_out1}, ...
                   {xlsub4_a5_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/alucode4
xlsub4_alucode4_out1 = xSignal;
xlsub4_alucode4 = xBlock(struct('source', 'Constant', 'name', 'alucode4'), ...
                         struct('arith_type', 'Unsigned', ...
                                'const', 3, ...
                                'n_bits', 4, ...
                                'bin_pt', 0, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_alucode4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/alucode8
xlsub4_alucode8_out1 = xSignal;
xlsub4_alucode8 = xBlock(struct('source', 'Constant', 'name', 'alucode8'), ...
                         struct('arith_type', 'Unsigned', ...
                                'const', 0, ...
                                'n_bits', 4, ...
                                'bin_pt', 0, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_alucode8_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/ambw
xlsub4_opcode4_out1 = xSignal;
xlsub4_carryin4_out1 = xSignal;
xlsub4_carryinsel4_out1 = xSignal;
xlsub4_ambw_out1 = xSignal;
xlsub4_ambw = xBlock(struct('source', 'DSP48E', 'name', 'ambw'), ...
                     struct('pattern_from_creg', 'off', ...
                            'mask_from_creg', 'off', ...
                            'pattern_mask', '3FFFFFFFFFFF', ...
                            'use_creg', 'on', ...
                            'addsub_mode', 'TWO24'), ...
                     {xlsub4_Reinterpret15_out1, xlsub4_Reinterpret16_out1, xlsub4_Reinterpret12_out1, xlsub4_opcode4_out1, xlsub4_alucode4_out1, xlsub4_carryin4_out1, xlsub4_carryinsel4_out1}, ...
                     {xlsub4_ambw_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/apbw
xlsub4_opcode8_out1 = xSignal;
xlsub4_carryin8_out1 = xSignal;
xlsub4_carryinsel8_out1 = xSignal;
xlsub4_apbw_out1 = xSignal;
xlsub4_apbw = xBlock(struct('source', 'DSP48E', 'name', 'apbw'), ...
                     struct('pattern_from_creg', 'off', ...
                            'mask_from_creg', 'off', ...
                            'pattern_mask', '3FFFFFFFFFFF', ...
                            'use_creg', 'on', ...
                            'addsub_mode', 'TWO24'), ...
                     {xlsub4_Reinterpret24_out1, xlsub4_Reinterpret25_out1, xlsub4_Reinterpret1_out1, xlsub4_opcode8_out1, xlsub4_alucode8_out1, xlsub4_carryin8_out1, xlsub4_carryinsel8_out1}, ...
                     {xlsub4_apbw_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/apbw_re_slice
xlsub4_apbw_re_slice = xBlock(struct('source', 'Slice', 'name', 'apbw_re_slice'), ...
                              struct('nbits', 24, ...
                                     'mode', 'Lower Bit Location + Width'), ...
                              {xlsub4_apbw_out1}, ...
                              {xlsub4_apbw_re_slice_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/apbw_re_slice1
xlsub4_apbw_re_slice1 = xBlock(struct('source', 'Slice', 'name', 'apbw_re_slice1'), ...
                               struct('nbits', 24, ...
                                      'bit0', 24), ...
                               {xlsub4_apbw_out1}, ...
                               {xlsub4_apbw_re_slice1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/apbw_re_slice2
xlsub4_apbw_re_slice2 = xBlock(struct('source', 'Slice', 'name', 'apbw_re_slice2'), ...
                               struct('nbits', 24, ...
                                      'bit0', 24), ...
                               {xlsub4_ambw_out1}, ...
                               {xlsub4_apbw_re_slice2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/apbw_re_slice3
xlsub4_apbw_re_slice3 = xBlock(struct('source', 'Slice', 'name', 'apbw_re_slice3'), ...
                               struct('nbits', 24, ...
                                      'mode', 'Lower Bit Location + Width'), ...
                               {xlsub4_ambw_out1}, ...
                               {xlsub4_apbw_re_slice3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/b1
xlsub4_b1 = xBlock(struct('source', 'Slice', 'name', 'b1'), ...
                   struct('nbits', 18, ...
                          'mode', 'Lower Bit Location + Width'), ...
                   {xlsub4_Concat1_out1}, ...
                   {xlsub4_b1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/b5
xlsub4_b5 = xBlock(struct('source', 'Slice', 'name', 'b5'), ...
                   struct('nbits', 18, ...
                          'mode', 'Lower Bit Location + Width'), ...
                   {xlsub4_Concat_out1}, ...
                   {xlsub4_b5_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/carryin4
xlsub4_carryin4 = xBlock(struct('source', 'Constant', 'name', 'carryin4'), ...
                         struct('arith_type', 'Unsigned', ...
                                'const', 0, ...
                                'n_bits', 1, ...
                                'bin_pt', 0, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_carryin4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/carryin8
xlsub4_carryin8 = xBlock(struct('source', 'Constant', 'name', 'carryin8'), ...
                         struct('arith_type', 'Unsigned', ...
                                'const', 0, ...
                                'n_bits', 1, ...
                                'bin_pt', 0, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_carryin8_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/carryinsel4
xlsub4_carryinsel4 = xBlock(struct('source', 'Constant', 'name', 'carryinsel4'), ...
                            struct('arith_type', 'Unsigned', ...
                                   'const', 0, ...
                                   'n_bits', 3, ...
                                   'bin_pt', 0, ...
                                   'explicit_period', 'on'), ...
                            {}, ...
                            {xlsub4_carryinsel4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/carryinsel8
xlsub4_carryinsel8 = xBlock(struct('source', 'Constant', 'name', 'carryinsel8'), ...
                            struct('arith_type', 'Unsigned', ...
                                   'const', 0, ...
                                   'n_bits', 3, ...
                                   'bin_pt', 0, ...
                                   'explicit_period', 'on'), ...
                            {}, ...
                            {xlsub4_carryinsel8_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/opcode4
xlsub4_opcode4 = xBlock(struct('source', 'Constant', 'name', 'opcode4'), ...
                        struct('arith_type', 'Unsigned', ...
                               'const', 51, ...
                               'n_bits', 7, ...
                               'bin_pt', 0, ...
                               'explicit_period', 'on'), ...
                        {}, ...
                        {xlsub4_opcode4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub/dsp48_complex_add/opcode8
xlsub4_opcode8 = xBlock(struct('source', 'Constant', 'name', 'opcode8'), ...
                        struct('arith_type', 'Unsigned', ...
                               'const', 15, ...
                               'n_bits', 7, ...
                               'bin_pt', 0, ...
                               'explicit_period', 'on'), ...
                        {}, ...
                        {xlsub4_opcode8_out1});



end

end

function xlsub2_complex_addsub1(BitWidth, add_latency)



%% inports
xlsub3_a = xInport('a');
xlsub3_b = xInport('b');

%% outports
xlsub3_outport1 = xOutport('a+b');
xlsub3_a_b = xOutport('a-b');

%% diagram

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/Convert
xlsub3_Shift_out1 = xSignal;
xlsub3_Convert_out1 = xSignal;
xlsub3_Convert = xBlock(struct('source', 'Convert', 'name', 'Convert'), ...
                        struct('n_bits', BitWidth, ...
                               'bin_pt', BitWidth - 1, ...
                               'latency', add_latency), ...
                        {xlsub3_Shift_out1}, ...
                        {xlsub3_Convert_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/Convert1
xlsub3_Shift1_out1 = xSignal;
xlsub3_Convert1_out1 = xSignal;
xlsub3_Convert1 = xBlock(struct('source', 'Convert', 'name', 'Convert1'), ...
                         struct('n_bits', BitWidth, ...
                                'bin_pt', BitWidth - 1, ...
                                'latency', add_latency), ...
                         {xlsub3_Shift1_out1}, ...
                         {xlsub3_Convert1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/Convert2
xlsub3_Shift2_out1 = xSignal;
xlsub3_Convert2_out1 = xSignal;
xlsub3_Convert2 = xBlock(struct('source', 'Convert', 'name', 'Convert2'), ...
                         struct('n_bits', BitWidth, ...
                                'bin_pt', BitWidth - 1, ...
                                'latency', add_latency), ...
                         {xlsub3_Shift2_out1}, ...
                         {xlsub3_Convert2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/Convert3
xlsub3_Shift3_out1 = xSignal;
xlsub3_Convert3_out1 = xSignal;
xlsub3_Convert3 = xBlock(struct('source', 'Convert', 'name', 'Convert3'), ...
                         struct('n_bits', BitWidth, ...
                                'bin_pt', BitWidth - 1, ...
                                'latency', add_latency), ...
                         {xlsub3_Shift3_out1}, ...
                         {xlsub3_Convert3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/Shift
xlsub3_dsp48_complex_add_out1 = xSignal;
xlsub3_Shift = xBlock(struct('source', 'Shift', 'name', 'Shift'), ...
                      struct('shift_dir', 'Right', ...
                             'shift_bits', 1, ...
                             'n_bits', 8, ...
                             'bin_pt', 2), ...
                      {xlsub3_dsp48_complex_add_out1}, ...
                      {xlsub3_Shift_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/Shift1
xlsub3_dsp48_complex_add_out3 = xSignal;
xlsub3_Shift1 = xBlock(struct('source', 'Shift', 'name', 'Shift1'), ...
                       struct('shift_dir', 'Right', ...
                              'shift_bits', 1, ...
                              'n_bits', 8, ...
                              'bin_pt', 2), ...
                       {xlsub3_dsp48_complex_add_out3}, ...
                       {xlsub3_Shift1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/Shift2
xlsub3_dsp48_complex_add_out4 = xSignal;
xlsub3_Shift2 = xBlock(struct('source', 'Shift', 'name', 'Shift2'), ...
                       struct('shift_dir', 'Right', ...
                              'shift_bits', 1, ...
                              'n_bits', 8, ...
                              'bin_pt', 2), ...
                       {xlsub3_dsp48_complex_add_out4}, ...
                       {xlsub3_Shift2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/Shift3
xlsub3_dsp48_complex_add_out2 = xSignal;
xlsub3_Shift3 = xBlock(struct('source', 'Shift', 'name', 'Shift3'), ...
                       struct('shift_dir', 'Right', ...
                              'shift_bits', 1, ...
                              'n_bits', 8, ...
                              'bin_pt', 2), ...
                       {xlsub3_dsp48_complex_add_out2}, ...
                       {xlsub3_Shift3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/c_to_ri
xlsub3_c_to_ri_out1 = xSignal;
xlsub3_c_to_ri_out2 = xSignal;
blockTemp = xBlock(struct('source', str2func('uncram_draw'), 'name', 'uncram'),{2,BitWidth,BitWidth-1,'Signed'}, ...
                        {xlsub3_a}, ...
                        {xlsub3_c_to_ri_out1, xlsub3_c_to_ri_out2});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/c_to_ri1
xlsub3_c_to_ri1_out1 = xSignal;
xlsub3_c_to_ri1_out2 = xSignal;
blockTemp = xBlock(struct('source', str2func('uncram_draw'), 'name', 'uncram3'),{2,BitWidth,BitWidth-1,'Signed'}, ...
                        {xlsub3_b}, ...
                        {xlsub3_c_to_ri1_out1, xlsub3_c_to_ri1_out2});


% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/ri_to_c
xlsub3_ri_to_c = xBlock(struct('source', 'monroe_library/ri_to_c', 'name', 'ri_to_c'), ...
                        [], ...
                        {xlsub3_Convert_out1, xlsub3_Convert2_out1}, ...
                        {xlsub3_outport1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/ri_to_c1
xlsub3_ri_to_c1 = xBlock(struct('source', 'monroe_library/ri_to_c', 'name', 'ri_to_c1'), ...
                         [], ...
                         {xlsub3_Convert3_out1, xlsub3_Convert1_out1}, ...
                         {xlsub3_a_b});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add
xlsub3_dsp48_complex_add_sub = xBlock(struct('source', @xlsub3_dsp48_complex_add, 'name', 'dsp48_complex_add'), ...
                                  {BitWidth, BitWidth-2, BitWidth, BitWidth-2}, ...
                                  {xlsub3_c_to_ri1_out1, xlsub3_c_to_ri_out2, xlsub3_c_to_ri_out1, xlsub3_c_to_ri1_out2}, ...
                                  {xlsub3_dsp48_complex_add_out1, xlsub3_dsp48_complex_add_out2, xlsub3_dsp48_complex_add_out3, xlsub3_dsp48_complex_add_out4});



function xlsub3_dsp48_complex_add(a_bit_width, a_bin_pt, bw_bit_width, bw_bin_pt)



%% inports
xlsub4_a_re = xInport('a_re');
xlsub4_a_im = xInport('a_im');
xlsub4_bw_re = xInport('bw_re');
xlsub4_bw_im = xInport('bw_im');

%% outports
xlsub4_outport2 = xOutport('a+bw_re');
xlsub4_outport1 = xOutport('a+bw_im');
xlsub4_a_bw_re = xOutport('a-bw_re');
xlsub4_a_bw_im = xOutport('a-bw_im');

%% diagram

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Concat
xlsub4_Reinterpret5_out1 = xSignal;
xlsub4_Reinterpret6_out1 = xSignal;
xlsub4_Concat_out1 = xSignal('xlsub4_Concat_out1');
xlsub4_Concat = xBlock(struct('source', 'Concat', 'name', 'Concat'), ...
                       [], ...
                       {xlsub4_Reinterpret5_out1, xlsub4_Reinterpret6_out1}, ...
                       {xlsub4_Concat_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Concat1
xlsub4_Reinterpret7_out1 = xSignal;
xlsub4_Reinterpret8_out1 = xSignal;
xlsub4_Concat1_out1 = xSignal;
xlsub4_Concat1 = xBlock(struct('source', 'Concat', 'name', 'Concat1'), ...
                        [], ...
                        {xlsub4_Reinterpret7_out1, xlsub4_Reinterpret8_out1}, ...
                        {xlsub4_Concat1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Convert
xlsub4_Convert_out1 = xSignal;
xlsub4_Convert = xBlock(struct('source', 'Convert', 'name', 'Convert'), ...
                        struct('n_bits', 24, ...
                               'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                        {xlsub4_a_re}, ...
                        {xlsub4_Convert_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Convert1
xlsub4_Convert1_out1 = xSignal;
xlsub4_Convert1 = xBlock(struct('source', 'Convert', 'name', 'Convert1'), ...
                         struct('n_bits', 24, ...
                                'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                         {xlsub4_a_im}, ...
                         {xlsub4_Convert1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Convert2
xlsub4_Convert2_out1 = xSignal;
xlsub4_Convert2 = xBlock(struct('source', 'Convert', 'name', 'Convert2'), ...
                         struct('n_bits', 24, ...
                                'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                         {xlsub4_bw_re}, ...
                         {xlsub4_Convert2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Convert3
xlsub4_Convert3_out1 = xSignal;
xlsub4_Convert3 = xBlock(struct('source', 'Convert', 'name', 'Convert3'), ...
                         struct('n_bits', 24, ...
                                'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                         {xlsub4_bw_im}, ...
                         {xlsub4_Convert3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Reinterpret1
xlsub4_Reinterpret1_out1 = xSignal;
xlsub4_Reinterpret1 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret1'), ...
                             struct('force_arith_type', 'on', ...
                                    'arith_type', 'Signed  (2''s comp)'), ...
                             {xlsub4_Concat1_out1}, ...
                             {xlsub4_Reinterpret1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Reinterpret10
xlsub4_apbw_re_slice1_out1 = xSignal;
xlsub4_Reinterpret10 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret10'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)', ...
                                     'force_bin_pt', 'on', ...
                                     'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                              {xlsub4_apbw_re_slice1_out1}, ...
                              {xlsub4_outport2});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Reinterpret12
xlsub4_Reinterpret12_out1 = xSignal;
xlsub4_Reinterpret12 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret12'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_Concat_out1}, ...
                              {xlsub4_Reinterpret12_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Reinterpret15
xlsub4_a1_out1 = xSignal;
xlsub4_Reinterpret15_out1 = xSignal;
xlsub4_Reinterpret15 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret15'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_a1_out1}, ...
                              {xlsub4_Reinterpret15_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Reinterpret16
xlsub4_b1_out1 = xSignal;
xlsub4_Reinterpret16_out1 = xSignal('xlsub4_Reinterpret16_out1');
xlsub4_Reinterpret16 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret16'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_b1_out1}, ...
                              {xlsub4_Reinterpret16_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Reinterpret2
xlsub4_apbw_re_slice_out1 = xSignal;
xlsub4_Reinterpret2 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret2'), ...
                             struct('force_arith_type', 'on', ...
                                    'arith_type', 'Signed  (2''s comp)', ...
                                    'force_bin_pt', 'on', ...
                                    'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                             {xlsub4_apbw_re_slice_out1}, ...
                             {xlsub4_outport1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Reinterpret24
xlsub4_a5_out1 = xSignal;
xlsub4_Reinterpret24_out1 = xSignal('xlsub4_Reinterpret24_out1');
xlsub4_Reinterpret24 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret24'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_a5_out1}, ...
                              {xlsub4_Reinterpret24_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Reinterpret25
xlsub4_b5_out1 = xSignal;
xlsub4_Reinterpret25_out1 = xSignal('xlsub4_Reinterpret25_out1');
xlsub4_Reinterpret25 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret25'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_b5_out1}, ...
                              {xlsub4_Reinterpret25_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Reinterpret3
xlsub4_apbw_re_slice2_out1 = xSignal;
xlsub4_Reinterpret3 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret3'), ...
                             struct('force_arith_type', 'on', ...
                                    'arith_type', 'Signed  (2''s comp)', ...
                                    'force_bin_pt', 'on', ...
                                    'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                             {xlsub4_apbw_re_slice2_out1}, ...
                             {xlsub4_a_bw_re});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Reinterpret4
xlsub4_apbw_re_slice3_out1 = xSignal;
xlsub4_Reinterpret4 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret4'), ...
                             struct('force_arith_type', 'on', ...
                                    'arith_type', 'Signed  (2''s comp)', ...
                                    'force_bin_pt', 'on', ...
                                    'bin_pt', 24 - (bw_bit_width - bw_bin_pt)), ...
                             {xlsub4_apbw_re_slice3_out1}, ...
                             {xlsub4_a_bw_im});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Reinterpret5
xlsub4_Reinterpret5 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret5'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert_out1}, ...
                             {xlsub4_Reinterpret5_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Reinterpret6
xlsub4_Reinterpret6 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret6'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert1_out1}, ...
                             {xlsub4_Reinterpret6_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Reinterpret7
xlsub4_Reinterpret7 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret7'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert2_out1}, ...
                             {xlsub4_Reinterpret7_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/Reinterpret8
xlsub4_Reinterpret8 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret8'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert3_out1}, ...
                             {xlsub4_Reinterpret8_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/a1
xlsub4_a1 = xBlock(struct('source', 'Slice', 'name', 'a1'), ...
                   struct('nbits', 30, ...
                          'bit0', 18), ...
                   {xlsub4_Concat1_out1}, ...
                   {xlsub4_a1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/a5
xlsub4_a5 = xBlock(struct('source', 'Slice', 'name', 'a5'), ...
                   struct('nbits', 30, ...
                          'bit0', 18), ...
                   {xlsub4_Concat_out1}, ...
                   {xlsub4_a5_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/alucode4
xlsub4_alucode4_out1 = xSignal;
xlsub4_alucode4 = xBlock(struct('source', 'Constant', 'name', 'alucode4'), ...
                         struct('arith_type', 'Unsigned', ...
                                'const', 3, ...
                                'n_bits', 4, ...
                                'bin_pt', 0, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_alucode4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/alucode8
xlsub4_alucode8_out1 = xSignal;
xlsub4_alucode8 = xBlock(struct('source', 'Constant', 'name', 'alucode8'), ...
                         struct('arith_type', 'Unsigned', ...
                                'const', 0, ...
                                'n_bits', 4, ...
                                'bin_pt', 0, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_alucode8_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/ambw
xlsub4_opcode4_out1 = xSignal;
xlsub4_carryin4_out1 = xSignal;
xlsub4_carryinsel4_out1 = xSignal;
xlsub4_ambw_out1 = xSignal;
xlsub4_ambw = xBlock(struct('source', 'DSP48E', 'name', 'ambw'), ...
                     struct('pattern_from_creg', 'off', ...
                            'mask_from_creg', 'off', ...
                            'pattern_mask', '3FFFFFFFFFFF', ...
                            'use_creg', 'on', ...
                            'addsub_mode', 'TWO24'), ...
                     {xlsub4_Reinterpret15_out1, xlsub4_Reinterpret16_out1, xlsub4_Reinterpret12_out1, xlsub4_opcode4_out1, xlsub4_alucode4_out1, xlsub4_carryin4_out1, xlsub4_carryinsel4_out1}, ...
                     {xlsub4_ambw_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/apbw
xlsub4_opcode8_out1 = xSignal;
xlsub4_carryin8_out1 = xSignal;
xlsub4_carryinsel8_out1 = xSignal;
xlsub4_apbw_out1 = xSignal;
xlsub4_apbw = xBlock(struct('source', 'DSP48E', 'name', 'apbw'), ...
                     struct('pattern_from_creg', 'off', ...
                            'mask_from_creg', 'off', ...
                            'pattern_mask', '3FFFFFFFFFFF', ...
                            'use_creg', 'on', ...
                            'addsub_mode', 'TWO24'), ...
                     {xlsub4_Reinterpret24_out1, xlsub4_Reinterpret25_out1, xlsub4_Reinterpret1_out1, xlsub4_opcode8_out1, xlsub4_alucode8_out1, xlsub4_carryin8_out1, xlsub4_carryinsel8_out1}, ...
                     {xlsub4_apbw_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/apbw_re_slice
xlsub4_apbw_re_slice = xBlock(struct('source', 'Slice', 'name', 'apbw_re_slice'), ...
                              struct('nbits', 24, ...
                                     'mode', 'Lower Bit Location + Width'), ...
                              {xlsub4_apbw_out1}, ...
                              {xlsub4_apbw_re_slice_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/apbw_re_slice1
xlsub4_apbw_re_slice1 = xBlock(struct('source', 'Slice', 'name', 'apbw_re_slice1'), ...
                               struct('nbits', 24, ...
                                      'bit0', 24), ...
                               {xlsub4_apbw_out1}, ...
                               {xlsub4_apbw_re_slice1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/apbw_re_slice2
xlsub4_apbw_re_slice2 = xBlock(struct('source', 'Slice', 'name', 'apbw_re_slice2'), ...
                               struct('nbits', 24, ...
                                      'bit0', 24), ...
                               {xlsub4_ambw_out1}, ...
                               {xlsub4_apbw_re_slice2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/apbw_re_slice3
xlsub4_apbw_re_slice3 = xBlock(struct('source', 'Slice', 'name', 'apbw_re_slice3'), ...
                               struct('nbits', 24, ...
                                      'mode', 'Lower Bit Location + Width'), ...
                               {xlsub4_ambw_out1}, ...
                               {xlsub4_apbw_re_slice3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/b1
xlsub4_b1 = xBlock(struct('source', 'Slice', 'name', 'b1'), ...
                   struct('nbits', 18, ...
                          'mode', 'Lower Bit Location + Width'), ...
                   {xlsub4_Concat1_out1}, ...
                   {xlsub4_b1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/b5
xlsub4_b5 = xBlock(struct('source', 'Slice', 'name', 'b5'), ...
                   struct('nbits', 18, ...
                          'mode', 'Lower Bit Location + Width'), ...
                   {xlsub4_Concat_out1}, ...
                   {xlsub4_b5_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/carryin4
xlsub4_carryin4 = xBlock(struct('source', 'Constant', 'name', 'carryin4'), ...
                         struct('arith_type', 'Unsigned', ...
                                'const', 0, ...
                                'n_bits', 1, ...
                                'bin_pt', 0, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_carryin4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/carryin8
xlsub4_carryin8 = xBlock(struct('source', 'Constant', 'name', 'carryin8'), ...
                         struct('arith_type', 'Unsigned', ...
                                'const', 0, ...
                                'n_bits', 1, ...
                                'bin_pt', 0, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_carryin8_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/carryinsel4
xlsub4_carryinsel4 = xBlock(struct('source', 'Constant', 'name', 'carryinsel4'), ...
                            struct('arith_type', 'Unsigned', ...
                                   'const', 0, ...
                                   'n_bits', 3, ...
                                   'bin_pt', 0, ...
                                   'explicit_period', 'on'), ...
                            {}, ...
                            {xlsub4_carryinsel4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/carryinsel8
xlsub4_carryinsel8 = xBlock(struct('source', 'Constant', 'name', 'carryinsel8'), ...
                            struct('arith_type', 'Unsigned', ...
                                   'const', 0, ...
                                   'n_bits', 3, ...
                                   'bin_pt', 0, ...
                                   'explicit_period', 'on'), ...
                            {}, ...
                            {xlsub4_carryinsel8_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/opcode4
xlsub4_opcode4 = xBlock(struct('source', 'Constant', 'name', 'opcode4'), ...
                        struct('arith_type', 'Unsigned', ...
                               'const', 51, ...
                               'n_bits', 7, ...
                               'bin_pt', 0, ...
                               'explicit_period', 'on'), ...
                        {}, ...
                        {xlsub4_opcode4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/complex_addsub1/dsp48_complex_add/opcode8
xlsub4_opcode8 = xBlock(struct('source', 'Constant', 'name', 'opcode8'), ...
                        struct('arith_type', 'Unsigned', ...
                               'const', 15, ...
                               'n_bits', 7, ...
                               'bin_pt', 0, ...
                               'explicit_period', 'on'), ...
                        {}, ...
                        {xlsub4_opcode8_out1});



end

end

function xlsub2_dual_bit_reverse(bram_latency, din_latency)



%% inports
xlsub3_sync = xInport('sync');
xlsub3_din0 = xInport('din0');
xlsub3_din1 = xInport('din1');

%% outports
xlsub3_sync_out = xOutport('sync_out');
xlsub3_dout0 = xOutport('dout0');
xlsub3_dout1 = xOutport('dout1');

%% diagram

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/Concat1
xlsub3_Constant1_out1 = xSignal;
xlsub3_Mux1_out1 = xSignal;
xlsub3_Concat1_out1 = xSignal;
xlsub3_Concat1 = xBlock(struct('source', 'Concat', 'name', 'Concat1'), ...
                        [], ...
                        {xlsub3_Constant1_out1, xlsub3_Mux1_out1}, ...
                        {xlsub3_Concat1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/Concat2
xlsub3_Constant5_out1 = xSignal;
xlsub3_Mux_out1 = xSignal;
xlsub3_Concat2_out1 = xSignal;
xlsub3_Concat2 = xBlock(struct('source', 'Concat', 'name', 'Concat2'), ...
                        [], ...
                        {xlsub3_Constant5_out1, xlsub3_Mux_out1}, ...
                        {xlsub3_Concat2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/Constant
xlsub3_Constant_out1 = xSignal;
xlsub3_Constant = xBlock(struct('source', 'Constant', 'name', 'Constant'), ...
                         struct('arith_type', 'Boolean', ...
                                'n_bits', 1, ...
                                'bin_pt', 0, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub3_Constant_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/Constant1
xlsub3_Constant1 = xBlock(struct('source', 'Constant', 'name', 'Constant1'), ...
                          struct('arith_type', 'Boolean', ...
                                 'const', 0, ...
                                 'n_bits', 1, ...
                                 'bin_pt', 0, ...
                                 'explicit_period', 'on'), ...
                          {}, ...
                          {xlsub3_Constant1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/Constant5
xlsub3_Constant5 = xBlock(struct('source', 'Constant', 'name', 'Constant5'), ...
                          struct('arith_type', 'Boolean', ...
                                 'n_bits', 1, ...
                                 'bin_pt', 0, ...
                                 'explicit_period', 'on'), ...
                          {}, ...
                          {xlsub3_Constant5_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/Counter
xlsub3_post_sync_delay1_out1 = xSignal;
xlsub3_Counter_out1 = xSignal;
xlsub3_Counter = xBlock(struct('source', 'Counter', 'name', 'Counter'), ...
                        struct('cnt_to', 1023, ...
                               'n_bits', FFTSize, ...
                               'rst', 'on', ...
                               'use_rpm', 'off'), ...
                        {xlsub3_post_sync_delay1_out1}, ...
                        {xlsub3_Counter_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/Counter1
xlsub3_Counter1_out1 = xSignal;
xlsub3_Counter1 = xBlock(struct('source', 'Counter', 'name', 'Counter1'), ...
                         struct('cnt_to', 1023, ...
                                'operation', 'Down', ...
                                'start_count', (2^FFTSize)-1, ...
                                'n_bits', FFTSize, ...
                                'rst', 'on', ...
                                'use_rpm', 'off'), ...
                         {xlsub3_post_sync_delay1_out1}, ...
                         {xlsub3_Counter1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/Dual Port RAM
xlsub3_delay_din0_out1 = xSignal;
xlsub3_delay_din1_out1 = xSignal;
xlsub3_Dual_Port_RAM = xBlock(struct('source', 'Dual Port RAM', 'name', 'Dual Port RAM'), ...
                              struct('depth', 2^(FFTSize), ...
                                     'latency', bram_latency, ...
                                     'write_mode_A', 'Read Before Write', ...
                                     'write_mode_B', 'Read Before Write'), ...
                              {xlsub3_Concat2_out1, xlsub3_delay_din0_out1, xlsub3_Constant_out1, xlsub3_Concat1_out1, xlsub3_delay_din1_out1, xlsub3_Constant_out1}, ...
                              {xlsub3_dout0, xlsub3_dout1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/Inverter
xlsub3_Slice3_out1 = xSignal;
xlsub3_Inverter_out1 = xSignal;
xlsub3_Inverter = xBlock(struct('source', 'Inverter', 'name', 'Inverter'), ...
                         [], ...
                         {xlsub3_Slice3_out1}, ...
                         {xlsub3_Inverter_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/Mux
xlsub3_Slice1_out1 = xSignal;
xlsub3_Slice2_out1 = xSignal;
xlsub3_bit_reverse_out1 = xSignal;
xlsub3_Mux = xBlock(struct('source', 'Mux', 'name', 'Mux'), ...
                    [], ...
                    {xlsub3_Slice1_out1, xlsub3_Slice2_out1, xlsub3_bit_reverse_out1}, ...
                    {xlsub3_Mux_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/Mux1
xlsub3_Slice4_out1 = xSignal('xlsub3_Slice4_out1');
xlsub3_bit_reverse1_out1 = xSignal;
xlsub3_Mux1 = xBlock(struct('source', 'Mux', 'name', 'Mux1'), ...
                     [], ...
                     {xlsub3_Slice1_out1, xlsub3_Slice2_out1, xlsub3_bit_reverse1_out1}, ...
                     {xlsub3_Mux1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/Slice1
xlsub3_Slice1 = xBlock(struct('source', 'Slice', 'name', 'Slice1'), ...
                       [], ...
                       {xlsub3_Counter_out1}, ...
                       {xlsub3_Slice1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/Slice2
xlsub3_Slice2 = xBlock(struct('source', 'Slice', 'name', 'Slice2'), ...
                       struct('nbits', FFTSize-1, ...
                              'mode', 'Lower Bit Location + Width'), ...
                       {xlsub3_Counter_out1}, ...
                       {xlsub3_Slice2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/Slice3
xlsub3_Slice3 = xBlock(struct('source', 'Slice', 'name', 'Slice3'), ...
                       [], ...
                       {xlsub3_Counter1_out1}, ...
                       {xlsub3_Slice3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/Slice4
xlsub3_Slice4 = xBlock(struct('source', 'Slice', 'name', 'Slice4'), ...
                       struct('nbits', FFTSize-1, ...
                              'mode', 'Lower Bit Location + Width'), ...
                       {xlsub3_Counter1_out1}, ...
                       {xlsub3_Slice4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/delay_din0
xlsub3_delay_din0 = xBlock(struct('source', 'Delay', 'name', 'delay_din0'), ...
                           struct('latency', din_latency), ...
                           {xlsub3_din0}, ...
                           {xlsub3_delay_din0_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/delay_din1
xlsub3_delay_din1 = xBlock(struct('source', 'Delay', 'name', 'delay_din1'), ...
                           struct('latency', din_latency), ...
                           {xlsub3_din1}, ...
                           {xlsub3_delay_din1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/post_sync_delay
xlsub3_sync_delay_fast_out1 = xSignal;
sDelayTemp = xDelay(xlsub3_sync_delay_fast_out1,bram_latency, 'post_sync_delay');
xlsub3_sync_out.bind(sDelayTemp);


% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/post_sync_delay1
xlsub3_post_sync_delay1 = xBlock(struct('source', 'Delay', 'name', 'post_sync_delay1'), ...
                                 struct('latency', din_latency), ...
                                 {xlsub3_sync}, ...
                                 {xlsub3_post_sync_delay1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/sync_delay_fast
xlsub3_sync_delay_fast = xBlock(struct('source', 'monroe_library/sync_delay_fast', 'name', 'sync_delay_fast'), ...
                                struct('delay_len', 2^(FFTSize-1)), ...
                                {xlsub3_post_sync_delay1_out1}, ...
                                {xlsub3_sync_delay_fast_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/bit_reverse

xlsub3_bit_reverse_sub = xBlock(struct('source', str2func('bit_reverse_draw'), 'name','bit_reverse_1'), {FFTSize-1});
%xlsub3_bit_reverse_sub = xlsub3_bit_reverse(FFTSize-1);
xlsub3_bit_reverse_sub.bindPort({xlsub3_Slice2_out1}, {xlsub3_bit_reverse_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/dual_bit_reverse/bit_reverse1
%xlsub3_bit_reverse1_sub = xlsub3_bit_reverse1(FFTSize-1);
xlsub3_bit_reverse1_sub = xBlock(struct('source', str2func('bit_reverse_draw'), 'name','bit_reverse_2'), {FFTSize-1});
xlsub3_bit_reverse1_sub.bindPort({xlsub3_Slice4_out1}, {xlsub3_bit_reverse1_out1});



% function xblock_obj = xlsub3_bit_reverse(nBits)
% 
% 
% % Mask Initialization code
% config.source=str2func('bit_reverse_draw');
% 
% config.debug=0;
% config.depend={'bit_reverse_draw.m'};
% %xblock_obj = xBlock(config,{nBits,1});
% 
% 
% %% inports
% 
% %% outports
% 
% %% diagram
% 
% 
% 
% end
% 
% function xblock_obj = xlsub3_bit_reverse1(nBits)
% 
% 
% % Mask Initialization code
% config.source=str2func('bit_reverse_draw');
% 
% config.debug=0;
% config.depend={'bit_reverse_draw.m'};
% %xblock_obj = xBlock(config,{nBits,1});
% 
% 
% %% inports
% 
% %% outports
% 
% %% diagram
% 
% 
% 
% end

end

function xlsub2_mirror_spectrum()



%% inports
xlsub3_sync = xInport('sync');
xlsub3_din0 = xInport('din0');
xlsub3_reo_in0 = xInport('reo_in0');
xlsub3_din1 = xInport('din1');
xlsub3_reo_in1 = xInport('reo_in1');
xlsub3_din2 = xInport('din2');
xlsub3_reo_in2 = xInport('reo_in2');
xlsub3_din3 = xInport('din3');
xlsub3_reo_in3 = xInport('reo_in3');

%% outports
xlsub3_sync_out = xOutport('sync_out');
xlsub3_dout0 = xOutport('dout0');
xlsub3_dout1 = xOutport('dout1');
xlsub3_dout2 = xOutport('dout2');
xlsub3_dout3 = xOutport('dout3');

%% diagram



%reorder uncrams
sUncram0_r = xSignal;
sUncram0_i = xSignal;
sUncram1_r = xSignal;
sUncram1_i = xSignal;
sUncram2_r = xSignal;
sUncram2_i = xSignal;
sUncram3_r = xSignal;
sUncram3_i = xSignal;

blockTemp = xBlock(struct('source', str2func('uncram_draw'), 'name', 'uncram1'),{2,input_bit_width,input_bit_width-1,'Signed'}, {xlsub3_reo_in0}, {sUncram0_r,sUncram0_i});
blockTemp = xBlock(struct('source', str2func('uncram_draw'), 'name', 'uncram2'),{2,input_bit_width,input_bit_width-1,'Signed'}, {xlsub3_reo_in1}, {sUncram1_r,sUncram1_i});
blockTemp = xBlock(struct('source', str2func('uncram_draw'), 'name', 'uncram3'),{2,input_bit_width,input_bit_width-1,'Signed'}, {xlsub3_reo_in2}, {sUncram2_r,sUncram2_i});
blockTemp = xBlock(struct('source', str2func('uncram_draw'), 'name', 'uncram4'),{2,input_bit_width,input_bit_width-1,'Signed'}, {xlsub3_reo_in3}, {sUncram3_r,sUncram3_i});

sUncram0_r_delay = xSignal;
sUncram1_r_delay = xSignal;
sUncram2_r_delay = xSignal;
sUncram3_r_delay = xSignal;

xlsub3_Delay1 = xBlock(struct('source', 'Delay', 'name', 'delay_uncram_0'), struct('latency', 2),  {sUncram0_r}, {sUncram0_r_delay});
xlsub3_Delay1 = xBlock(struct('source', 'Delay', 'name', 'delay_uncram_1'), struct('latency', 2),  {sUncram1_r}, {sUncram1_r_delay});
xlsub3_Delay1 = xBlock(struct('source', 'Delay', 'name', 'delay_uncram_2'), struct('latency', 2),  {sUncram2_r}, {sUncram2_r_delay});
xlsub3_Delay1 = xBlock(struct('source', 'Delay', 'name', 'delay_uncram_3'), struct('latency', 2),  {sUncram3_r}, {sUncram3_r_delay});

%bram_latency_temp = 3;


% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/Delay1
xlsub3_Delay1_out1 = xSignal;
xlsub3_Delay1 = xBlock(struct('source', 'Delay', 'name', 'Delay1'), ...
                       struct('latency', 0), ...
                       {xlsub3_sync}, ...
                       {xlsub3_Delay1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/Delay2
xlsub3_subsystem5_out1 = xSignal;
xlsub3_Delay2 = xBlock(struct('source', 'Delay', 'name', 'Delay2'), ...
                       [], ...
                       {xlsub3_subsystem5_out1}, ...
                       {xlsub3_sync_out});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/Delay3
xlsub3_Delay3_out1 = xSignal;
xlsub3_Delay3 = xBlock(struct('source', 'Delay', 'name', 'Delay3'), ...
                       struct('latency', bram_latency  - 1 + 1 + 3), ...
                       {xlsub3_din2}, ...
                       {xlsub3_Delay3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/Delay4
xlsub3_Delay4_out1 = xSignal;
xlsub3_Delay4 = xBlock(struct('source', 'Delay', 'name', 'Delay4'), ...
                       struct('latency', bram_latency  - 1 + 1 + 3), ...
                       {xlsub3_din1}, ...
                       {xlsub3_Delay4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/Delay5
xlsub3_Delay5_out1 = xSignal;
xlsub3_Delay5 = xBlock(struct('source', 'Delay', 'name', 'Delay5'), ...
                       struct('latency', bram_latency  - 1 + 1 + 3), ...
                       {xlsub3_din0}, ...
                       {xlsub3_Delay5_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/Delay6
xlsub3_Delay6_out1 = xSignal;
xlsub3_Delay6 = xBlock(struct('source', 'Delay', 'name', 'Delay6'), ...
                       struct('latency', bram_latency  - 1 + 1 + 3), ...
                       {xlsub3_din3}, ...
                       {xlsub3_Delay6_out1});

                   
                   
sCram0 = xSignal;
sCram1 = xSignal;
sCram2 = xSignal;
sCram3 = xSignal;
% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/Mux
xlsub3_sel_gen_out1 = xSignal;
xlsub3_dsp48_negate_dual_out1 = xSignal('xlsub3_dsp48_negate_dual_out1');
xlsub3_Mux = xBlock(struct('source', 'Mux', 'name', 'Mux'), ...
                    struct('arith_type', 'Signed  (2''s comp)', ...
                           'n_bits', 8, ...
                           'bin_pt', 2), ...
                    {xlsub3_sel_gen_out1, xlsub3_Delay5_out1, sCram0}, ...
                    {xlsub3_dout0});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/Mux1
xlsub3_dsp48_negate_dual_out2 = xSignal;
xlsub3_Mux1 = xBlock(struct('source', 'Mux', 'name', 'Mux1'), ...
                     struct('arith_type', 'Signed  (2''s comp)', ...
                            'n_bits', 8, ...
                            'bin_pt', 2), ...
                     {xlsub3_sel_gen_out1, xlsub3_Delay4_out1, sCram1}, ...
                     {xlsub3_dout1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/Mux2
xlsub3_sel_gen2_out1 = xSignal;
xlsub3_dsp48_negate_dual1_out1 = xSignal('xlsub3_dsp48_negate_dual1_out1');
xlsub3_Mux2 = xBlock(struct('source', 'Mux', 'name', 'Mux2'), ...
                     struct('arith_type', 'Signed  (2''s comp)', ...
                            'n_bits', 8, ...
                            'bin_pt', 2), ...
                     {xlsub3_sel_gen2_out1, xlsub3_Delay3_out1, sCram2}, ...
                     {xlsub3_dout2});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/Mux3
xlsub3_dsp48_negate_dual1_out2 = xSignal;
xlsub3_Mux3 = xBlock(struct('source', 'Mux', 'name', 'Mux3'), ...
                     struct('arith_type', 'Signed  (2''s comp)', ...
                            'n_bits', 8, ...
                            'bin_pt', 2), ...
                     {xlsub3_sel_gen2_out1, xlsub3_Delay6_out1, sCram3}, ...
                     {xlsub3_dout3});

                 
                 
                 
xlsub3_dsp48_negate_dual_sub = xBlock(struct('source','monroe_library/dsp48_negate_dual','name','dsp48_negate_dual'),struct('a_bit_width',input_bit_width, 'a_bin_pt', input_bit_width-1), {sUncram0_i, sUncram1_i}, {xlsub3_dsp48_negate_dual_out1, xlsub3_dsp48_negate_dual_out2});
                 
% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual
%xlsub3_dsp48_negate_dual_sub = xBlock(struct('source', @xlsub3_dsp48_negate_dual, 'name', 'dsp48_negate_dual'), ...
%                                  {input_bit_width, input_bit_width-1})

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1

blockTemp = xBlock(struct('source','monroe_library/dsp48_negate_dual','name','dsp48_negate_dual_2'),struct('a_bit_width',input_bit_width, 'a_bin_pt', input_bit_width-1), {sUncram2_i, sUncram3_i}, {xlsub3_dsp48_negate_dual1_out1, xlsub3_dsp48_negate_dual1_out2});
% xlsub3_dsp48_negate_dual1_sub = xBlock(struct('source', @xlsub3_dsp48_negate_dual1, 'name', 'dsp48_negate_dual1'), ...xlsub3_dsp48_negate_dual1_out1
%                                    {input_bit_width, input_bit_width-1}, ...
%                                    {xlsub3_reo_in2, xlsub3_reo_in3}, ...
%                                    {xlsub3_dsp48_negate_dual1_out1, xlsub3_dsp48_negate_dual1_out2});
% 





%%%%%%%%%%cram the signals back together before MUXing them.



blockTemp = xBlock(struct('source', str2func('cram_draw'), 'name', 'cram1'),{2}, {sUncram0_r_delay,xlsub3_dsp48_negate_dual_out1}, {sCram0});
blockTemp = xBlock(struct('source', str2func('cram_draw'), 'name', 'cram2'),{2}, {sUncram1_r_delay,xlsub3_dsp48_negate_dual_out2}, {sCram1});
blockTemp = xBlock(struct('source', str2func('cram_draw'), 'name', 'cram3'),{2}, {sUncram2_r_delay,xlsub3_dsp48_negate_dual1_out1}, {sCram2});
blockTemp = xBlock(struct('source', str2func('cram_draw'), 'name', 'cram4'),{2}, {sUncram3_r_delay,xlsub3_dsp48_negate_dual1_out2}, {sCram3});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sel_gen
xlsub3_sel_gen_sub = xBlock(struct('source', @xlsub3_sel_gen, 'name', 'sel_gen'), ...
                        {}, ...
                        {xlsub3_subsystem5_out1}, ...
                        {xlsub3_sel_gen_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sel_gen2
xlsub3_subsystem5_out2 = xSignal;
xlsub3_sel_gen2_sub = xBlock(struct('source', @xlsub3_sel_gen2, 'name', 'sel_gen2'), ...
                         {}, ...
                         {xlsub3_subsystem5_out2}, ...
                         {xlsub3_sel_gen2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sync_tree_z^-3
xlsub3_subsystem5_sub = xBlock(struct('source', @xlsub3_sync_tree_z_3, 'name', 'sync_tree_z^-3'), ...
                           {}, ...
                           {xlsub3_Delay1_out1}, ...
                           {xlsub3_subsystem5_out1, xlsub3_subsystem5_out2, [], []});


%%%%%%%%%%%%%%%%%%%%%%%%
function xlsub3_dsp48_negate_dual(a_bit_width, a_bin_pt)



%% inports
xlsub4_a = xInport('a');
xlsub4_b = xInport('b');

%% outports
xlsub4_outport1 = xOutport('-1 * a');
xlsub4_outport2 = xOutport('-1 * b');

%% diagram

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Concat
xlsub4_Reinterpret5_out1 = xSignal('xlsub4_Reinterpret5_out1');
xlsub4_Reinterpret6_out1 = xSignal('xlsub4_Reinterpret6_out1');
xlsub4_Concat_out1 = xSignal('xlsub4_Concat_out1');
xlsub4_Concat = xBlock(struct('source', 'Concat', 'name', 'Concat'), ...
                       [], ...
                       {xlsub4_Reinterpret5_out1, xlsub4_Reinterpret6_out1}, ...
                       {xlsub4_Concat_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Concat1
xlsub4_Reinterpret7_out1 = xSignal('xlsub4_Reinterpret7_out1');
xlsub4_Reinterpret8_out1 = xSignal('xlsub4_Reinterpret8_out1');
xlsub4_Concat1_out1 = xSignal('xlsub4_Concat1_out1');
xlsub4_Concat1 = xBlock(struct('source', 'Concat', 'name', 'Concat1'), ...
                        [], ...
                        {xlsub4_Reinterpret7_out1, xlsub4_Reinterpret8_out1}, ...
                        {xlsub4_Concat1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Convert1
xlsub4_Convert1_out1 = xSignal('xlsub4_Convert1_out1');
xlsub4_Convert1 = xBlock(struct('source', 'Convert', 'name', 'Convert1'), ...
                         struct('n_bits', 24, ...
                                'bin_pt', 23), ...
                         {xlsub4_b}, ...
                         {xlsub4_Convert1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Convert2
xlsub4_Convert2_out1 = xSignal('xlsub4_Convert2_out1');
xlsub4_Convert2 = xBlock(struct('source', 'Convert', 'name', 'Convert2'), ...
                         struct('n_bits', 24, ...
                                'bin_pt', 23), ...
                         {xlsub4_a}, ...
                         {xlsub4_Convert2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Convert3
xlsub4_alucode2_out1 = xSignal('xlsub4_alucode2_out1');
xlsub4_Convert3_out1 = xSignal('xlsub4_Convert3_out1');
xlsub4_Convert3 = xBlock(struct('source', 'Convert', 'name', 'Convert3'), ...
                         struct('n_bits', 24, ...
                                'bin_pt', 23), ...
                         {xlsub4_alucode2_out1}, ...
                         {xlsub4_Convert3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Convert4
xlsub4_alucode1_out1 = xSignal('xlsub4_alucode1_out1');
xlsub4_Convert4_out1 = xSignal('xlsub4_Convert4_out1');
xlsub4_Convert4 = xBlock(struct('source', 'Convert', 'name', 'Convert4'), ...
                         struct('n_bits', 24, ...
                                'bin_pt', 23), ...
                         {xlsub4_alucode1_out1}, ...
                         {xlsub4_Convert4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Convert5
xlsub4_Reinterpret3_out1 = xSignal('xlsub4_Reinterpret3_out1');
xlsub4_Convert5 = xBlock(struct('source', 'Convert', 'name', 'Convert5'), ...
                         struct('n_bits', a_bit_width, ...
                                'bin_pt', a_bin_pt), ...
                         {xlsub4_Reinterpret3_out1}, ...
                         {xlsub4_outport1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Convert6
xlsub4_Reinterpret1_out1 = xSignal('xlsub4_Reinterpret1_out1');
xlsub4_Convert6 = xBlock(struct('source', 'Convert', 'name', 'Convert6'), ...
                         struct('n_bits', a_bit_width, ...
                                'bin_pt', a_bin_pt), ...
                         {xlsub4_Reinterpret1_out1}, ...
                         {xlsub4_outport2});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Reinterpret1
xlsub4_apbw_re_slice3_out1 = xSignal('xlsub4_apbw_re_slice3_out1');
xlsub4_Reinterpret1 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret1'), ...
                             struct('force_arith_type', 'on', ...
                                    'arith_type', 'Signed  (2''s comp)', ...
                                    'force_bin_pt', 'on', ...
                                    'bin_pt', a_bin_pt), ...
                             {xlsub4_apbw_re_slice3_out1}, ...
                             {xlsub4_Reinterpret1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Reinterpret12
xlsub4_Reinterpret12_out1 = xSignal('xlsub4_Reinterpret12_out1');
xlsub4_Reinterpret12 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret12'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_Concat_out1}, ...
                              {xlsub4_Reinterpret12_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Reinterpret15
xlsub4_a1_out1 = xSignal('xlsub4_a1_out1');
xlsub4_Reinterpret15_out1 = xSignal('xlsub4_Reinterpret15_out1');
xlsub4_Reinterpret15 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret15'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_a1_out1}, ...
                              {xlsub4_Reinterpret15_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Reinterpret16
xlsub4_b1_out1 = xSignal('xlsub4_b1_out1');
xlsub4_Reinterpret16_out1 = xSignal('xlsub4_Reinterpret16_out1');
xlsub4_Reinterpret16 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret16'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_b1_out1}, ...
                              {xlsub4_Reinterpret16_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Reinterpret3
xlsub4_apbw_re_slice2_out1 = xSignal('xlsub4_apbw_re_slice2_out1');
xlsub4_Reinterpret3 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret3'), ...
                             struct('force_arith_type', 'on', ...
                                    'arith_type', 'Signed  (2''s comp)', ...
                                    'force_bin_pt', 'on', ...
                                    'bin_pt', a_bin_pt), ...
                             {xlsub4_apbw_re_slice2_out1}, ...
                             {xlsub4_Reinterpret3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Reinterpret5
xlsub4_Reinterpret5 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret5'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert4_out1}, ...
                             {xlsub4_Reinterpret5_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Reinterpret6
xlsub4_Reinterpret6 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret6'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert3_out1}, ...
                             {xlsub4_Reinterpret6_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Reinterpret7
xlsub4_Reinterpret7 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret7'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert2_out1}, ...
                             {xlsub4_Reinterpret7_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/Reinterpret8
xlsub4_Reinterpret8 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret8'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert1_out1}, ...
                             {xlsub4_Reinterpret8_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/a1
xlsub4_a1 = xBlock(struct('source', 'Slice', 'name', 'a1'), ...
                   struct('nbits', 30, ...
                          'bit0', 18), ...
                   {xlsub4_Concat1_out1}, ...
                   {xlsub4_a1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/alucode1
xlsub4_alucode1 = xBlock(struct('source', 'Constant', 'name', 'alucode1'), ...
                         struct('const', 0, ...
                                'n_bits', 24, ...
                                'bin_pt', 23, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_alucode1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/alucode2
xlsub4_alucode2 = xBlock(struct('source', 'Constant', 'name', 'alucode2'), ...
                         struct('const', 0, ...
                                'n_bits', 24, ...
                                'bin_pt', 23, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_alucode2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/alucode4
xlsub4_alucode4_out1 = xSignal('xlsub4_alucode4_out1');
xlsub4_alucode4 = xBlock(struct('source', 'Constant', 'name', 'alucode4'), ...
                         struct('arith_type', 'Unsigned', ...
                                'const', 3, ...
                                'n_bits', 4, ...
                                'bin_pt', 0, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_alucode4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/ambw
xlsub4_opcode4_out1 = xSignal('xlsub4_opcode4_out1');
xlsub4_carryin4_out1 = xSignal('xlsub4_carryin4_out1');
xlsub4_carryinsel4_out1 = xSignal('xlsub4_carryinsel4_out1');
xlsub4_ambw_out1 = xSignal('xlsub4_ambw_out1');
xlsub4_ambw = xBlock(struct('source', 'DSP48E', 'name', 'ambw'), ...
                     struct('pattern_from_creg', 'off', ...
                            'mask_from_creg', 'off', ...
                            'pattern_mask', '3FFFFFFFFFFF', ...
                            'use_creg', 'on', ...
                            'addsub_mode', 'TWO24'), ...
                     {xlsub4_Reinterpret15_out1, xlsub4_Reinterpret16_out1, xlsub4_Reinterpret12_out1, xlsub4_opcode4_out1, xlsub4_alucode4_out1, xlsub4_carryin4_out1, xlsub4_carryinsel4_out1}, ...
                     {xlsub4_ambw_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/apbw_re_slice2
xlsub4_apbw_re_slice2 = xBlock(struct('source', 'Slice', 'name', 'apbw_re_slice2'), ...
                               struct('nbits', 24, ...
                                      'bit0', 24), ...
                               {xlsub4_ambw_out1}, ...
                               {xlsub4_apbw_re_slice2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/apbw_re_slice3
xlsub4_apbw_re_slice3 = xBlock(struct('source', 'Slice', 'name', 'apbw_re_slice3'), ...
                               struct('nbits', 24, ...
                                      'mode', 'Lower Bit Location + Width'), ...
                               {xlsub4_ambw_out1}, ...
                               {xlsub4_apbw_re_slice3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/b1
xlsub4_b1 = xBlock(struct('source', 'Slice', 'name', 'b1'), ...
                   struct('nbits', 18, ...
                          'mode', 'Lower Bit Location + Width'), ...
                   {xlsub4_Concat1_out1}, ...
                   {xlsub4_b1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/carryin4
xlsub4_carryin4 = xBlock(struct('source', 'Constant', 'name', 'carryin4'), ...
                         struct('arith_type', 'Unsigned', ...
                                'const', 0, ...
                                'n_bits', 1, ...
                                'bin_pt', 0, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_carryin4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/carryinsel4
xlsub4_carryinsel4 = xBlock(struct('source', 'Constant', 'name', 'carryinsel4'), ...
                            struct('arith_type', 'Unsigned', ...
                                   'const', 0, ...
                                   'n_bits', 3, ...
                                   'bin_pt', 0, ...
                                   'explicit_period', 'on'), ...
                            {}, ...
                            {xlsub4_carryinsel4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual/opcode4
xlsub4_opcode4 = xBlock(struct('source', 'Constant', 'name', 'opcode4'), ...
                        struct('arith_type', 'Unsigned', ...
                               'const', 51, ...
                               'n_bits', 7, ...
                               'bin_pt', 0, ...
                               'explicit_period', 'on'), ...
                        {}, ...
                        {xlsub4_opcode4_out1});



end

function xlsub3_dsp48_negate_dual1(a_bit_width, a_bin_pt)



%% inports
xlsub4_a = xInport('a');
xlsub4_b = xInport('b');

%% outports
xlsub4_outport1 = xOutport('-1 * a');
xlsub4_outport2 = xOutport('-1 * b');

%% diagram

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Concat
xlsub4_Reinterpret5_out1 = xSignal;
xlsub4_Reinterpret6_out1 = xSignal;
xlsub4_Concat_out1 = xSignal;
xlsub4_Concat = xBlock(struct('source', 'Concat', 'name', 'Concat'), ...
                       [], ...
                       {xlsub4_Reinterpret5_out1, xlsub4_Reinterpret6_out1}, ...
                       {xlsub4_Concat_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Concat1
xlsub4_Reinterpret7_out1 = xSignal;
xlsub4_Reinterpret8_out1 = xSignal;
xlsub4_Concat1_out1 = xSignal('xlsub4_Concat1_out1');
xlsub4_Concat1 = xBlock(struct('source', 'Concat', 'name', 'Concat1'), ...
                        [], ...
                        {xlsub4_Reinterpret7_out1, xlsub4_Reinterpret8_out1}, ...
                        {xlsub4_Concat1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Convert1
xlsub4_Convert1_out1 = xSignal;
xlsub4_Convert1 = xBlock(struct('source', 'Convert', 'name', 'Convert1'), ...
                         struct('n_bits', 24, ...
                                'bin_pt', 23), ...
                         {xlsub4_b}, ...
                         {xlsub4_Convert1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Convert2
xlsub4_Convert2_out1 = xSignal;
xlsub4_Convert2 = xBlock(struct('source', 'Convert', 'name', 'Convert2'), ...
                         struct('n_bits', 24, ...
                                'bin_pt', 23), ...
                         {xlsub4_a}, ...
                         {xlsub4_Convert2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Convert3
xlsub4_alucode2_out1 = xSignal;
xlsub4_Convert3_out1 = xSignal;
xlsub4_Convert3 = xBlock(struct('source', 'Convert', 'name', 'Convert3'), ...
                         struct('n_bits', 24, ...
                                'bin_pt', 23), ...
                         {xlsub4_alucode2_out1}, ...
                         {xlsub4_Convert3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Convert4
xlsub4_alucode1_out1 = xSignal;
xlsub4_Convert4_out1 = xSignal;
xlsub4_Convert4 = xBlock(struct('source', 'Convert', 'name', 'Convert4'), ...
                         struct('n_bits', 24, ...
                                'bin_pt', 23), ...
                         {xlsub4_alucode1_out1}, ...
                         {xlsub4_Convert4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Convert5
xlsub4_Reinterpret3_out1 = xSignal;
xlsub4_Convert5 = xBlock(struct('source', 'Convert', 'name', 'Convert5'), ...
                         struct('n_bits', a_bit_width, ...
                                'bin_pt', a_bin_pt), ...
                         {xlsub4_Reinterpret3_out1}, ...
                         {xlsub4_outport1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Convert6
xlsub4_Reinterpret1_out1 = xSignal;
xlsub4_Convert6 = xBlock(struct('source', 'Convert', 'name', 'Convert6'), ...
                         struct('n_bits', a_bit_width, ...
                                'bin_pt', a_bin_pt), ...
                         {xlsub4_Reinterpret1_out1}, ...
                         {xlsub4_outport2});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Reinterpret1
xlsub4_apbw_re_slice3_out1 = xSignal;
xlsub4_Reinterpret1 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret1'), ...
                             struct('force_arith_type', 'on', ...
                                    'arith_type', 'Signed  (2''s comp)', ...
                                    'force_bin_pt', 'on', ...
                                    'bin_pt', a_bin_pt), ...
                             {xlsub4_apbw_re_slice3_out1}, ...
                             {xlsub4_Reinterpret1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Reinterpret12
xlsub4_Reinterpret12_out1 = xSignal('xlsub4_Reinterpret12_out1');
xlsub4_Reinterpret12 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret12'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_Concat_out1}, ...
                              {xlsub4_Reinterpret12_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Reinterpret15
xlsub4_a1_out1 = xSignal;
xlsub4_Reinterpret15_out1 = xSignal('xlsub4_Reinterpret15_out1');
xlsub4_Reinterpret15 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret15'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_a1_out1}, ...
                              {xlsub4_Reinterpret15_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Reinterpret16
xlsub4_b1_out1 = xSignal;
xlsub4_Reinterpret16_out1 = xSignal('xlsub4_Reinterpret16_out1');
xlsub4_Reinterpret16 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret16'), ...
                              struct('force_arith_type', 'on', ...
                                     'arith_type', 'Signed  (2''s comp)'), ...
                              {xlsub4_b1_out1}, ...
                              {xlsub4_Reinterpret16_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Reinterpret3
xlsub4_apbw_re_slice2_out1 = xSignal('xlsub4_apbw_re_slice2_out1');
xlsub4_Reinterpret3 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret3'), ...
                             struct('force_arith_type', 'on', ...
                                    'arith_type', 'Signed  (2''s comp)', ...
                                    'force_bin_pt', 'on', ...
                                    'bin_pt', a_bin_pt), ...
                             {xlsub4_apbw_re_slice2_out1}, ...
                             {xlsub4_Reinterpret3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Reinterpret5
xlsub4_Reinterpret5 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret5'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert4_out1}, ...
                             {xlsub4_Reinterpret5_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Reinterpret6
xlsub4_Reinterpret6 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret6'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert3_out1}, ...
                             {xlsub4_Reinterpret6_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Reinterpret7
xlsub4_Reinterpret7 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret7'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert2_out1}, ...
                             {xlsub4_Reinterpret7_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/Reinterpret8
xlsub4_Reinterpret8 = xBlock(struct('source', 'Reinterpret', 'name', 'Reinterpret8'), ...
                             struct('force_arith_type', 'on', ...
                                    'force_bin_pt', 'on'), ...
                             {xlsub4_Convert1_out1}, ...
                             {xlsub4_Reinterpret8_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/a1
xlsub4_a1 = xBlock(struct('source', 'Slice', 'name', 'a1'), ...
                   struct('nbits', 30, ...
                          'bit0', 18), ...
                   {xlsub4_Concat1_out1}, ...
                   {xlsub4_a1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/alucode1
xlsub4_alucode1 = xBlock(struct('source', 'Constant', 'name', 'alucode1'), ...
                         struct('const', 0, ...
                                'n_bits', 24, ...
                                'bin_pt', 23, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_alucode1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/alucode2
xlsub4_alucode2 = xBlock(struct('source', 'Constant', 'name', 'alucode2'), ...
                         struct('const', 0, ...
                                'n_bits', 24, ...
                                'bin_pt', 23, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_alucode2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/alucode4
xlsub4_alucode4_out1 = xSignal('xlsub4_alucode4_out1');
xlsub4_alucode4 = xBlock(struct('source', 'Constant', 'name', 'alucode4'), ...
                         struct('arith_type', 'Unsigned', ...
                                'const', 3, ...
                                'n_bits', 4, ...
                                'bin_pt', 0, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_alucode4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/ambw
xlsub4_opcode4_out1 = xSignal;
xlsub4_carryin4_out1 = xSignal;
xlsub4_carryinsel4_out1 = xSignal;
xlsub4_ambw_out1 = xSignal;
xlsub4_ambw = xBlock(struct('source', 'DSP48E', 'name', 'ambw'), ...
                     struct('pattern_from_creg', 'off', ...
                            'mask_from_creg', 'off', ...
                            'pattern_mask', '3FFFFFFFFFFF', ...
                            'use_creg', 'on', ...
                            'addsub_mode', 'TWO24'), ...
                     {xlsub4_Reinterpret15_out1, xlsub4_Reinterpret16_out1, xlsub4_Reinterpret12_out1, xlsub4_opcode4_out1, xlsub4_alucode4_out1, xlsub4_carryin4_out1, xlsub4_carryinsel4_out1}, ...
                     {xlsub4_ambw_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/apbw_re_slice2
xlsub4_apbw_re_slice2 = xBlock(struct('source', 'Slice', 'name', 'apbw_re_slice2'), ...
                               struct('nbits', 24, ...
                                      'bit0', 24), ...
                               {xlsub4_ambw_out1}, ...
                               {xlsub4_apbw_re_slice2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/apbw_re_slice3
xlsub4_apbw_re_slice3 = xBlock(struct('source', 'Slice', 'name', 'apbw_re_slice3'), ...
                               struct('nbits', 24, ...
                                      'mode', 'Lower Bit Location + Width'), ...
                               {xlsub4_ambw_out1}, ...
                               {xlsub4_apbw_re_slice3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/b1
xlsub4_b1 = xBlock(struct('source', 'Slice', 'name', 'b1'), ...
                   struct('nbits', 18, ...
                          'mode', 'Lower Bit Location + Width'), ...
                   {xlsub4_Concat1_out1}, ...
                   {xlsub4_b1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/carryin4
xlsub4_carryin4 = xBlock(struct('source', 'Constant', 'name', 'carryin4'), ...
                         struct('arith_type', 'Unsigned', ...
                                'const', 0, ...
                                'n_bits', 1, ...
                                'bin_pt', 0, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub4_carryin4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/carryinsel4
xlsub4_carryinsel4 = xBlock(struct('source', 'Constant', 'name', 'carryinsel4'), ...
                            struct('arith_type', 'Unsigned', ...
                                   'const', 0, ...
                                   'n_bits', 3, ...
                                   'bin_pt', 0, ...
                                   'explicit_period', 'on'), ...
                            {}, ...
                            {xlsub4_carryinsel4_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/dsp48_negate_dual1/opcode4
xlsub4_opcode4 = xBlock(struct('source', 'Constant', 'name', 'opcode4'), ...
                        struct('arith_type', 'Unsigned', ...
                               'const', 51, ...
                               'n_bits', 7, ...
                               'bin_pt', 0, ...
                               'explicit_period', 'on'), ...
                        {}, ...
                        {xlsub4_opcode4_out1});



end

function xlsub3_sel_gen()



%% inports
xlsub4_sync_in = xInport('sync_in');

%% outports
xlsub4_sel_out = xOutport('sel_out');

%% diagram

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sel_gen/Constant3
xlsub4_Constant3_out1 = xSignal;
xlsub4_Constant3 = xBlock(struct('source', 'Constant', 'name', 'Constant3'), ...
                          struct('arith_type', 'Unsigned', ...
                                 'const', 2^(FFTSize - 1), ...
                                 'n_bits', FFTSize, ...
                                 'bin_pt', 0, ...
                                 'explicit_period', 'on'), ...
                          {}, ...
                          {xlsub4_Constant3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sel_gen/Counter
xlsub4_Counter_out1 = xSignal;
xlsub4_Counter = xBlock(struct('source', 'Counter', 'name', 'Counter'), ...
                        struct('n_bits', FFTSize, ...
                               'rst', 'on', ...
                               'explicit_period', 'off', ...
                               'use_rpm', 'on'), ...
                        {xlsub4_sync_in}, ...
                        {xlsub4_Counter_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sel_gen/Relational
xlsub4_Relational = xBlock(struct('source', 'Relational', 'name', 'Relational'), ...
                           struct('mode', 'a>b'), ...
                           {xlsub4_Counter_out1, xlsub4_Constant3_out1}, ...
                           {xlsub4_sel_out});



end

function xlsub3_sel_gen2()



%% inports
xlsub4_sync_in = xInport('sync_in');

%% outports
xlsub4_sel_out = xOutport('sel_out');

%% diagram

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sel_gen2/Constant3
xlsub4_Constant3_out1 = xSignal;
xlsub4_Constant3 = xBlock(struct('source', 'Constant', 'name', 'Constant3'), ...
                          struct('arith_type', 'Unsigned', ...
                                 'const', 2^(FFTSize - 1), ...
                                 'n_bits', FFTSize, ...
                                 'bin_pt', 0, ...
                                 'explicit_period', 'on'), ...
                          {}, ...
                          {xlsub4_Constant3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sel_gen2/Counter
xlsub4_Counter_out1 = xSignal;
xlsub4_Counter = xBlock(struct('source', 'Counter', 'name', 'Counter'), ...
                        struct('n_bits', FFTSize, ...
                               'rst', 'on', ...
                               'explicit_period', 'off', ...
                               'use_rpm', 'on'), ...
                        {xlsub4_sync_in}, ...
                        {xlsub4_Counter_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sel_gen2/Relational
xlsub4_Relational = xBlock(struct('source', 'Relational', 'name', 'Relational'), ...
                           struct('mode', 'a>b'), ...
                           {xlsub4_Counter_out1, xlsub4_Constant3_out1}, ...
                           {xlsub4_sel_out});



end

function xlsub3_sync_tree_z_3()



%% inports
xlsub4_In1 = xInport('In1');

%% outports
xlsub4_Out1 = xOutport('Out1');
xlsub4_Out2 = xOutport('Out2');
xlsub4_Out3 = xOutport('Out3');
xlsub4_Out4 = xOutport('Out4');

%% diagram

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sync_tree_z^-3/Delay10
xlsub4_Delay9_out1 = xSignal;
xlsub4_Delay10 = xBlock(struct('source', 'Delay', 'name', 'Delay10'), ...
                        [], ...
                        {xlsub4_Delay9_out1}, ...
                        {xlsub4_Out4});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sync_tree_z^-3/Delay11
xlsub4_Delay11 = xBlock(struct('source', 'Delay', 'name', 'Delay11'), ...
                        [], ...
                        {xlsub4_Delay9_out1}, ...
                        {xlsub4_Out3});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sync_tree_z^-3/Delay12
xlsub4_Delay8_out1 = xSignal;
xlsub4_Delay12 = xBlock(struct('source', 'Delay', 'name', 'Delay12'), ...
                        [], ...
                        {xlsub4_Delay8_out1}, ...
                        {xlsub4_Out2});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sync_tree_z^-3/Delay13
xlsub4_Delay13 = xBlock(struct('source', 'Delay', 'name', 'Delay13'), ...
                        [], ...
                        {xlsub4_Delay8_out1}, ...
                        {xlsub4_Out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sync_tree_z^-3/Delay7
xlsub4_Delay7_out1 = xSignal;
xlsub4_Delay7 = xBlock(struct('source', 'Delay', 'name', 'Delay7'), ...
                       [], ...
                       {xlsub4_In1}, ...
                       {xlsub4_Delay7_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sync_tree_z^-3/Delay8
xlsub4_Delay8 = xBlock(struct('source', 'Delay', 'name', 'Delay8'), ...
                       [], ...
                       {xlsub4_Delay7_out1}, ...
                       {xlsub4_Delay8_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/mirror_spectrum/sync_tree_z^-3/Delay9
xlsub4_Delay9 = xBlock(struct('source', 'Delay', 'name', 'Delay9'), ...
                       [], ...
                       {xlsub4_Delay7_out1}, ...
                       {xlsub4_Delay9_out1});



end

end

function xlsub2_reorder2(bram_latency, din_delay, map_latency, din_bit_width)



%% inports
xlsub3_sync = xInport('sync');
xlsub3_din0 = xInport('din0');
xlsub3_din1 = xInport('din1');
xlsub3_din2 = xInport('din2');
xlsub3_din3 = xInport('din3');

%% outports
xlsub3_sync_out = xOutport('sync_out');
xlsub3_dout0 = xOutport('dout0');
xlsub3_dout1 = xOutport('dout1');
xlsub3_dout2 = xOutport('dout2');
xlsub3_dout3 = xOutport('dout3');

%% diagram






% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/Concat
xlsub3_delay_din0_out1 = xSignal;
xlsub3_delay_din1_out1 = xSignal;
xlsub3_Concat_out1 = xSignal;
xlsub3_Concat = xBlock(struct('source', 'Concat', 'name', 'Concat'), ...
                       [], ...
                       {xlsub3_delay_din0_out1, xlsub3_delay_din1_out1}, ...
                       {xlsub3_Concat_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/Concat1
xlsub3_delay_din2_out1 = xSignal;
xlsub3_delay_din3_out1 = xSignal;
xlsub3_Concat1_out1 = xSignal('xlsub3_Concat1_out1');
xlsub3_Concat1 = xBlock(struct('source', 'Concat', 'name', 'Concat1'), ...
                        [], ...
                        {xlsub3_delay_din2_out1, xlsub3_delay_din3_out1}, ...
                        {xlsub3_Concat1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/Concat2
xlsub3_Constant5_out1 = xSignal;
xlsub3_pre_sync_delay3_out1 = xSignal('xlsub3_pre_sync_delay3_out1');
xlsub3_Concat2_out1 = xSignal;
xlsub3_Concat2 = xBlock(struct('source', 'Concat', 'name', 'Concat2'), ...
                        [], ...
                        {xlsub3_Constant5_out1, xlsub3_pre_sync_delay3_out1}, ...
                        {xlsub3_Concat2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/Concat3
xlsub3_Constant7_out1 = xSignal;
xlsub3_pre_sync_delay2_out1 = xSignal;
xlsub3_Concat3_out1 = xSignal;
xlsub3_Concat3 = xBlock(struct('source', 'Concat', 'name', 'Concat3'), ...
                        [], ...
                        {xlsub3_Constant7_out1, xlsub3_pre_sync_delay2_out1}, ...
                        {xlsub3_Concat3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/Constant1
xlsub3_Constant1_out1 = xSignal;
xlsub3_Constant1 = xBlock(struct('source', 'Constant', 'name', 'Constant1'), ...
                          struct('arith_type', 'Boolean', ...
                                 'n_bits', 1, ...
                                 'bin_pt', 0, ...
                                 'explicit_period', 'on'), ...
                          {}, ...
                          {xlsub3_Constant1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/Constant5
xlsub3_Constant5 = xBlock(struct('source', 'Constant', 'name', 'Constant5'), ...
                          struct('arith_type', 'Boolean', ...
                                 'n_bits', 1, ...
                                 'bin_pt', 0, ...
                                 'explicit_period', 'on'), ...
                          {}, ...
                          {xlsub3_Constant5_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/Constant6
xlsub3_Constant6_out1 = xSignal;
xlsub3_Constant6 = xBlock(struct('source', 'Constant', 'name', 'Constant6'), ...
                          struct('arith_type', 'Boolean', ...
                                 'n_bits', 1, ...
                                 'bin_pt', 0, ...
                                 'explicit_period', 'on'), ...
                          {}, ...
                          {xlsub3_Constant6_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/Constant7
xlsub3_Constant7 = xBlock(struct('source', 'Constant', 'name', 'Constant7'), ...
                          struct('arith_type', 'Boolean', ...
                                 'const', 0, ...
                                 'n_bits', 1, ...
                                 'bin_pt', 0, ...
                                 'explicit_period', 'on'), ...
                          {}, ...
                          {xlsub3_Constant7_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/Dual Port RAM
xlsub3_Dual_Port_RAM_out1 = xSignal;
xlsub3_Dual_Port_RAM_out2 = xSignal;
xlsub3_Dual_Port_RAM = xBlock(struct('source', 'Dual Port RAM', 'name', 'Dual Port RAM'), ...
                              struct('depth', 2^(FFTSize), ...
                                     'latency', bram_latency, ...
                                     'write_mode_A', 'Read Before Write', ...
                                     'write_mode_B', 'Read Before Write'), ...
                              {xlsub3_Concat2_out1, xlsub3_Concat_out1, xlsub3_Constant1_out1, xlsub3_Concat3_out1, xlsub3_Concat1_out1, xlsub3_Constant1_out1}, ...
                              {xlsub3_Dual_Port_RAM_out1, xlsub3_Dual_Port_RAM_out2});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/apbw_re_slice1
xlsub3_apbw_re_slice1 = xBlock(struct('source', 'Slice', 'name', 'dout_slice_1'), ...
                               struct('nbits', din_bit_width*2, ...
                                      'mode', 'Lower Bit Location + Width'), ...
                               {xlsub3_Dual_Port_RAM_out1}, ...
                               {xlsub3_dout1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/apbw_re_slice2
xlsub3_apbw_re_slice2 = xBlock(struct('source', 'Slice', 'name', 'dout_slice_0'), ...
                               struct('nbits', din_bit_width*2, ...
                                      'mode', 'Upper Bit Location + Width', ...
                                      'bit0', din_bit_width*2), ...
                               {xlsub3_Dual_Port_RAM_out1}, ...
                               {xlsub3_dout0});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/apbw_re_slice3
xlsub3_apbw_re_slice3 = xBlock(struct('source', 'Slice', 'name', 'dout_slice_3'), ...
                               struct('nbits', din_bit_width*2, ...
                                      'mode', 'Lower Bit Location + Width'), ...
                               {xlsub3_Dual_Port_RAM_out2}, ...
                               {xlsub3_dout3});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/apbw_re_slice4
xlsub3_apbw_re_slice4 = xBlock(struct('source', 'Slice', 'name', 'dout_slice_2'), ...
                               struct('nbits', din_bit_width*2, ...
                                      'mode', 'Upper Bit Location + Width', ...
                                      'bit0', din_bit_width*2), ...
                               {xlsub3_Dual_Port_RAM_out2}, ...
                               {xlsub3_dout2});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/delay_din0
xlsub3_delay_din0 = xBlock(struct('source', 'Delay', 'name', 'delay_din0'), ...
                           struct('latency', din_delay), ...
                           {xlsub3_din0}, ...
                           {xlsub3_delay_din0_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/delay_din1
xlsub3_delay_din1 = xBlock(struct('source', 'Delay', 'name', 'delay_din1'), ...
                           struct('latency', din_delay), ...
                           {xlsub3_din1}, ...
                           {xlsub3_delay_din1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/delay_din2
xlsub3_delay_din2 = xBlock(struct('source', 'Delay', 'name', 'delay_din2'), ...
                           struct('latency', din_delay), ...
                           {xlsub3_din2}, ...
                           {xlsub3_delay_din2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/delay_din3
xlsub3_delay_din3 = xBlock(struct('source', 'Delay', 'name', 'delay_din3'), ...
                           struct('latency', din_delay), ...
                           {xlsub3_din3}, ...
                           {xlsub3_delay_din3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/post_sync_delay
xlsub3_sync_delay_en_out1 = xSignal;
xlsub3_post_sync_delay = xBlock(struct('source', 'Delay', 'name', 'post_sync_delay'), ...
                                struct('latency', 3+din_delay+map_latency), ...
                                {xlsub3_sync_delay_en_out1}, ...
                                {xlsub3_sync_out});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/pre_sync_delay2
xlsub3_addresser1_out1 = xSignal;
xlsub3_pre_sync_delay2 = xBlock(struct('source', 'Delay', 'name', 'pre_sync_delay2'), ...
                                struct('latency', din_delay), ...
                                {xlsub3_addresser1_out1}, ...
                                {xlsub3_pre_sync_delay2_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/pre_sync_delay3
xlsub3_addresser_out1 = xSignal;
xlsub3_pre_sync_delay3 = xBlock(struct('source', 'Delay', 'name', 'pre_sync_delay3'), ...
                                struct('latency', din_delay), ...
                                {xlsub3_addresser_out1}, ...
                                {xlsub3_pre_sync_delay3_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/sync_delay_en
xlsub3_sync_tree_out1 = xSignal;
xlsub3_sync_delay_en = xBlock(struct('source', 'casper_library/Delays/sync_delay_en', 'name', 'sync_delay_en'), ...
                              struct('DelayLen', 512), ...
                              {xlsub3_sync_tree_out1, xlsub3_Constant6_out1}, ...
                              {xlsub3_sync_delay_en_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/addresser
xlsub3_addresser_sub = xBlock(struct('source', @xlsub3_addresser, 'name', 'addresser'), ...
                          {}, ...
                          {xlsub3_sync_tree_out1}, ...
                          {xlsub3_addresser_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/addresser1
xlsub3_sync_tree_out2 = xSignal;
xlsub3_addresser1_sub = xBlock(struct('source', @xlsub3_addresser1, 'name', 'addresser1'), ...
                           {}, ...
                           {xlsub3_sync_tree_out2}, ...
                           {xlsub3_addresser1_out1});

                       

xlsub3_sync = xDelay(xlsub3_sync,0, 'sync_pre_delay');
% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/sync_tree
xlsub3_sync_tree_sub = xBlock(struct('source', @xlsub3_sync_tree, 'name', 'sync_tree'), ...
                          {}, ...
                          {xlsub3_sync}, ...
                          {xlsub3_sync_tree_out1, xlsub3_sync_tree_out2, [], []});



function xlsub3_addresser()



%% inports
xlsub4_sync_in = xInport('sync_in');

%% outports
xlsub4_addr_out = xOutport('addr_out');

%% diagram

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/addresser/Counter
xlsub4_Counter_out1 = xSignal;
xlsub4_Counter = xBlock(struct('source', 'Counter', 'name', 'Counter'), ...
                        struct('cnt_to', 1023, ...
                               'n_bits', FFTSize, ...
                               'rst', 'on', ...
                               'explicit_period', 'off', ...
                               'use_rpm', 'on'), ...
                        {xlsub4_sync_in}, ...
                        {xlsub4_Counter_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/addresser/Counter1
xlsub4_Counter1_out1 = xSignal;
xlsub4_Counter1 = xBlock(struct('source', 'Counter', 'name', 'Counter1'), ...
                         struct('cnt_to', 1023, ...
                                'operation', 'Down', ...
                                'start_count', 2^(FFTSize-1) -1, ...
                                'n_bits', FFTSize-1, ...
                                'rst', 'on', ...
                                'explicit_period', 'off', ...
                                'use_rpm', 'on'), ...
                         {xlsub4_sync_in}, ...
                         {xlsub4_Counter1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/addresser/Mux
xlsub4_Slice1_out1 = xSignal;
xlsub4_Slice2_out1 = xSignal;
xlsub4_Mux = xBlock(struct('source', 'Mux', 'name', 'Mux'), ...
                    struct('latency', map_latency, ...
                           'arith_type', 'Signed  (2''s comp)', ...
                           'n_bits', 8, ...
                           'bin_pt', 2), ...
                    {xlsub4_Slice1_out1, xlsub4_Slice2_out1, xlsub4_Counter1_out1}, ...
                    {xlsub4_addr_out});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/addresser/Slice1
xlsub4_Slice1 = xBlock(struct('source', 'Slice', 'name', 'Slice1'), ...
                       [], ...
                       {xlsub4_Counter_out1}, ...
                       {xlsub4_Slice1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/addresser/Slice2
xlsub4_Slice2 = xBlock(struct('source', 'Slice', 'name', 'Slice2'), ...
                       struct('nbits', FFTSize-1, ...
                              'mode', 'Lower Bit Location + Width'), ...
                       {xlsub4_Counter_out1}, ...
                       {xlsub4_Slice2_out1});



end

function xlsub3_addresser1()



%% inports
xlsub4_sync_in = xInport('sync_in');

%% outports
xlsub4_addr_out = xOutport('addr_out');

%% diagram

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/addresser1/Counter
xlsub4_Counter_out1 = xSignal;
xlsub4_Counter = xBlock(struct('source', 'Counter', 'name', 'Counter'), ...
                        struct('cnt_to', 1023, ...
                               'n_bits', FFTSize, ...
                               'rst', 'on', ...
                               'explicit_period', 'off', ...
                               'use_rpm', 'on'), ...
                        {xlsub4_sync_in}, ...
                        {xlsub4_Counter_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/addresser1/Counter1
xlsub4_Counter1_out1 = xSignal;
xlsub4_Counter1 = xBlock(struct('source', 'Counter', 'name', 'Counter1'), ...
                         struct('cnt_to', 1023, ...
                                'operation', 'Down', ...
                                'start_count', 2^(FFTSize-1) -1, ...
                                'n_bits', FFTSize-1, ...
                                'rst', 'on', ...
                                'explicit_period', 'off', ...
                                'use_rpm', 'on'), ...
                         {xlsub4_sync_in}, ...
                         {xlsub4_Counter1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/addresser1/Mux
xlsub4_Slice1_out1 = xSignal;
xlsub4_Slice2_out1 = xSignal;
xlsub4_Mux = xBlock(struct('source', 'Mux', 'name', 'Mux'), ...
                    struct('latency', map_latency, ...
                           'arith_type', 'Signed  (2''s comp)', ...
                           'n_bits', 8, ...
                           'bin_pt', 2), ...
                    {xlsub4_Slice1_out1, xlsub4_Slice2_out1, xlsub4_Counter1_out1}, ...
                    {xlsub4_addr_out});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/addresser1/Slice1
xlsub4_Slice1 = xBlock(struct('source', 'Slice', 'name', 'Slice1'), ...
                       [], ...
                       {xlsub4_Counter_out1}, ...
                       {xlsub4_Slice1_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/addresser1/Slice2
xlsub4_Slice2 = xBlock(struct('source', 'Slice', 'name', 'Slice2'), ...
                       struct('nbits', FFTSize-1, ...
                              'mode', 'Lower Bit Location + Width'), ...
                       {xlsub4_Counter_out1}, ...
                       {xlsub4_Slice2_out1});



end

function xlsub3_sync_tree()



%% inports
xlsub4_In1 = xInport('In1');

%% outports
xlsub4_Out1 = xOutport('Out1');
xlsub4_Out2 = xOutport('Out2');
xlsub4_Out3 = xOutport('Out3');
xlsub4_Out4 = xOutport('Out4');

%% diagram

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/sync_tree/Delay10
xlsub4_Delay9_out1 = xSignal;
xlsub4_Delay10 = xBlock(struct('source', 'Delay', 'name', 'Delay10'), ...
                        [], ...
                        {xlsub4_Delay9_out1}, ...
                        {xlsub4_Out4});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/sync_tree/Delay11
xlsub4_Delay11 = xBlock(struct('source', 'Delay', 'name', 'Delay11'), ...
                        [], ...
                        {xlsub4_Delay9_out1}, ...
                        {xlsub4_Out3});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/sync_tree/Delay12
xlsub4_Delay8_out1 = xSignal;
xlsub4_Delay12 = xBlock(struct('source', 'Delay', 'name', 'Delay12'), ...
                        [], ...
                        {xlsub4_Delay8_out1}, ...
                        {xlsub4_Out2});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/sync_tree/Delay13
xlsub4_Delay13 = xBlock(struct('source', 'Delay', 'name', 'Delay13'), ...
                        [], ...
                        {xlsub4_Delay8_out1}, ...
                        {xlsub4_Out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/sync_tree/Delay7
xlsub4_Delay7_out1 = xSignal;
xlsub4_Delay7 = xBlock(struct('source', 'Delay', 'name', 'Delay7'), ...
                       [], ...
                       {xlsub4_In1}, ...
                       {xlsub4_Delay7_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/sync_tree/Delay8
xlsub4_Delay8 = xBlock(struct('source', 'Delay', 'name', 'Delay8'), ...
                       [], ...
                       {xlsub4_Delay7_out1}, ...
                       {xlsub4_Delay8_out1});

% block: bi_real_unscr_4x_plan/biplex_4x_unscr/reorder2/sync_tree/Delay9
xlsub4_Delay9 = xBlock(struct('source', 'Delay', 'name', 'Delay9'), ...
                       [], ...
                       {xlsub4_Delay7_out1}, ...
                       {xlsub4_Delay9_out1});



end

end

end

