<stg><name>ChenIDct.1_Pipeline_VITIS_LOOP_249_2</name>


<trans_list>

<trans id="222" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %y_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln171 = store i4 0, i4 %i_10

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc197

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc197:0 %i = load i4 %i_10

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc197:1 %icmp_ln249 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln249"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc197:2 %add_ln249 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln249"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc197:3 %br_ln249 = br i1 %icmp_ln249, void %for.inc197.split, void %for.body202.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="4">
<![CDATA[
for.inc197.split:3 %trunc_ln250 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln250"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
for.inc197.split:4 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln250, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc197.split:7 %or_ln251 = or i8 %shl_ln, i8 4

]]></Node>
<StgValue><ssdm name="or_ln251"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="8">
<![CDATA[
for.inc197.split:8 %zext_ln251 = zext i8 %or_ln251

]]></Node>
<StgValue><ssdm name="zext_ln251"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc197.split:9 %aptr_1 = add i10 %zext_ln251, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:18 %lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_1, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
for.inc197.split:19 %zext_ln252_2 = zext i8 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln252_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc197.split:20 %IDCTBuff_addr_3 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln252_2

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:21 %a0 = load i9 %IDCTBuff_addr_3

]]></Node>
<StgValue><ssdm name="a0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc197.split:22 %or_ln253 = or i8 %shl_ln, i8 12

]]></Node>
<StgValue><ssdm name="or_ln253"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="8">
<![CDATA[
for.inc197.split:23 %zext_ln253 = zext i8 %or_ln253

]]></Node>
<StgValue><ssdm name="zext_ln253"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc197.split:24 %aptr_3 = add i10 %zext_ln253, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:32 %lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_3, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
for.inc197.split:33 %zext_ln254_1 = zext i8 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln254_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc197.split:34 %IDCTBuff_addr_5 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln254_1

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:35 %a1 = load i9 %IDCTBuff_addr_5

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc197.split:135 %store_ln171 = store i4 %add_ln249, i4 %i_10

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0">
<![CDATA[
for.body202.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="8">
<![CDATA[
for.inc197.split:5 %zext_ln250 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln250"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc197.split:6 %aptr = add i10 %zext_ln250, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:10 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc197.split:14 %or_ln252 = or i8 %shl_ln, i8 8

]]></Node>
<StgValue><ssdm name="or_ln252"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="8">
<![CDATA[
for.inc197.split:15 %zext_ln252 = zext i8 %or_ln252

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="8">
<![CDATA[
for.inc197.split:16 %zext_ln252_1 = zext i8 %or_ln252

]]></Node>
<StgValue><ssdm name="zext_ln252_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc197.split:17 %aptr_2 = add i10 %zext_ln252_1, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:21 %a0 = load i9 %IDCTBuff_addr_3

]]></Node>
<StgValue><ssdm name="a0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:25 %lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_2, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc197.split:29 %add_ln254 = add i9 %zext_ln252, i9 8

]]></Node>
<StgValue><ssdm name="add_ln254"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="9">
<![CDATA[
for.inc197.split:30 %zext_ln254 = zext i9 %add_ln254

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc197.split:31 %aptr_4 = add i10 %zext_ln254, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr_4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:35 %a1 = load i9 %IDCTBuff_addr_5

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc197.split:36 %add_ln255 = add i9 %zext_ln252, i9 12

]]></Node>
<StgValue><ssdm name="add_ln255"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="9">
<![CDATA[
for.inc197.split:37 %zext_ln255 = zext i9 %add_ln255

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc197.split:38 %aptr_5 = add i10 %zext_ln255, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr_5"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:39 %lshr_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_4, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc197.split:43 %or_ln256 = or i8 %shl_ln, i8 24

]]></Node>
<StgValue><ssdm name="or_ln256"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="8">
<![CDATA[
for.inc197.split:44 %zext_ln256 = zext i8 %or_ln256

]]></Node>
<StgValue><ssdm name="zext_ln256"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc197.split:45 %aptr_6 = add i10 %zext_ln256, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr_6"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:46 %lshr_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_5, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
for.inc197.split:47 %zext_ln256_1 = zext i8 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln256_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc197.split:48 %IDCTBuff_addr_7 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln256_1

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr_7"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:49 %a2 = load i9 %IDCTBuff_addr_7

]]></Node>
<StgValue><ssdm name="a2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc197.split:50 %or_ln257 = or i8 %shl_ln, i8 28

]]></Node>
<StgValue><ssdm name="or_ln257"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="8">
<![CDATA[
for.inc197.split:51 %zext_ln257 = zext i8 %or_ln257

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc197.split:52 %aptr_7 = add i10 %zext_ln257, i10 %y_read

]]></Node>
<StgValue><ssdm name="aptr_7"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:53 %lshr_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_6, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:57 %lshr_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_7, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
for.inc197.split:58 %zext_ln258 = zext i8 %lshr_ln7

]]></Node>
<StgValue><ssdm name="zext_ln258"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc197.split:59 %IDCTBuff_addr_9 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln258

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr_9"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:60 %a3 = load i9 %IDCTBuff_addr_9

]]></Node>
<StgValue><ssdm name="a3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
for.inc197.split:26 %zext_ln253_1 = zext i8 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln253_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc197.split:27 %IDCTBuff_addr_4 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln253_1

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:28 %b2 = load i9 %IDCTBuff_addr_4

]]></Node>
<StgValue><ssdm name="b2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:49 %a2 = load i9 %IDCTBuff_addr_7

]]></Node>
<StgValue><ssdm name="a2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="8">
<![CDATA[
for.inc197.split:54 %zext_ln257_1 = zext i8 %lshr_ln6

]]></Node>
<StgValue><ssdm name="zext_ln257_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc197.split:55 %IDCTBuff_addr_8 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln257_1

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr_8"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:56 %b3 = load i9 %IDCTBuff_addr_8

]]></Node>
<StgValue><ssdm name="b3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:60 %a3 = load i9 %IDCTBuff_addr_9

]]></Node>
<StgValue><ssdm name="a3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="41" op_0_bw="32">
<![CDATA[
for.inc197.split:61 %sext_ln268 = sext i32 %a0

]]></Node>
<StgValue><ssdm name="sext_ln268"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="40" op_0_bw="32">
<![CDATA[
for.inc197.split:62 %sext_ln265 = sext i32 %a0

]]></Node>
<StgValue><ssdm name="sext_ln265"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.inc197.split:63 %mul_ln265 = mul i40 %sext_ln265, i40 100

]]></Node>
<StgValue><ssdm name="mul_ln265"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="41" op_0_bw="32">
<![CDATA[
for.inc197.split:72 %sext_ln266_1 = sext i32 %a1

]]></Node>
<StgValue><ssdm name="sext_ln266_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:73 %mul_ln266_1 = mul i41 %sext_ln266_1, i41 2199023255268

]]></Node>
<StgValue><ssdm name="mul_ln266_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:76 %mul_ln267 = mul i41 %sext_ln266_1, i41 426

]]></Node>
<StgValue><ssdm name="mul_ln267"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:80 %mul_ln268 = mul i41 %sext_ln268, i41 502

]]></Node>
<StgValue><ssdm name="mul_ln268"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="8">
<![CDATA[
for.inc197.split:11 %zext_ln251_1 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln251_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc197.split:12 %IDCTBuff_addr = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln251_1

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:13 %b0 = load i9 %IDCTBuff_addr

]]></Node>
<StgValue><ssdm name="b0"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:28 %b2 = load i9 %IDCTBuff_addr_4

]]></Node>
<StgValue><ssdm name="b2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
for.inc197.split:40 %zext_ln255_1 = zext i8 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln255_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc197.split:41 %IDCTBuff_addr_6 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln255_1

]]></Node>
<StgValue><ssdm name="IDCTBuff_addr_6"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:42 %b1 = load i9 %IDCTBuff_addr_6

]]></Node>
<StgValue><ssdm name="b1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:56 %b3 = load i9 %IDCTBuff_addr_8

]]></Node>
<StgValue><ssdm name="b3"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.inc197.split:63 %mul_ln265 = mul i40 %sext_ln265, i40 100

]]></Node>
<StgValue><ssdm name="mul_ln265"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="40" op_0_bw="32">
<![CDATA[
for.inc197.split:65 %sext_ln265_2 = sext i32 %a3

]]></Node>
<StgValue><ssdm name="sext_ln265_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="41" op_0_bw="32">
<![CDATA[
for.inc197.split:66 %sext_ln265_3 = sext i32 %a3

]]></Node>
<StgValue><ssdm name="sext_ln265_3"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:67 %mul_ln265_1 = mul i41 %sext_ln265_3, i41 2199023255050

]]></Node>
<StgValue><ssdm name="mul_ln265_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="41" op_0_bw="32">
<![CDATA[
for.inc197.split:70 %sext_ln266 = sext i32 %a2

]]></Node>
<StgValue><ssdm name="sext_ln266"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:71 %mul_ln266 = mul i41 %sext_ln266, i41 426

]]></Node>
<StgValue><ssdm name="mul_ln266"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:73 %mul_ln266_1 = mul i41 %sext_ln266_1, i41 2199023255268

]]></Node>
<StgValue><ssdm name="mul_ln266_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:76 %mul_ln267 = mul i41 %sext_ln266_1, i41 426

]]></Node>
<StgValue><ssdm name="mul_ln267"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:77 %mul_ln267_1 = mul i41 %sext_ln266, i41 284

]]></Node>
<StgValue><ssdm name="mul_ln267_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:80 %mul_ln268 = mul i41 %sext_ln268, i41 502

]]></Node>
<StgValue><ssdm name="mul_ln268"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.inc197.split:81 %mul_ln268_1 = mul i40 %sext_ln265_2, i40 100

]]></Node>
<StgValue><ssdm name="mul_ln268_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="109" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:13 %b0 = load i9 %IDCTBuff_addr

]]></Node>
<StgValue><ssdm name="b0"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="9">
<![CDATA[
for.inc197.split:42 %b1 = load i9 %IDCTBuff_addr_6

]]></Node>
<StgValue><ssdm name="b1"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:67 %mul_ln265_1 = mul i41 %sext_ln265_3, i41 2199023255050

]]></Node>
<StgValue><ssdm name="mul_ln265_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:71 %mul_ln266 = mul i41 %sext_ln266, i41 426

]]></Node>
<StgValue><ssdm name="mul_ln266"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:77 %mul_ln267_1 = mul i41 %sext_ln266, i41 284

]]></Node>
<StgValue><ssdm name="mul_ln267_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.inc197.split:81 %mul_ln268_1 = mul i40 %sext_ln265_2, i40 100

]]></Node>
<StgValue><ssdm name="mul_ln268_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:85 %add_ln272 = add i32 %b1, i32 %b0

]]></Node>
<StgValue><ssdm name="add_ln272"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:89 %sub_ln273 = sub i32 %b0, i32 %b1

]]></Node>
<StgValue><ssdm name="sub_ln273"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="41" op_0_bw="32">
<![CDATA[
for.inc197.split:93 %sext_ln276 = sext i32 %b2

]]></Node>
<StgValue><ssdm name="sext_ln276"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:94 %mul_ln275 = mul i41 %sext_ln276, i41 196

]]></Node>
<StgValue><ssdm name="mul_ln275"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="41" op_0_bw="32">
<![CDATA[
for.inc197.split:95 %sext_ln275 = sext i32 %b3

]]></Node>
<StgValue><ssdm name="sext_ln275"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:96 %mul_ln275_1 = mul i41 %sext_ln275, i41 2199023255079

]]></Node>
<StgValue><ssdm name="mul_ln275_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:99 %mul_ln276 = mul i41 %sext_ln276, i41 473

]]></Node>
<StgValue><ssdm name="mul_ln276"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:100 %mul_ln276_1 = mul i41 %sext_ln275, i41 196

]]></Node>
<StgValue><ssdm name="mul_ln276_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="41" op_0_bw="40">
<![CDATA[
for.inc197.split:64 %sext_ln265_1 = sext i40 %mul_ln265

]]></Node>
<StgValue><ssdm name="sext_ln265_1"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:68 %add_ln265 = add i41 %mul_ln265_1, i41 %sext_ln265_1

]]></Node>
<StgValue><ssdm name="add_ln265"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:69 %c0 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln265, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="c0"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:74 %add_ln266 = add i41 %mul_ln266, i41 %mul_ln266_1

]]></Node>
<StgValue><ssdm name="add_ln266"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:75 %c1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln266, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="c1"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:78 %add_ln267 = add i41 %mul_ln267_1, i41 %mul_ln267

]]></Node>
<StgValue><ssdm name="add_ln267"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:79 %c2 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln267, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="c2"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="41" op_0_bw="40">
<![CDATA[
for.inc197.split:82 %sext_ln268_1 = sext i40 %mul_ln268_1

]]></Node>
<StgValue><ssdm name="sext_ln268_1"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:83 %add_ln268 = add i41 %sext_ln268_1, i41 %mul_ln268

]]></Node>
<StgValue><ssdm name="add_ln268"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:84 %c3 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln268, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="41" op_0_bw="32">
<![CDATA[
for.inc197.split:86 %sext_ln272 = sext i32 %add_ln272

]]></Node>
<StgValue><ssdm name="sext_ln272"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:87 %mul_ln272 = mul i41 %sext_ln272, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln272"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="41" op_0_bw="32">
<![CDATA[
for.inc197.split:90 %sext_ln273 = sext i32 %sub_ln273

]]></Node>
<StgValue><ssdm name="sext_ln273"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:91 %mul_ln273 = mul i41 %sext_ln273, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln273"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:94 %mul_ln275 = mul i41 %sext_ln276, i41 196

]]></Node>
<StgValue><ssdm name="mul_ln275"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:96 %mul_ln275_1 = mul i41 %sext_ln275, i41 2199023255079

]]></Node>
<StgValue><ssdm name="mul_ln275_1"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:99 %mul_ln276 = mul i41 %sext_ln276, i41 473

]]></Node>
<StgValue><ssdm name="mul_ln276"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:100 %mul_ln276_1 = mul i41 %sext_ln275, i41 196

]]></Node>
<StgValue><ssdm name="mul_ln276_1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:107 %a0_3 = add i32 %c0, i32 %c1

]]></Node>
<StgValue><ssdm name="a0_3"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:108 %a1_2 = sub i32 %c0, i32 %c1

]]></Node>
<StgValue><ssdm name="a1_2"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:109 %a2_2 = sub i32 %c3, i32 %c2

]]></Node>
<StgValue><ssdm name="a2_2"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:110 %a3_3 = add i32 %c3, i32 %c2

]]></Node>
<StgValue><ssdm name="a3_3"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:111 %sub_ln293 = sub i32 %a2_2, i32 %a1_2

]]></Node>
<StgValue><ssdm name="sub_ln293"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:115 %add_ln294 = add i32 %a2_2, i32 %a1_2

]]></Node>
<StgValue><ssdm name="add_ln294"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="147" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:87 %mul_ln272 = mul i41 %sext_ln272, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln272"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:88 %a0_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln272, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="a0_1"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:91 %mul_ln273 = mul i41 %sext_ln273, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln273"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:92 %a1_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln273, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="a1_1"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:97 %add_ln275 = add i41 %mul_ln275_1, i41 %mul_ln275

]]></Node>
<StgValue><ssdm name="add_ln275"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:98 %a2_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln275, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="a2_1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:101 %add_ln276 = add i41 %mul_ln276_1, i41 %mul_ln276

]]></Node>
<StgValue><ssdm name="add_ln276"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:102 %a3_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln276, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="a3_1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="41" op_0_bw="32">
<![CDATA[
for.inc197.split:112 %sext_ln293 = sext i32 %sub_ln293

]]></Node>
<StgValue><ssdm name="sext_ln293"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:113 %mul_ln293 = mul i41 %sext_ln293, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln293"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="41" op_0_bw="32">
<![CDATA[
for.inc197.split:116 %sext_ln294 = sext i32 %add_ln294

]]></Node>
<StgValue><ssdm name="sext_ln294"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:117 %mul_ln294 = mul i41 %sext_ln294, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln294"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="159" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:103 %b0_1 = add i32 %a3_1, i32 %a0_1

]]></Node>
<StgValue><ssdm name="b0_1"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:106 %b3_1 = sub i32 %a0_1, i32 %a3_1

]]></Node>
<StgValue><ssdm name="b3_1"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:113 %mul_ln293 = mul i41 %sext_ln293, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln293"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:114 %c1_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln293, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="c1_1"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.inc197.split:117 %mul_ln294 = mul i41 %sext_ln294, i41 362

]]></Node>
<StgValue><ssdm name="mul_ln294"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc197.split:118 %c2_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln294, i32 9, i32 40

]]></Node>
<StgValue><ssdm name="c2_1"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:119 %add_ln298 = add i32 %a3_3, i32 %b0_1

]]></Node>
<StgValue><ssdm name="add_ln298"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc197.split:120 %store_ln298 = store i32 %add_ln298, i9 %IDCTBuff_addr

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:133 %sub_ln305 = sub i32 %b0_1, i32 %a3_3

]]></Node>
<StgValue><ssdm name="sub_ln305"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="168" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:104 %b1_1 = add i32 %a2_1, i32 %a1_1

]]></Node>
<StgValue><ssdm name="b1_1"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:105 %b2_1 = sub i32 %a1_1, i32 %a2_1

]]></Node>
<StgValue><ssdm name="b2_1"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:121 %add_ln299 = add i32 %c2_1, i32 %b1_1

]]></Node>
<StgValue><ssdm name="add_ln299"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc197.split:122 %store_ln299 = store i32 %add_ln299, i9 %IDCTBuff_addr_3

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:131 %sub_ln304 = sub i32 %b1_1, i32 %c2_1

]]></Node>
<StgValue><ssdm name="sub_ln304"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="173" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:123 %add_ln300 = add i32 %c1_1, i32 %b2_1

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc197.split:124 %store_ln300 = store i32 %add_ln300, i9 %IDCTBuff_addr_4

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:129 %sub_ln303 = sub i32 %b2_1, i32 %c1_1

]]></Node>
<StgValue><ssdm name="sub_ln303"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="176" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:125 %add_ln301 = add i32 %a0_3, i32 %b3_1

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc197.split:126 %store_ln301 = store i32 %add_ln301, i9 %IDCTBuff_addr_5

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.split:127 %sub_ln302 = sub i32 %b3_1, i32 %a0_3

]]></Node>
<StgValue><ssdm name="sub_ln302"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="179" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc197.split:128 %store_ln302 = store i32 %sub_ln302, i9 %IDCTBuff_addr_6

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="180" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc197.split:130 %store_ln303 = store i32 %sub_ln303, i9 %IDCTBuff_addr_7

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="181" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc197.split:132 %store_ln304 = store i32 %sub_ln304, i9 %IDCTBuff_addr_8

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc197.split:0 %specpipeline_ln171 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln171"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc197.split:1 %speclooptripcount_ln171 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln171"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc197.split:2 %specloopname_ln249 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln249"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc197.split:134 %store_ln305 = store i32 %sub_ln305, i9 %IDCTBuff_addr_9

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
for.inc197.split:136 %br_ln249 = br void %for.inc197

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
