Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Oct 14 08:28:23 2021
| Host         : BRN320-124 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab7_1_control_sets_placed.rpt
| Design       : Lab7_1
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+----------------------------------+------------------+----------------+
|          Clock Signal          | Enable Signal |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------------------+---------------+----------------------------------+------------------+----------------+
|  nolabel_line18/inst/clk_out1  |               |                                  |                3 |              3 |
|  nolabel_line22/clock_out_OBUF |               | reset_IBUF                       |                1 |              3 |
|  nolabel_line18/inst/clk_out1  |               | nolabel_line22/count[31]_i_1_n_0 |                8 |             31 |
+--------------------------------+---------------+----------------------------------+------------------+----------------+


