OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/tmp/floorplan/6-pdn.def
[INFO ODB-0128] Design: instrumented_adder
[INFO ODB-0130]     Created 9 pins.
[INFO ODB-0131]     Created 59 components and 290 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 212 connections.
[INFO ODB-0133]     Created 29 nets and 78 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/tmp/floorplan/6-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 44160 38080
[INFO GPL-0006] NumInstances: 59
[INFO GPL-0007] NumPlaceInstances: 27
[INFO GPL-0008] NumFixedInstances: 32
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 29
[INFO GPL-0011] NumPins: 85
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 50000 50000
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 44160 38080
[INFO GPL-0016] CoreArea: 1051008000
[INFO GPL-0017] NonPlaceInstsArea: 90086400
[INFO GPL-0018] PlaceInstsArea: 216457600
[INFO GPL-0019] Util(%): 22.53
[INFO GPL-0020] StdInstsArea: 216457600
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG Error: 0.00000002 HPWL: 493650
[InitialPlace]  Iter: 2 CG Error: 0.00000008 HPWL: 439929
[InitialPlace]  Iter: 3 CG Error: 0.00000010 HPWL: 430347
[InitialPlace]  Iter: 4 CG Error: 0.00000010 HPWL: 425429
[InitialPlace]  Iter: 5 CG Error: 0.00000007 HPWL: 424372
[INFO GPL-0031] FillerInit: NumGCells: 50
[INFO GPL-0032] FillerInit: NumGNets: 29
[INFO GPL-0033] FillerInit: NumGPins: 85
[INFO GPL-0023] TargetDensity: 0.40
[INFO GPL-0024] AveragePlaceInstArea: 8016948
[INFO GPL-0025] IdealBinArea: 20042370
[INFO GPL-0026] IdealBinCnt: 52
[INFO GPL-0027] TotalBinArea: 1051008000
[INFO GPL-0028] BinCnt: 4 4
[INFO GPL-0029] BinSize: 9660 6800
[INFO GPL-0030] NumBins: 16
[NesterovSolve] Iter: 1 overflow: 0.312153 HPWL: 295652
[NesterovSolve] Iter: 10 overflow: 0.29305 HPWL: 298816
[NesterovSolve] Iter: 20 overflow: 0.271277 HPWL: 294051
[NesterovSolve] Iter: 30 overflow: 0.273236 HPWL: 293753
[NesterovSolve] Iter: 40 overflow: 0.272795 HPWL: 293519
[NesterovSolve] Iter: 50 overflow: 0.269484 HPWL: 292984
[NesterovSolve] Iter: 60 overflow: 0.270404 HPWL: 292999
[NesterovSolve] Iter: 70 overflow: 0.272185 HPWL: 293226
[NesterovSolve] Iter: 80 overflow: 0.271601 HPWL: 293167
[NesterovSolve] Iter: 90 overflow: 0.270702 HPWL: 293085
[NesterovSolve] Iter: 100 overflow: 0.270963 HPWL: 293171
[NesterovSolve] Iter: 110 overflow: 0.271414 HPWL: 293194
[NesterovSolve] Iter: 120 overflow: 0.270999 HPWL: 293104
[NesterovSolve] Iter: 130 overflow: 0.270539 HPWL: 293061
[NesterovSolve] Iter: 140 overflow: 0.270559 HPWL: 293129
[NesterovSolve] Iter: 150 overflow: 0.270426 HPWL: 293372
[NesterovSolve] Iter: 160 overflow: 0.269909 HPWL: 293448
[NesterovSolve] Iter: 170 overflow: 0.269354 HPWL: 293947
[NesterovSolve] Iter: 180 overflow: 0.268852 HPWL: 294483
[NesterovSolve] Iter: 190 overflow: 0.267919 HPWL: 293531
[NesterovSolve] Iter: 200 overflow: 0.266308 HPWL: 293621
[NesterovSolve] Iter: 210 overflow: 0.263762 HPWL: 293540
[NesterovSolve] Iter: 220 overflow: 0.260268 HPWL: 293658
[NesterovSolve] Iter: 230 overflow: 0.255514 HPWL: 293761
[NesterovSolve] Iter: 240 overflow: 0.248572 HPWL: 293958
[NesterovSolve] Iter: 250 overflow: 0.241381 HPWL: 294735
[NesterovSolve] Iter: 260 overflow: 0.234991 HPWL: 296308
[NesterovSolve] Iter: 270 overflow: 0.226287 HPWL: 295187
[NesterovSolve] Iter: 280 overflow: 0.215703 HPWL: 296036
[NesterovSolve] Iter: 290 overflow: 0.205482 HPWL: 297346
[NesterovSolve] Iter: 300 overflow: 0.187035 HPWL: 299506
[NesterovSolve] Iter: 310 overflow: 0.163266 HPWL: 304557
[NesterovSolve] Iter: 320 overflow: 0.140825 HPWL: 309161
[NesterovSolve] Iter: 330 overflow: 0.117433 HPWL: 314561
[NesterovSolve] Finished with Overflow: 0.098186
[WARNING STA-0053] /home/matt/work/asic-workshop/shuttle5/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 1, library sky130_fd_sc_hd__tt_025C_1v80 already exists.
###############################################################################
# Created by write_sdc
# Wed May 18 14:08:12 2022
###############################################################################
current_design instrumented_adder
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {chain}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[3]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {chain}]
set_load -pin_load 0.0334 [get_ports {outputs[3]}]
set_load -pin_load 0.0334 [get_ports {outputs[2]}]
set_load -pin_load 0.0334 [get_ports {outputs[1]}]
set_load -pin_load 0.0334 [get_ports {outputs[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.12    0.41    0.41 v _27_/Q (sky130_fd_sc_hd__dfxtp_2)
     5    0.04                           outputs[2] (net)
                  0.12    0.00    0.41 v _18_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.10    0.13    0.54 ^ _18_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.01                           _07_ (net)
                  0.10    0.00    0.55 ^ _20_/A (sky130_fd_sc_hd__nor2_2)
                  0.01    0.04    0.59 v _20_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.00                           _02_ (net)
                  0.01    0.00    0.59 v _27_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.11    0.40    0.40 v _25_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.04                           outputs[0] (net)
                  0.11    0.00    0.41 v _13_/A (sky130_fd_sc_hd__buf_1)
                  0.11    0.18    0.58 v _13_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _04_ (net)
                  0.11    0.00    0.58 v _14_/B (sky130_fd_sc_hd__nor2_2)
                  0.05    0.08    0.67 ^ _14_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.00                           _00_ (net)
                  0.05    0.00    0.67 ^ _25_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: _26_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _26_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _26_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.11    0.40    0.40 v _26_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[1] (net)
                  0.11    0.00    0.40 v _15_/A (sky130_fd_sc_hd__buf_1)
                  0.11    0.17    0.57 v _15_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _05_ (net)
                  0.11    0.00    0.57 v _17_/A2 (sky130_fd_sc_hd__o21a_2)
                  0.02    0.20    0.77 v _17_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _01_ (net)
                  0.02    0.00    0.77 v _26_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.77   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _26_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _28_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _28_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.23    0.46    0.46 ^ _28_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[3] (net)
                  0.23    0.00    0.46 ^ _22_/B1 (sky130_fd_sc_hd__a31o_2)
                  0.03    0.13    0.59 ^ _22_/X (sky130_fd_sc_hd__a31o_2)
     1    0.00                           _10_ (net)
                  0.03    0.00    0.59 ^ _23_/B (sky130_fd_sc_hd__and2b_2)
                  0.04    0.12    0.71 ^ _23_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _11_ (net)
                  0.04    0.00    0.71 ^ _24_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.07    0.78 ^ _24_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _03_ (net)
                  0.04    0.00    0.78 ^ _28_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.78   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _28_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.11    0.40    0.40 v _28_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[3] (net)
                  0.11    0.00    0.40 v outputs[3] (out)
                                  0.40   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  2.15   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: chain (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.06    0.04    2.04 v reset (in)
     5    0.03                           reset (net)
                  0.06    0.00    2.04 v _12_/A (sky130_fd_sc_hd__nor2_2)
                  0.08    0.12    2.16 ^ _12_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.00                           buffers_in[0] (net)
                  0.08    0.00    2.16 ^ buffers[0]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.20 v buffers[0]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[1] (net)
                  0.03    0.00    2.20 v buffers[1]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.24 ^ buffers[1]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[2] (net)
                  0.03    0.00    2.24 ^ buffers[2]/A (sky130_fd_sc_hd__inv_2)
                  0.01    0.03    2.27 v buffers[2]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[3] (net)
                  0.01    0.00    2.27 v buffers[3]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.31 ^ buffers[3]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[4] (net)
                  0.03    0.00    2.31 ^ buffers[4]/A (sky130_fd_sc_hd__inv_2)
                  0.01    0.03    2.33 v buffers[4]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[5] (net)
                  0.01    0.00    2.33 v buffers[5]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.37 ^ buffers[5]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[6] (net)
                  0.03    0.00    2.37 ^ buffers[6]/A (sky130_fd_sc_hd__inv_2)
                  0.01    0.03    2.40 v buffers[6]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[7] (net)
                  0.01    0.00    2.40 v buffers[7]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.43 ^ buffers[7]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[8] (net)
                  0.03    0.00    2.43 ^ buffers[8]/A (sky130_fd_sc_hd__inv_2)
                  0.01    0.03    2.46 v buffers[8]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[9] (net)
                  0.01    0.00    2.46 v buffers[9]/A (sky130_fd_sc_hd__inv_2)
                  0.19    0.15    2.61 ^ buffers[9]/Y (sky130_fd_sc_hd__inv_2)
     2    0.04                           chain (net)
                  0.19    0.00    2.61 ^ chain (out)
                                  2.61   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                  5.14   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _28_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.06    0.05    2.05 v reset (in)
     5    0.03                           reset (net)
                  0.06    0.00    2.05 v _21_/B1 (sky130_fd_sc_hd__a41o_2)
                  0.03    0.23    2.28 v _21_/X (sky130_fd_sc_hd__a41o_2)
     1    0.00                           _09_ (net)
                  0.03    0.00    2.28 v _23_/A_N (sky130_fd_sc_hd__and2b_2)
                  0.04    0.20    2.48 ^ _23_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _11_ (net)
                  0.04    0.00    2.48 ^ _24_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.07    2.55 ^ _24_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _03_ (net)
                  0.04    0.00    2.55 ^ _28_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.55   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                  7.15   slack (MET)


Startpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.26    0.54    0.54 ^ _27_/Q (sky130_fd_sc_hd__dfxtp_2)
     5    0.05                           outputs[2] (net)
                  0.26    0.00    0.54 ^ outputs[2] (out)
                                  0.54   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.24    0.52    0.52 ^ _25_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.04                           outputs[0] (net)
                  0.24    0.00    0.52 ^ outputs[0] (out)
                                  0.52   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: _26_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _26_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.23    0.51    0.51 ^ _26_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[1] (net)
                  0.23    0.00    0.51 ^ outputs[1] (out)
                                  0.51   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: chain (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.06    0.04    2.04 v reset (in)
     5    0.03                           reset (net)
                  0.06    0.00    2.04 v _12_/A (sky130_fd_sc_hd__nor2_2)
                  0.08    0.12    2.16 ^ _12_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.00                           buffers_in[0] (net)
                  0.08    0.00    2.16 ^ buffers[0]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.20 v buffers[0]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[1] (net)
                  0.03    0.00    2.20 v buffers[1]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.24 ^ buffers[1]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[2] (net)
                  0.03    0.00    2.24 ^ buffers[2]/A (sky130_fd_sc_hd__inv_2)
                  0.01    0.03    2.27 v buffers[2]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[3] (net)
                  0.01    0.00    2.27 v buffers[3]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.31 ^ buffers[3]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[4] (net)
                  0.03    0.00    2.31 ^ buffers[4]/A (sky130_fd_sc_hd__inv_2)
                  0.01    0.03    2.33 v buffers[4]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[5] (net)
                  0.01    0.00    2.33 v buffers[5]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.37 ^ buffers[5]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[6] (net)
                  0.03    0.00    2.37 ^ buffers[6]/A (sky130_fd_sc_hd__inv_2)
                  0.01    0.03    2.40 v buffers[6]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[7] (net)
                  0.01    0.00    2.40 v buffers[7]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.43 ^ buffers[7]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[8] (net)
                  0.03    0.00    2.43 ^ buffers[8]/A (sky130_fd_sc_hd__inv_2)
                  0.01    0.03    2.46 v buffers[8]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[9] (net)
                  0.01    0.00    2.46 v buffers[9]/A (sky130_fd_sc_hd__inv_2)
                  0.19    0.15    2.61 ^ buffers[9]/Y (sky130_fd_sc_hd__inv_2)
     2    0.04                           chain (net)
                  0.19    0.00    2.61 ^ chain (out)
                                  2.61   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                  5.14   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 5.14

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.35
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_25_/CLK ^
   0.03
_25_/CLK ^
   0.03      0.00       0.00

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             1.73e-05   3.24e-06   3.38e-11   2.05e-05  78.9%
Combinational          2.59e-06   2.91e-06   1.39e-10   5.50e-06  21.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.99e-05   6.15e-06   1.73e-10   2.60e-05 100.0%
                          76.4%      23.6%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 307 u^2 29% utilization.
area_report_end
