{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687914768596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687914768596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 22:12:48 2023 " "Processing started: Tue Jun 27 22:12:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687914768596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687914768596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CtrlULA -c CtrlULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off CtrlULA -c CtrlULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687914768596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1687914768867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrlula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlULA-rtl " "Found design unit 1: CtrlULA-rtl" {  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687914769278 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtrlULA " "Found entity 1: CtrlULA" {  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687914769278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687914769278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-tb " "Found design unit 1: testbench-tb" {  } { { "testbench.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/testbench.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687914769283 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/testbench.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687914769283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687914769283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CtrlULA " "Elaborating entity \"CtrlULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687914769331 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state CtrlULA.vhd(27) " "VHDL Process Statement warning at CtrlULA.vhd(27): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1687914769332 "|CtrlULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset CtrlULA.vhd(54) " "VHDL Process Statement warning at CtrlULA.vhd(54): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1687914769333 "|CtrlULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel CtrlULA.vhd(25) " "VHDL Process Statement warning at CtrlULA.vhd(25): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1687914769333 "|CtrlULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[0\] CtrlULA.vhd(25) " "Inferred latch for \"sel\[0\]\" at CtrlULA.vhd(25)" {  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687914769333 "|CtrlULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[1\] CtrlULA.vhd(25) " "Inferred latch for \"sel\[1\]\" at CtrlULA.vhd(25)" {  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687914769333 "|CtrlULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[2\] CtrlULA.vhd(25) " "Inferred latch for \"sel\[2\]\" at CtrlULA.vhd(25)" {  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687914769333 "|CtrlULA"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel\[0\]\$latch " "Latch sel\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[0\] " "Ports D and ENA on the latch are fed by the same signal funct\[0\]" {  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687914769818 ""}  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687914769818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel\[1\]\$latch " "Latch sel\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULAop\[1\] " "Ports D and ENA on the latch are fed by the same signal ULAop\[1\]" {  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687914769818 ""}  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687914769818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel\[2\]\$latch " "Latch sel\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULAop\[0\] " "Ports D and ENA on the latch are fed by the same signal ULAop\[0\]" {  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1687914769819 ""}  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1687914769819 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687914769971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687914770191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687914770191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687914770271 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687914770271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687914770271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687914770271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687914770300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 22:12:50 2023 " "Processing ended: Tue Jun 27 22:12:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687914770300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687914770300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687914770300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687914770300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687914772280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687914772280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 22:12:51 2023 " "Processing started: Tue Jun 27 22:12:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687914772280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687914772280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CtrlULA -c CtrlULA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CtrlULA -c CtrlULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687914772281 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687914772361 ""}
{ "Info" "0" "" "Project  = CtrlULA" {  } {  } 0 0 "Project  = CtrlULA" 0 0 "Fitter" 0 0 1687914772362 ""}
{ "Info" "0" "" "Revision = CtrlULA" {  } {  } 0 0 "Revision = CtrlULA" 0 0 "Fitter" 0 0 1687914772362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1687914772450 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CtrlULA EP3C5F256C6 " "Selected device EP3C5F256C6 for design \"CtrlULA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687914772456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687914772494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687914772494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687914772494 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687914772557 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687914772568 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687914772739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Device EP3C16F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687914772739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687914772739 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1687914772739 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687914772741 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687914772741 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687914772741 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687914772741 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687914772741 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1687914772741 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687914772742 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "No exact pin location assignment(s) for 16 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[0\] " "Pin sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sel[0] } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[1\] " "Pin sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sel[1] } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[2\] " "Pin sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sel[2] } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enRegA " "Pin enRegA not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { enRegA } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enRegA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enRegB " "Pin enRegB not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { enRegB } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enRegB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enRegC " "Pin enRegC not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { enRegC } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enRegC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULAop\[1\] " "Pin ULAop\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ULAop[1] } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULAop[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[5\] " "Pin funct\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { funct[5] } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { funct[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[0\] " "Pin funct\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { funct[0] } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { funct[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[2\] " "Pin funct\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { funct[2] } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { funct[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[1\] " "Pin funct\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { funct[1] } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { funct[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[3\] " "Pin funct\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { funct[3] } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { funct[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[4\] " "Pin funct\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { funct[4] } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { funct[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULAop\[0\] " "Pin ULAop\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ULAop[0] } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULAop[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687914773085 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1687914773085 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1687914773219 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CtrlULA.sdc " "Synopsys Design Constraints File file not found: 'CtrlULA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687914773220 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687914773221 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687914773223 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1687914773223 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1687914773224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1687914773249 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.s1 " "Destination node state.s1" {  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687914773249 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1687914773249 ""}  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687914773249 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sel\[2\]~4  " "Automatically promoted node sel\[2\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1687914773250 ""}  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 25 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687914773250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1687914773250 ""}  } { { "CtrlULA.vhd" "" { Text "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/CtrlULA.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687914773250 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687914773417 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687914773417 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687914773417 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687914773418 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687914773418 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687914773419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687914773419 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687914773419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687914773562 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1687914773562 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687914773562 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 8 6 0 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 8 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1687914773564 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1687914773564 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1687914773564 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1687914773564 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1687914773564 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1687914773564 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1687914773564 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1687914773564 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1687914773564 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1687914773564 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1687914773564 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1687914773564 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1687914773564 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687914773576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687914774055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687914774124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687914774138 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687914774853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687914774853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687914774984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1687914775321 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687914775321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687914775648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1687914775649 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687914775649 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1687914775654 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687914775690 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687914775924 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687914775958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687914776041 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687914776509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/output_files/CtrlULA.fit.smsg " "Generated suppressed messages file C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/output_files/CtrlULA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687914776904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5146 " "Peak virtual memory: 5146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687914777219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 22:12:57 2023 " "Processing ended: Tue Jun 27 22:12:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687914777219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687914777219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687914777219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687914777219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687914779184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687914779185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 22:12:58 2023 " "Processing started: Tue Jun 27 22:12:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687914779185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687914779185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CtrlULA -c CtrlULA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CtrlULA -c CtrlULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687914779185 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1687914780061 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687914780084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687914780374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 22:13:00 2023 " "Processing ended: Tue Jun 27 22:13:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687914780374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687914780374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687914780374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687914780374 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687914781040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687914782277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 22:13:01 2023 " "Processing started: Tue Jun 27 22:13:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687914782278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687914782278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CtrlULA -c CtrlULA " "Command: quartus_sta CtrlULA -c CtrlULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687914782278 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1687914782362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1687914782509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1687914782509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1687914782569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1687914782570 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1687914782708 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CtrlULA.sdc " "Synopsys Design Constraints File file not found: 'CtrlULA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1687914782761 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1687914782762 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782763 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ULAop\[0\] ULAop\[0\] " "create_clock -period 1.000 -name ULAop\[0\] ULAop\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782763 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782763 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1687914782764 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782765 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1687914782766 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1687914782775 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687914782884 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687914782884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.003 " "Worst-case setup slack is -0.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.003 ULAop\[0\]  " "   -0.003              -0.003 ULAop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clk  " "    0.154               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687914782886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.765 " "Worst-case hold slack is -0.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.765              -0.765 ULAop\[0\]  " "   -0.765              -0.765 ULAop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk  " "    0.311               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687914782892 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687914782900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687914782906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.000 clk  " "   -3.000              -6.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ULAop\[0\]  " "   -3.000              -3.000 ULAop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914782910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687914782910 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1687914782966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1687914782992 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1687914783355 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.046 " "Worst-case setup slack is 0.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 ULAop\[0\]  " "    0.046               0.000 ULAop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 clk  " "    0.258               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687914783402 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687914783410 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687914783410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.612 " "Worst-case hold slack is -0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612              -0.612 ULAop\[0\]  " "   -0.612              -0.612 ULAop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 clk  " "    0.301               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687914783414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687914783425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687914783436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.000 clk  " "   -3.000              -6.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ULAop\[0\]  " "   -3.000              -3.000 ULAop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687914783440 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1687914783565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783645 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687914783646 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687914783646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.102 " "Worst-case setup slack is -0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.102 ULAop\[0\]  " "   -0.102              -0.102 ULAop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 clk  " "    0.512               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687914783649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.531 " "Worst-case hold slack is -0.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.531              -0.531 ULAop\[0\]  " "   -0.531              -0.531 ULAop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clk  " "    0.139               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687914783666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687914783677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687914783694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.142 clk  " "   -3.000              -6.142 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ULAop\[0\]  " "   -3.000              -3.000 ULAop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687914783696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687914783696 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1687914783934 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1687914783935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687914784043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 22:13:04 2023 " "Processing ended: Tue Jun 27 22:13:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687914784043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687914784043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687914784043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687914784043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687914785689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687914785690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 22:13:05 2023 " "Processing started: Tue Jun 27 22:13:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687914785690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687914785690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CtrlULA -c CtrlULA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CtrlULA -c CtrlULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687914785690 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CtrlULA_6_1200mv_85c_slow.vho C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/ simulation " "Generated file CtrlULA_6_1200mv_85c_slow.vho in folder \"C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687914786127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CtrlULA_6_1200mv_0c_slow.vho C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/ simulation " "Generated file CtrlULA_6_1200mv_0c_slow.vho in folder \"C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687914786153 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CtrlULA_min_1200mv_0c_fast.vho C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/ simulation " "Generated file CtrlULA_min_1200mv_0c_fast.vho in folder \"C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687914786175 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CtrlULA.vho C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/ simulation " "Generated file CtrlULA.vho in folder \"C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687914786205 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CtrlULA_6_1200mv_85c_vhd_slow.sdo C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/ simulation " "Generated file CtrlULA_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687914786225 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CtrlULA_6_1200mv_0c_vhd_slow.sdo C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/ simulation " "Generated file CtrlULA_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687914786246 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CtrlULA_min_1200mv_0c_vhd_fast.sdo C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/ simulation " "Generated file CtrlULA_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687914786265 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CtrlULA_vhd.sdo C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/ simulation " "Generated file CtrlULA_vhd.sdo in folder \"C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687914786297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687914786386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 22:13:06 2023 " "Processing ended: Tue Jun 27 22:13:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687914786386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687914786386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687914786386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687914786386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687914787978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687914787978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 22:13:07 2023 " "Processing started: Tue Jun 27 22:13:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687914787978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687914787978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui CtrlULA CtrlULA " "Command: quartus_sh -t c:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui CtrlULA CtrlULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687914787979 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui CtrlULA CtrlULA " "Quartus(args): --block_on_gui CtrlULA CtrlULA" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1687914787979 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1687914788122 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1687914788211 ""}
{ "Warning" "0" "" "Warning: File CtrlULA_run_msim_gate_vhdl.do already exists - backing up current file as CtrlULA_run_msim_gate_vhdl.do.bak4" {  } {  } 0 0 "Warning: File CtrlULA_run_msim_gate_vhdl.do already exists - backing up current file as CtrlULA_run_msim_gate_vhdl.do.bak4" 0 0 "Quartus II" 0 0 1687914788318 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/lipef/OneDrive/횁rea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/CtrlULA_run_msim_gate_vhdl.do" {  } { { "C:/Users/lipef/OneDrive/횁rea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/CtrlULA_run_msim_gate_vhdl.do" "0" { Text "C:/Users/lipef/OneDrive/횁rea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/CtrlULA_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/lipef/OneDrive/횁rea de Trabalho/ULA/componentes/CtrlULA/simulation/modelsim/CtrlULA_run_msim_gate_vhdl.do" 0 0 "Quartus II" 0 0 1687914788328 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Quartus II" 0 0 1687916009492 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl " {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl " 0 0 "Quartus II" 0 0 1687916009493 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do CtrlULA_run_msim_gate_vhdl.do " {  } {  } 0 0 "ModelSim-Altera Info: # do CtrlULA_run_msim_gate_vhdl.do " 0 0 "Quartus II" 0 0 1687916009493 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Quartus II" 0 0 1687916009493 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Quartus II" 0 0 1687916009493 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Quartus II" 0 0 1687916009493 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Quartus II" 0 0 1687916009493 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Quartus II" 0 0 1687916009493 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:\\altera\\13.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:\\altera\\13.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Quartus II" 0 0 1687916009493 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Quartus II" 0 0 1687916009493 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\13.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\13.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." 0 0 "Quartus II" 0 0 1687916009493 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "Quartus II" 0 0 1687916009494 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1687916009494 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{CtrlULA.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{CtrlULA.vho\}" 0 0 "Quartus II" 0 0 1687916009494 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1687916009494 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Quartus II" 0 0 1687916009494 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Quartus II" 0 0 1687916009494 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Quartus II" 0 0 1687916009494 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Quartus II" 0 0 1687916009494 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Quartus II" 0 0 1687916009494 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package dffeas_pack" 0 0 "Quartus II" 0 0 1687916009494 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package altera_primitives_components" 0 0 "Quartus II" 0 0 1687916009494 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneiii_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneiii_atom_pack" 0 0 "Quartus II" 0 0 1687916009495 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneiii_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneiii_components" 0 0 "Quartus II" 0 0 1687916009495 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity CtrlULA" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity CtrlULA" 0 0 "Quartus II" 0 0 1687916009495 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of CtrlULA" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of CtrlULA" 0 0 "Quartus II" 0 0 1687916009495 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1687916009495 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/testbench.vhd\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/testbench.vhd\}" 0 0 "Quartus II" 0 0 1687916009495 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1687916009495 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Quartus II" 0 0 1687916009495 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Quartus II" 0 0 1687916009495 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Quartus II" 0 0 1687916009495 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package MATH_REAL" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package MATH_REAL" 0 0 "Quartus II" 0 0 1687916009496 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package NUMERIC_STD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package NUMERIC_STD" 0 0 "Quartus II" 0 0 1687916009496 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_arith" 0 0 "Quartus II" 0 0 1687916009496 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED" 0 0 "Quartus II" 0 0 1687916009496 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_textio" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_textio" 0 0 "Quartus II" 0 0 1687916009496 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity testbench" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity testbench" 0 0 "Quartus II" 0 0 1687916009496 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture tb of testbench" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture tb of testbench" 0 0 "Quartus II" 0 0 1687916009496 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Quartus II" 0 0 1687916009496 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Quartus II" 0 0 1687916009496 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package dffeas_pack" 0 0 "Quartus II" 0 0 1687916009496 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package altera_primitives_components" 0 0 "Quartus II" 0 0 1687916009496 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneiii_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneiii_atom_pack" 0 0 "Quartus II" 0 0 1687916009496 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneiii_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneiii_components" 0 0 "Quartus II" 0 0 1687916009497 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading entity CtrlULA" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading entity CtrlULA" 0 0 "Quartus II" 0 0 1687916009497 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1687916009497 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /DUT=CtrlULA_vhd.sdo -L altera -L cycloneiii -L gate_work -L work -voptargs=\"+acc\"  testbench" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /DUT=CtrlULA_vhd.sdo -L altera -L cycloneiii -L gate_work -L work -voptargs=\"+acc\"  testbench" 0 0 "Quartus II" 0 0 1687916009497 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L altera -L cycloneiii -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /DUT=CtrlULA_vhd.sdo -t 1ps testbench " {  } {  } 0 0 "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L altera -L cycloneiii -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /DUT=CtrlULA_vhd.sdo -t 1ps testbench " 0 0 "Quartus II" 0 0 1687916009497 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "Quartus II" 0 0 1687916009497 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "Quartus II" 0 0 1687916009497 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "Quartus II" 0 0 1687916009497 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.math_real(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.math_real(body)" 0 0 "Quartus II" 0 0 1687916009497 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.numeric_std(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.numeric_std(body)" 0 0 "Quartus II" 0 0 1687916009497 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "Quartus II" 0 0 1687916009497 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)" 0 0 "Quartus II" 0 0 1687916009498 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_textio(body)" 0 0 "Quartus II" 0 0 1687916009498 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "Quartus II" 0 0 1687916009498 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "Quartus II" 0 0 1687916009498 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera.dffeas_pack" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera.dffeas_pack" 0 0 "Quartus II" 0 0 1687916009498 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera.altera_primitives_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera.altera_primitives_components" 0 0 "Quartus II" 0 0 1687916009498 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_atom_pack(body)" 0 0 "Quartus II" 0 0 1687916009498 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_components" 0 0 "Quartus II" 0 0 1687916009498 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.testbench(tb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.testbench(tb)" 0 0 "Quartus II" 0 0 1687916009498 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1687916009498 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1687916009498 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.ctrlula(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.ctrlula(structure)" 0 0 "Quartus II" 0 0 1687916009498 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_io_obuf(arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_io_obuf(arch)" 0 0 "Quartus II" 0 0 1687916009498 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_io_ibuf(arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_io_ibuf(arch)" 0 0 "Quartus II" 0 0 1687916009498 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_lcell_comb(vital_lcell_comb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_lcell_comb(vital_lcell_comb)" 0 0 "Quartus II" 0 0 1687916009499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_clkctrl(vital_clkctrl)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_clkctrl(vital_clkctrl)" 0 0 "Quartus II" 0 0 1687916009499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_ena_reg(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiii.cycloneiii_ena_reg(behave)" 0 0 "Quartus II" 0 0 1687916009499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)" 0 0 "Quartus II" 0 0 1687916009499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading instances from CtrlULA_vhd.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading instances from CtrlULA_vhd.sdo" 0 0 "Quartus II" 0 0 1687916009499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading timing data from CtrlULA_vhd.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading timing data from CtrlULA_vhd.sdo" 0 0 "Quartus II" 0 0 1687916009499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." 0 0 "Quartus II" 0 0 1687916009499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/testbench.vhd" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/lipef/OneDrive/햞ea de Trabalho/ULA/componentes/CtrlULA/testbench.vhd" 0 0 "Quartus II" 0 0 1687916009499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1687916009499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Quartus II" 0 0 1687916009499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Quartus II" 0 0 1687916009499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Quartus II" 0 0 1687916009499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Quartus II" 0 0 1687916009499 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Quartus II" 0 0 1687916009500 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Quartus II" 0 0 1687916009500 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: Test done." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: Test done." 0 0 "Quartus II" 0 0 1687916009500 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 400 ns  Iteration: 0  Instance: /testbench" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 400 ns  Iteration: 0  Instance: /testbench" 0 0 "Quartus II" 0 0 1687916009500 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break key hit " {  } {  } 0 0 "ModelSim-Altera Info: # Break key hit " 0 0 "Quartus II" 0 0 1687916009500 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break in Process VITALtiming at C:/altera/13.1/modelsim_ase/win32aloem/../altera/vhdl/src/cycloneiii/cycloneiii_atoms.vhd line 8237" {  } {  } 0 0 "ModelSim-Altera Info: # Break in Process VITALtiming at C:/altera/13.1/modelsim_ase/win32aloem/../altera/vhdl/src/cycloneiii/cycloneiii_atoms.vhd line 8237" 0 0 "Quartus II" 0 0 1687916009500 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Quartus II" 0 0 1687916009613 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/lipef/OneDrive/횁rea de Trabalho/ULA/componentes/CtrlULA/CtrlULA_nativelink_simulation.rpt" {  } { { "C:/Users/lipef/OneDrive/횁rea de Trabalho/ULA/componentes/CtrlULA/CtrlULA_nativelink_simulation.rpt" "0" { Text "C:/Users/lipef/OneDrive/횁rea de Trabalho/ULA/componentes/CtrlULA/CtrlULA_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/lipef/OneDrive/횁rea de Trabalho/ULA/componentes/CtrlULA/CtrlULA_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1687916009614 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687916010144 ""}
