-------------------------------------------------------------------------------
-- Title      : Testbench for design "top_last_division"
-- Project    : 
-------------------------------------------------------------------------------
-- File       : top_last_division_tb.vhd
-- Author     :   <Martin@MARTIN-PC>
-- Company    : 
-- Created    : 2018-04-27
-- Last update: 2018-04-27
-- Platform   : 
-- Standard   : VHDL'93/02
-------------------------------------------------------------------------------
-- Description: 
-------------------------------------------------------------------------------
-- Copyright (c) 2018 
-------------------------------------------------------------------------------
-- Revisions  :
-- Date        Version  Author  Description
-- 2018-04-27  1.0      Martin	Created
-------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;

-------------------------------------------------------------------------------

entity top_last_division_tb is

end entity top_last_division_tb;

-------------------------------------------------------------------------------

architecture Behavioral of top_last_division_tb is

  -- component ports
  signal clk                  : std_logic;
  signal reset_n              : std_logic;
  signal clk_en               : std_logic;
  signal input_last_division  : input_last_division_reg_type;
  signal output_last_division : output_last_division_reg_type;

  -- clock
  signal Clk : std_logic := '1';

begin  -- architecture Behavioral

  -- component instantiation
  DUT: entity work.top_last_division
    port map (
      clk                  => clk,
      reset_n              => reset_n,
      clk_en               => clk_en,
      input_last_division  => input_last_division,
      output_last_division => output_last_division);

  -- clock generation
  Clk <= not Clk after 10 ns;

  -- waveform generation
  WaveGen_Proc: process
  begin
    -- insert signal assignments here

    wait until Clk = '1';
  end process WaveGen_Proc;

  

end architecture Behavioral;

-------------------------------------------------------------------------------

configuration top_last_division_tb_Behavioral_cfg of top_last_division_tb is
  for Behavioral
  end for;
end top_last_division_tb_Behavioral_cfg;

-------------------------------------------------------------------------------
