{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 15:45:07 2015 " "Info: Processing started: Wed Jun 10 15:45:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scitac -c scitac --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scitac -c scitac --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "hz " "Info: Detected ripple clock \"hz\" as buffer" {  } { { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "registr\[15\] " "Info: Detected ripple clock \"registr\[15\]\" as buffer" {  } { { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 48 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "registr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count\[0\] register count\[20\] 145.77 MHz 6.86 ns Internal " "Info: Clock \"clk\" has Internal fmax of 145.77 MHz between source register \"count\[0\]\" and destination register \"count\[20\]\" (period= 6.86 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.601 ns + Longest register register " "Info: + Longest register to register delay is 6.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCFF_X12_Y6_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y6_N31; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.596 ns) 2.501 ns Add1~1 2 COMB LCCOMB_X22_Y6_N0 2 " "Info: 2: + IC(1.905 ns) + CELL(0.596 ns) = 2.501 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 2; COMB Node = 'Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { count[0] Add1~1 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.587 ns Add1~3 3 COMB LCCOMB_X22_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.587 ns; Loc. = LCCOMB_X22_Y6_N2; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~1 Add1~3 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.673 ns Add1~5 4 COMB LCCOMB_X22_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.673 ns; Loc. = LCCOMB_X22_Y6_N4; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~3 Add1~5 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.759 ns Add1~7 5 COMB LCCOMB_X22_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.759 ns; Loc. = LCCOMB_X22_Y6_N6; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~5 Add1~7 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.845 ns Add1~9 6 COMB LCCOMB_X22_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.845 ns; Loc. = LCCOMB_X22_Y6_N8; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~7 Add1~9 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.931 ns Add1~11 7 COMB LCCOMB_X22_Y6_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.931 ns; Loc. = LCCOMB_X22_Y6_N10; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~9 Add1~11 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.017 ns Add1~13 8 COMB LCCOMB_X22_Y6_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.017 ns; Loc. = LCCOMB_X22_Y6_N12; Fanout = 2; COMB Node = 'Add1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~11 Add1~13 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.207 ns Add1~15 9 COMB LCCOMB_X22_Y6_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 3.207 ns; Loc. = LCCOMB_X22_Y6_N14; Fanout = 2; COMB Node = 'Add1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Add1~13 Add1~15 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.293 ns Add1~17 10 COMB LCCOMB_X22_Y6_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.293 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 2; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~15 Add1~17 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.379 ns Add1~19 11 COMB LCCOMB_X22_Y6_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.379 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 2; COMB Node = 'Add1~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~17 Add1~19 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.465 ns Add1~21 12 COMB LCCOMB_X22_Y6_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.465 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 2; COMB Node = 'Add1~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~19 Add1~21 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.551 ns Add1~23 13 COMB LCCOMB_X22_Y6_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.551 ns; Loc. = LCCOMB_X22_Y6_N22; Fanout = 2; COMB Node = 'Add1~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~21 Add1~23 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.637 ns Add1~25 14 COMB LCCOMB_X22_Y6_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.637 ns; Loc. = LCCOMB_X22_Y6_N24; Fanout = 2; COMB Node = 'Add1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~23 Add1~25 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.723 ns Add1~27 15 COMB LCCOMB_X22_Y6_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.723 ns; Loc. = LCCOMB_X22_Y6_N26; Fanout = 2; COMB Node = 'Add1~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~25 Add1~27 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.809 ns Add1~29 16 COMB LCCOMB_X22_Y6_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.809 ns; Loc. = LCCOMB_X22_Y6_N28; Fanout = 2; COMB Node = 'Add1~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~27 Add1~29 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.984 ns Add1~31 17 COMB LCCOMB_X22_Y6_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 3.984 ns; Loc. = LCCOMB_X22_Y6_N30; Fanout = 2; COMB Node = 'Add1~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { Add1~29 Add1~31 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.070 ns Add1~33 18 COMB LCCOMB_X22_Y5_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 4.070 ns; Loc. = LCCOMB_X22_Y5_N0; Fanout = 2; COMB Node = 'Add1~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~31 Add1~33 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.156 ns Add1~35 19 COMB LCCOMB_X22_Y5_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 4.156 ns; Loc. = LCCOMB_X22_Y5_N2; Fanout = 2; COMB Node = 'Add1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~33 Add1~35 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.242 ns Add1~37 20 COMB LCCOMB_X22_Y5_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 4.242 ns; Loc. = LCCOMB_X22_Y5_N4; Fanout = 2; COMB Node = 'Add1~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~35 Add1~37 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.328 ns Add1~39 21 COMB LCCOMB_X22_Y5_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 4.328 ns; Loc. = LCCOMB_X22_Y5_N6; Fanout = 2; COMB Node = 'Add1~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~37 Add1~39 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.834 ns Add1~40 22 COMB LCCOMB_X22_Y5_N8 1 " "Info: 22: + IC(0.000 ns) + CELL(0.506 ns) = 4.834 ns; Loc. = LCCOMB_X22_Y5_N8; Fanout = 1; COMB Node = 'Add1~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add1~39 Add1~40 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.206 ns) 6.493 ns count~9 23 COMB LCCOMB_X24_Y6_N16 1 " "Info: 23: + IC(1.453 ns) + CELL(0.206 ns) = 6.493 ns; Loc. = LCCOMB_X24_Y6_N16; Fanout = 1; COMB Node = 'count~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { Add1~40 count~9 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.601 ns count\[20\] 24 REG LCFF_X24_Y6_N17 3 " "Info: 24: + IC(0.000 ns) + CELL(0.108 ns) = 6.601 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 3; REG Node = 'count\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count~9 count[20] } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.243 ns ( 49.13 % ) " "Info: Total cell delay = 3.243 ns ( 49.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.358 ns ( 50.87 % ) " "Info: Total interconnect delay = 3.358 ns ( 50.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.601 ns" { count[0] Add1~1 Add1~3 Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~19 Add1~21 Add1~23 Add1~25 Add1~27 Add1~29 Add1~31 Add1~33 Add1~35 Add1~37 Add1~39 Add1~40 count~9 count[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.601 ns" { count[0] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~15 {} Add1~17 {} Add1~19 {} Add1~21 {} Add1~23 {} Add1~25 {} Add1~27 {} Add1~29 {} Add1~31 {} Add1~33 {} Add1~35 {} Add1~37 {} Add1~39 {} Add1~40 {} count~9 {} count[20] {} } { 0.000ns 1.905ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.453ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.736 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns count\[20\] 3 REG LCFF_X24_Y6_N17 3 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 3; REG Node = 'count\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl count[20] } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl count[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} count[20] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.731 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.731 ns count\[0\] 3 REG LCFF_X12_Y6_N31 4 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X12_Y6_N31; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { clk~clkctrl count[0] } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.66 % ) " "Info: Total cell delay = 1.766 ns ( 64.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 35.34 % ) " "Info: Total interconnect delay = 0.965 ns ( 35.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl count[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} count[20] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.601 ns" { count[0] Add1~1 Add1~3 Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~19 Add1~21 Add1~23 Add1~25 Add1~27 Add1~29 Add1~31 Add1~33 Add1~35 Add1~37 Add1~39 Add1~40 count~9 count[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.601 ns" { count[0] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~15 {} Add1~17 {} Add1~19 {} Add1~21 {} Add1~23 {} Add1~25 {} Add1~27 {} Add1~29 {} Add1~31 {} Add1~33 {} Add1~35 {} Add1~37 {} Add1~39 {} Add1~40 {} count~9 {} count[20] {} } { 0.000ns 1.905ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.453ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl count[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} count[20] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "misto_b3\[0\] pricist clk 3.632 ns register " "Info: tsu for register \"misto_b3\[0\]\" (data pin = \"pricist\", clock pin = \"clk\") is 3.632 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.740 ns + Longest pin register " "Info: + Longest pin to register delay is 10.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns pricist 1 PIN PIN_144 7 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_144; Fanout = 7; PIN Node = 'pricist'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pricist } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.233 ns) + CELL(0.370 ns) 8.557 ns misto_b3~0 2 COMB LCCOMB_X26_Y13_N8 4 " "Info: 2: + IC(7.233 ns) + CELL(0.370 ns) = 8.557 ns; Loc. = LCCOMB_X26_Y13_N8; Fanout = 4; COMB Node = 'misto_b3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.603 ns" { pricist misto_b3~0 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.206 ns) 10.632 ns misto_b3~1 3 COMB LCCOMB_X17_Y9_N0 1 " "Info: 3: + IC(1.869 ns) + CELL(0.206 ns) = 10.632 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 1; COMB Node = 'misto_b3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { misto_b3~0 misto_b3~1 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.740 ns misto_b3\[0\] 4 REG LCFF_X17_Y9_N1 12 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 10.740 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 12; REG Node = 'misto_b3\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { misto_b3~1 misto_b3[0] } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 15.25 % ) " "Info: Total cell delay = 1.638 ns ( 15.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.102 ns ( 84.75 % ) " "Info: Total interconnect delay = 9.102 ns ( 84.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.740 ns" { pricist misto_b3~0 misto_b3~1 misto_b3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.740 ns" { pricist {} pricist~combout {} misto_b3~0 {} misto_b3~1 {} misto_b3[0] {} } { 0.000ns 0.000ns 7.233ns 1.869ns 0.000ns } { 0.000ns 0.954ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.068 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.970 ns) 3.668 ns hz 2 REG LCFF_X22_Y4_N11 2 " "Info: 2: + IC(1.598 ns) + CELL(0.970 ns) = 3.668 ns; Loc. = LCFF_X22_Y4_N11; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clk hz } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.000 ns) 5.559 ns hz~clkctrl 3 COMB CLKCTRL_G6 16 " "Info: 3: + IC(1.891 ns) + CELL(0.000 ns) = 5.559 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { hz hz~clkctrl } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 7.068 ns misto_b3\[0\] 4 REG LCFF_X17_Y9_N1 12 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 7.068 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 12; REG Node = 'misto_b3\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { hz~clkctrl misto_b3[0] } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.71 % ) " "Info: Total cell delay = 2.736 ns ( 38.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.332 ns ( 61.29 % ) " "Info: Total interconnect delay = 4.332 ns ( 61.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { clk hz hz~clkctrl misto_b3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} misto_b3[0] {} } { 0.000ns 0.000ns 1.598ns 1.891ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.740 ns" { pricist misto_b3~0 misto_b3~1 misto_b3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.740 ns" { pricist {} pricist~combout {} misto_b3~0 {} misto_b3~1 {} misto_b3[0] {} } { 0.000ns 0.000ns 7.233ns 1.869ns 0.000ns } { 0.000ns 0.954ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { clk hz hz~clkctrl misto_b3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} misto_b3[0] {} } { 0.000ns 0.000ns 1.598ns 1.891ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segment\[1\] misto_b0\[2\] 22.966 ns register " "Info: tco from clock \"clk\" to destination pin \"segment\[1\]\" through register \"misto_b0\[2\]\" is 22.966 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.090 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.970 ns) 3.668 ns hz 2 REG LCFF_X22_Y4_N11 2 " "Info: 2: + IC(1.598 ns) + CELL(0.970 ns) = 3.668 ns; Loc. = LCFF_X22_Y4_N11; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clk hz } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.000 ns) 5.559 ns hz~clkctrl 3 COMB CLKCTRL_G6 16 " "Info: 3: + IC(1.891 ns) + CELL(0.000 ns) = 5.559 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { hz hz~clkctrl } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.666 ns) 7.090 ns misto_b0\[2\] 4 REG LCFF_X26_Y13_N19 11 " "Info: 4: + IC(0.865 ns) + CELL(0.666 ns) = 7.090 ns; Loc. = LCFF_X26_Y13_N19; Fanout = 11; REG Node = 'misto_b0\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { hz~clkctrl misto_b0[2] } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.59 % ) " "Info: Total cell delay = 2.736 ns ( 38.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.354 ns ( 61.41 % ) " "Info: Total interconnect delay = 4.354 ns ( 61.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.090 ns" { clk hz hz~clkctrl misto_b0[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.090 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} misto_b0[2] {} } { 0.000ns 0.000ns 1.598ns 1.891ns 0.865ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.572 ns + Longest register pin " "Info: + Longest register to pin delay is 15.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misto_b0\[2\] 1 REG LCFF_X26_Y13_N19 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N19; Fanout = 11; REG Node = 'misto_b0\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misto_b0[2] } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.651 ns) 2.294 ns Mux6~0 2 COMB LCCOMB_X20_Y13_N8 1 " "Info: 2: + IC(1.643 ns) + CELL(0.651 ns) = 2.294 ns; Loc. = LCCOMB_X20_Y13_N8; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { misto_b0[2] Mux6~0 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.647 ns) 4.803 ns Mux34~1 3 COMB LCCOMB_X26_Y12_N26 1 " "Info: 3: + IC(1.862 ns) + CELL(0.647 ns) = 4.803 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 1; COMB Node = 'Mux34~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { Mux6~0 Mux34~1 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.651 ns) 7.273 ns Mux34~3 4 COMB LCCOMB_X26_Y12_N22 1 " "Info: 4: + IC(1.819 ns) + CELL(0.651 ns) = 7.273 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 1; COMB Node = 'Mux34~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { Mux34~1 Mux34~3 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.366 ns) 9.097 ns Mux34 5 COMB LCCOMB_X22_Y11_N16 1 " "Info: 5: + IC(1.458 ns) + CELL(0.366 ns) = 9.097 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 1; COMB Node = 'Mux34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { Mux34~3 Mux34 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.239 ns) + CELL(3.236 ns) 15.572 ns segment\[1\] 6 PIN PIN_52 0 " "Info: 6: + IC(3.239 ns) + CELL(3.236 ns) = 15.572 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'segment\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.475 ns" { Mux34 segment[1] } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.551 ns ( 35.65 % ) " "Info: Total cell delay = 5.551 ns ( 35.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.021 ns ( 64.35 % ) " "Info: Total interconnect delay = 10.021 ns ( 64.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.572 ns" { misto_b0[2] Mux6~0 Mux34~1 Mux34~3 Mux34 segment[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.572 ns" { misto_b0[2] {} Mux6~0 {} Mux34~1 {} Mux34~3 {} Mux34 {} segment[1] {} } { 0.000ns 1.643ns 1.862ns 1.819ns 1.458ns 3.239ns } { 0.000ns 0.651ns 0.647ns 0.651ns 0.366ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.090 ns" { clk hz hz~clkctrl misto_b0[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.090 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} misto_b0[2] {} } { 0.000ns 0.000ns 1.598ns 1.891ns 0.865ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.572 ns" { misto_b0[2] Mux6~0 Mux34~1 Mux34~3 Mux34 segment[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.572 ns" { misto_b0[2] {} Mux6~0 {} Mux34~1 {} Mux34~3 {} Mux34 {} segment[1] {} } { 0.000ns 1.643ns 1.862ns 1.819ns 1.458ns 3.239ns } { 0.000ns 0.651ns 0.647ns 0.651ns 0.366ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "misto_b3\[0\] reset clk -0.659 ns register " "Info: th for register \"misto_b3\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is -0.659 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.068 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.970 ns) 3.668 ns hz 2 REG LCFF_X22_Y4_N11 2 " "Info: 2: + IC(1.598 ns) + CELL(0.970 ns) = 3.668 ns; Loc. = LCFF_X22_Y4_N11; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { clk hz } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.000 ns) 5.559 ns hz~clkctrl 3 COMB CLKCTRL_G6 16 " "Info: 3: + IC(1.891 ns) + CELL(0.000 ns) = 5.559 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { hz hz~clkctrl } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 7.068 ns misto_b3\[0\] 4 REG LCFF_X17_Y9_N1 12 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 7.068 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 12; REG Node = 'misto_b3\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { hz~clkctrl misto_b3[0] } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.71 % ) " "Info: Total cell delay = 2.736 ns ( 38.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.332 ns ( 61.29 % ) " "Info: Total interconnect delay = 4.332 ns ( 61.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { clk hz hz~clkctrl misto_b3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} misto_b3[0] {} } { 0.000ns 0.000ns 1.598ns 1.891ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.033 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset 1 PIN PIN_3 13 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.336 ns) + CELL(0.624 ns) 7.925 ns misto_b3~1 2 COMB LCCOMB_X17_Y9_N0 1 " "Info: 2: + IC(6.336 ns) + CELL(0.624 ns) = 7.925 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 1; COMB Node = 'misto_b3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { reset misto_b3~1 } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.033 ns misto_b3\[0\] 3 REG LCFF_X17_Y9_N1 12 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.033 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 12; REG Node = 'misto_b3\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { misto_b3~1 misto_b3[0] } "NODE_NAME" } } { "scitac.vhd" "" { Text "D:/xA/RoomPC/CST - sèítaè/scitac.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 21.13 % ) " "Info: Total cell delay = 1.697 ns ( 21.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.336 ns ( 78.87 % ) " "Info: Total interconnect delay = 6.336 ns ( 78.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.033 ns" { reset misto_b3~1 misto_b3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.033 ns" { reset {} reset~combout {} misto_b3~1 {} misto_b3[0] {} } { 0.000ns 0.000ns 6.336ns 0.000ns } { 0.000ns 0.965ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { clk hz hz~clkctrl misto_b3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} misto_b3[0] {} } { 0.000ns 0.000ns 1.598ns 1.891ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.033 ns" { reset misto_b3~1 misto_b3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.033 ns" { reset {} reset~combout {} misto_b3~1 {} misto_b3[0] {} } { 0.000ns 0.000ns 6.336ns 0.000ns } { 0.000ns 0.965ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 10 15:45:08 2015 " "Info: Processing ended: Wed Jun 10 15:45:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
