<dec f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.h' l='127' type='uint32_t'/>
<offset>192</offset>
<doc f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.h' l='121'>/*
	 * DPLL_CTRL1 has 6 bits for each each this DPLL. We store those in
	 * lower part of ctrl1 and they get shifted into position when writing
	 * the register.  This allows us to easily compare the state to share
	 * the DPLL.
	 */</doc>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='11292' u='r' c='intel_pipe_config_compare'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='11292' u='r' c='intel_pipe_config_compare'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='11292' u='r' c='intel_pipe_config_compare'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='11292' u='r' c='intel_pipe_config_compare'/>
<use f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.c' l='927' u='r' c='skl_ddi_pll_write_ctrl1'/>
<use f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.c' l='997' u='w' c='skl_ddi_pll_get_hw_state'/>
<use f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.c' l='1031' u='w' c='skl_ddi_dpll0_get_hw_state'/>
<use f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.c' l='1318' u='w' c='skl_ddi_hdmi_pll_dividers'/>
<use f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.c' l='1357' u='w' c='skl_ddi_dp_set_dpll_hw_state'/>
<use f='linux/drivers/gpu/drm/i915/intel_dpll_mgr.c' l='1412' u='r' c='skl_dump_hw_state'/>
