Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec  5 10:17:50 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DuckHunt_System_timing_summary_routed.rpt -pb DuckHunt_System_timing_summary_routed.pb -rpx DuckHunt_System_timing_summary_routed.rpx -warn_on_violation
| Design       : DuckHunt_System
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (478)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1977)
5. checking no_input_delay (17)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (478)
--------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There are 408 register/latch pins with no clock driven by root clock pin: U_PXL_CLK_GEN/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1977)
---------------------------------------------------
 There are 1977 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.925        0.000                      0                  508        0.140        0.000                      0                  508        4.500        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.925        0.000                      0                  508        0.140        0.000                      0                  508        4.500        0.000                       0                   277  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 timer_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 1.787ns (29.363%)  route 4.299ns (70.637%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X47Y22         FDCE                                         r  timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  timer_reg[8]/Q
                         net (fo=3, routed)           0.817     6.344    timer__0[8]
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.152     6.496 r  timer[26]_i_9/O
                         net (fo=1, routed)           0.436     6.933    timer[26]_i_9_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I1_O)        0.326     7.259 f  timer[26]_i_8/O
                         net (fo=1, routed)           0.403     7.662    timer[26]_i_8_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.786 f  timer[26]_i_7/O
                         net (fo=1, routed)           0.435     8.221    timer[26]_i_7_n_0
    SLICE_X47Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.345 r  timer[26]_i_4/O
                         net (fo=29, routed)          0.980     9.325    timer[26]_i_4_n_0
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.149     9.474 r  game_state[2]_i_6/O
                         net (fo=2, routed)           0.628    10.102    U_BTN_START/game_state_reg[2]_3
    SLICE_X44Y28         LUT6 (Prop_lut6_I4_O)        0.332    10.434 r  U_BTN_START/game_state[2]_i_5/O
                         net (fo=3, routed)           0.600    11.033    U_BTN_START/game_state_reg[2]_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I4_O)        0.124    11.157 r  U_BTN_START/game_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.157    U_BTN_START_n_4
    SLICE_X42Y28         FDCE                                         r  game_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X42Y28         FDCE                                         r  game_state_reg[0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X42Y28         FDCE (Setup_fdce_C_D)        0.081    15.082    game_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.766ns (13.282%)  route 5.001ns (86.718%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y28         FDCE                                         r  game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  game_state_reg[0]/Q
                         net (fo=44, routed)          2.753     8.344    U_BTN_START/game_state_reg[0]_3
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     8.468 r  U_BTN_START/game_state[2]_i_4/O
                         net (fo=9, routed)           0.875     9.343    U_BTN_START/game_state_reg[0]
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.467 r  U_BTN_START/one_sec_cnt[26]_i_1/O
                         net (fo=27, routed)          1.373    10.841    U_BTN_START_n_6
    SLICE_X49Y25         FDCE                                         r  one_sec_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X49Y25         FDCE                                         r  one_sec_cnt_reg[5]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.795    one_sec_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.766ns (13.282%)  route 5.001ns (86.718%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y28         FDCE                                         r  game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  game_state_reg[0]/Q
                         net (fo=44, routed)          2.753     8.344    U_BTN_START/game_state_reg[0]_3
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     8.468 r  U_BTN_START/game_state[2]_i_4/O
                         net (fo=9, routed)           0.875     9.343    U_BTN_START/game_state_reg[0]
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.467 r  U_BTN_START/one_sec_cnt[26]_i_1/O
                         net (fo=27, routed)          1.373    10.841    U_BTN_START_n_6
    SLICE_X49Y25         FDCE                                         r  one_sec_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X49Y25         FDCE                                         r  one_sec_cnt_reg[6]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.795    one_sec_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.766ns (13.282%)  route 5.001ns (86.718%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y28         FDCE                                         r  game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  game_state_reg[0]/Q
                         net (fo=44, routed)          2.753     8.344    U_BTN_START/game_state_reg[0]_3
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     8.468 r  U_BTN_START/game_state[2]_i_4/O
                         net (fo=9, routed)           0.875     9.343    U_BTN_START/game_state_reg[0]
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.467 r  U_BTN_START/one_sec_cnt[26]_i_1/O
                         net (fo=27, routed)          1.373    10.841    U_BTN_START_n_6
    SLICE_X49Y25         FDCE                                         r  one_sec_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X49Y25         FDCE                                         r  one_sec_cnt_reg[7]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.795    one_sec_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_sec_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.766ns (13.282%)  route 5.001ns (86.718%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y28         FDCE                                         r  game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  game_state_reg[0]/Q
                         net (fo=44, routed)          2.753     8.344    U_BTN_START/game_state_reg[0]_3
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     8.468 r  U_BTN_START/game_state[2]_i_4/O
                         net (fo=9, routed)           0.875     9.343    U_BTN_START/game_state_reg[0]
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.467 r  U_BTN_START/one_sec_cnt[26]_i_1/O
                         net (fo=27, routed)          1.373    10.841    U_BTN_START_n_6
    SLICE_X49Y25         FDCE                                         r  one_sec_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X49Y25         FDCE                                         r  one_sec_cnt_reg[8]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.795    one_sec_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 timer_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 1.787ns (30.029%)  route 4.164ns (69.971%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X47Y22         FDCE                                         r  timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  timer_reg[8]/Q
                         net (fo=3, routed)           0.817     6.344    timer__0[8]
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.152     6.496 r  timer[26]_i_9/O
                         net (fo=1, routed)           0.436     6.933    timer[26]_i_9_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I1_O)        0.326     7.259 f  timer[26]_i_8/O
                         net (fo=1, routed)           0.403     7.662    timer[26]_i_8_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.786 f  timer[26]_i_7/O
                         net (fo=1, routed)           0.435     8.221    timer[26]_i_7_n_0
    SLICE_X47Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.345 r  timer[26]_i_4/O
                         net (fo=29, routed)          0.980     9.325    timer[26]_i_4_n_0
    SLICE_X44Y29         LUT3 (Prop_lut3_I2_O)        0.149     9.474 r  game_state[2]_i_6/O
                         net (fo=2, routed)           0.628    10.102    U_BTN_START/game_state_reg[2]_3
    SLICE_X44Y28         LUT6 (Prop_lut6_I4_O)        0.332    10.434 r  U_BTN_START/game_state[2]_i_5/O
                         net (fo=3, routed)           0.465    10.898    U_BTN_SHOOT/game_state_reg[1]_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.124    11.022 r  U_BTN_SHOOT/game_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.022    U_BTN_SHOOT_n_1
    SLICE_X43Y28         FDCE                                         r  game_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  game_state_reg[1]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X43Y28         FDCE (Setup_fdce_C_D)        0.029    15.030    game_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.766ns (13.461%)  route 4.925ns (86.539%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y28         FDCE                                         r  game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  game_state_reg[0]/Q
                         net (fo=44, routed)          2.753     8.344    U_BTN_START/game_state_reg[0]_3
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     8.468 r  U_BTN_START/game_state[2]_i_4/O
                         net (fo=9, routed)           0.806     9.274    U_Duck_2/score_reg[0]_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.398 r  U_Duck_2/score[15]_i_1/O
                         net (fo=16, routed)          1.366    10.764    U_Duck_2_n_59
    SLICE_X55Y33         FDCE                                         r  score_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X55Y33         FDCE                                         r  score_reg[10]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X55Y33         FDCE (Setup_fdce_C_CE)      -0.205    14.806    score_reg[10]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.766ns (13.461%)  route 4.925ns (86.539%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y28         FDCE                                         r  game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  game_state_reg[0]/Q
                         net (fo=44, routed)          2.753     8.344    U_BTN_START/game_state_reg[0]_3
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     8.468 r  U_BTN_START/game_state[2]_i_4/O
                         net (fo=9, routed)           0.806     9.274    U_Duck_2/score_reg[0]_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.398 r  U_Duck_2/score[15]_i_1/O
                         net (fo=16, routed)          1.366    10.764    U_Duck_2_n_59
    SLICE_X55Y33         FDCE                                         r  score_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X55Y33         FDCE                                         r  score_reg[13]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X55Y33         FDCE (Setup_fdce_C_CE)      -0.205    14.806    score_reg[13]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.766ns (13.461%)  route 4.925ns (86.539%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y28         FDCE                                         r  game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  game_state_reg[0]/Q
                         net (fo=44, routed)          2.753     8.344    U_BTN_START/game_state_reg[0]_3
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     8.468 r  U_BTN_START/game_state[2]_i_4/O
                         net (fo=9, routed)           0.806     9.274    U_Duck_2/score_reg[0]_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.398 r  U_Duck_2/score[15]_i_1/O
                         net (fo=16, routed)          1.366    10.764    U_Duck_2_n_59
    SLICE_X55Y33         FDCE                                         r  score_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X55Y33         FDCE                                         r  score_reg[14]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X55Y33         FDCE (Setup_fdce_C_CE)      -0.205    14.806    score_reg[14]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.766ns (13.461%)  route 4.925ns (86.539%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y28         FDCE                                         r  game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  game_state_reg[0]/Q
                         net (fo=44, routed)          2.753     8.344    U_BTN_START/game_state_reg[0]_3
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     8.468 r  U_BTN_START/game_state[2]_i_4/O
                         net (fo=9, routed)           0.806     9.274    U_Duck_2/score_reg[0]_2
    SLICE_X43Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.398 r  U_Duck_2/score[15]_i_1/O
                         net (fo=16, routed)          1.366    10.764    U_Duck_2_n_59
    SLICE_X55Y33         FDCE                                         r  score_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X55Y33         FDCE                                         r  score_reg[15]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X55Y33         FDCE (Setup_fdce_C_CE)      -0.205    14.806    score_reg[15]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  4.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_BTN_EXIT/btn_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_EXIT/btn_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.562     1.445    U_BTN_EXIT/clk
    SLICE_X35Y46         FDRE                                         r  U_BTN_EXIT/btn_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  U_BTN_EXIT/btn_prev_reg/Q
                         net (fo=1, routed)           0.087     1.673    U_BTN_EXIT/btn_prev
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.718 r  U_BTN_EXIT/btn_pulse_i_1__2/O
                         net (fo=1, routed)           0.000     1.718    U_BTN_EXIT/btn_pulse0
    SLICE_X34Y46         FDRE                                         r  U_BTN_EXIT/btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.831     1.958    U_BTN_EXIT/clk
    SLICE_X34Y46         FDRE                                         r  U_BTN_EXIT/btn_pulse_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.578    U_BTN_EXIT/btn_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 hit1_pulse_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hit1_pulse_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.042%)  route 0.087ns (31.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X40Y29         FDCE                                         r  hit1_pulse_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  hit1_pulse_cnt_reg[0]/Q
                         net (fo=7, routed)           0.087     1.665    U_BTN_EXIT/Q[0]
    SLICE_X41Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.710 r  U_BTN_EXIT/hit1_pulse_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.710    U_BTN_EXIT_n_5
    SLICE_X41Y29         FDCE                                         r  hit1_pulse_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X41Y29         FDCE                                         r  hit1_pulse_cnt_reg[4]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X41Y29         FDCE (Hold_fdce_C_D)         0.092     1.542    hit1_pulse_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_BTN_PISTOL/btn_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_PISTOL/btn_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.556     1.439    U_BTN_PISTOL/clk
    SLICE_X54Y28         FDRE                                         r  U_BTN_PISTOL/btn_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  U_BTN_PISTOL/btn_prev_reg/Q
                         net (fo=1, routed)           0.082     1.685    U_BTN_PISTOL/btn_prev
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.730 r  U_BTN_PISTOL/btn_pulse_i_1__3/O
                         net (fo=1, routed)           0.000     1.730    U_BTN_PISTOL/btn_pulse0
    SLICE_X55Y28         FDRE                                         r  U_BTN_PISTOL/btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.825     1.952    U_BTN_PISTOL/clk
    SLICE_X55Y28         FDRE                                         r  U_BTN_PISTOL/btn_pulse_reg/C
                         clock pessimism             -0.500     1.452    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.091     1.543    U_BTN_PISTOL/btn_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 hit1_pulse_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hit1_pulse_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X40Y29         FDCE                                         r  hit1_pulse_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  hit1_pulse_cnt_reg[2]/Q
                         net (fo=5, routed)           0.120     1.698    U_BTN_EXIT/Q[2]
    SLICE_X41Y29         LUT5 (Prop_lut5_I3_O)        0.048     1.746 r  U_BTN_EXIT/hit1_pulse_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.746    U_BTN_EXIT_n_6
    SLICE_X41Y29         FDCE                                         r  hit1_pulse_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X41Y29         FDCE                                         r  hit1_pulse_cnt_reg[3]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X41Y29         FDCE (Hold_fdce_C_D)         0.107     1.557    hit1_pulse_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_controller/FSM_onehot_sda_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controller/initProcess_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.579     1.462    U_SCCB/U_SCCB_controller/clk
    SLICE_X4Y76          FDSE                                         r  U_SCCB/U_SCCB_controller/FSM_onehot_sda_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDSE (Prop_fdse_C_Q)         0.141     1.603 r  U_SCCB/U_SCCB_controller/FSM_onehot_sda_state_reg[0]/Q
                         net (fo=3, routed)           0.108     1.711    U_SCCB/U_SCCB_controller/sda_state[0]
    SLICE_X5Y76          LUT6 (Prop_lut6_I3_O)        0.045     1.756 r  U_SCCB/U_SCCB_controller/initProcess_i_1/O
                         net (fo=1, routed)           0.000     1.756    U_SCCB/U_SCCB_controller/initProcess_i_1_n_0
    SLICE_X5Y76          FDRE                                         r  U_SCCB/U_SCCB_controller/initProcess_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.846     1.974    U_SCCB/U_SCCB_controller/clk
    SLICE_X5Y76          FDRE                                         r  U_SCCB/U_SCCB_controller/initProcess_reg/C
                         clock pessimism             -0.499     1.475    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.091     1.566    U_SCCB/U_SCCB_controller/initProcess_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 hit1_pulse_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duck1_hit_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  hit1_pulse_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  hit1_pulse_cnt_reg[6]/Q
                         net (fo=4, routed)           0.109     1.686    U_BTN_EXIT/Q[6]
    SLICE_X40Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.731 r  U_BTN_EXIT/duck1_hit_i_1/O
                         net (fo=1, routed)           0.000     1.731    U_BTN_EXIT_n_57
    SLICE_X40Y28         FDCE                                         r  duck1_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X40Y28         FDCE                                         r  duck1_hit_reg/C
                         clock pessimism             -0.499     1.449    
    SLICE_X40Y28         FDCE (Hold_fdce_C_D)         0.091     1.540    duck1_hit_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U_SCCB/U_I2C_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_I2C_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.433%)  route 0.096ns (31.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.579     1.462    U_SCCB/U_I2C_clk_gen/clk
    SLICE_X6Y73          FDRE                                         r  U_SCCB/U_I2C_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  U_SCCB/U_I2C_clk_gen/counter_reg[1]/Q
                         net (fo=8, routed)           0.096     1.723    U_SCCB/U_I2C_clk_gen/counter[1]
    SLICE_X7Y73          LUT6 (Prop_lut6_I1_O)        0.045     1.768 r  U_SCCB/U_I2C_clk_gen/counter[4]_i_1__4/O
                         net (fo=1, routed)           0.000     1.768    U_SCCB/U_I2C_clk_gen/counter_0[4]
    SLICE_X7Y73          FDRE                                         r  U_SCCB/U_I2C_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.846     1.974    U_SCCB/U_I2C_clk_gen/clk
    SLICE_X7Y73          FDRE                                         r  U_SCCB/U_I2C_clk_gen/counter_reg[4]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X7Y73          FDRE (Hold_fdre_C_D)         0.091     1.566    U_SCCB/U_I2C_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hit2_pulse_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duck2_hit_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     1.434    clk_IBUF_BUFG
    SLICE_X39Y26         FDCE                                         r  hit2_pulse_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  hit2_pulse_cnt_reg[6]/Q
                         net (fo=4, routed)           0.151     1.726    U_BTN_EXIT/hit2_pulse_cnt_reg[0][6]
    SLICE_X38Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.771 r  U_BTN_EXIT/duck2_hit_i_1/O
                         net (fo=1, routed)           0.000     1.771    U_BTN_EXIT_n_56
    SLICE_X38Y26         FDCE                                         r  duck2_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.817     1.944    clk_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  duck2_hit_reg/C
                         clock pessimism             -0.497     1.447    
    SLICE_X38Y26         FDCE (Hold_fdce_C_D)         0.120     1.567    duck2_hit_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_controller/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controller/FSM_onehot_sda_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.748%)  route 0.137ns (49.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.579     1.462    U_SCCB/U_SCCB_controller/clk
    SLICE_X4Y76          FDRE                                         r  U_SCCB/U_SCCB_controller/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  U_SCCB/U_SCCB_controller/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.137     1.740    U_SCCB/U_SCCB_controller/sda_state[3]
    SLICE_X4Y76          FDRE                                         r  U_SCCB/U_SCCB_controller/FSM_onehot_sda_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.846     1.974    U_SCCB/U_SCCB_controller/clk
    SLICE_X4Y76          FDRE                                         r  U_SCCB/U_SCCB_controller/FSM_onehot_sda_state_reg[4]/C
                         clock pessimism             -0.512     1.462    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.071     1.533    U_SCCB/U_SCCB_controller/FSM_onehot_sda_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_SCCB/U_SCCB_controller/FSM_onehot_sda_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/U_SCCB_controller/bitCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.213%)  route 0.170ns (47.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.579     1.462    U_SCCB/U_SCCB_controller/clk
    SLICE_X4Y76          FDRE                                         r  U_SCCB/U_SCCB_controller/FSM_onehot_sda_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  U_SCCB/U_SCCB_controller/FSM_onehot_sda_state_reg[2]/Q
                         net (fo=9, routed)           0.170     1.773    U_SCCB/U_SCCB_controller/sda_state[2]
    SLICE_X6Y77          LUT5 (Prop_lut5_I3_O)        0.045     1.818 r  U_SCCB/U_SCCB_controller/bitCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    U_SCCB/U_SCCB_controller/bitCount[0]_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  U_SCCB/U_SCCB_controller/bitCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.849     1.976    U_SCCB/U_SCCB_controller/clk
    SLICE_X6Y77          FDRE                                         r  U_SCCB/U_SCCB_controller/bitCount_reg[0]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.120     1.597    U_SCCB/U_SCCB_controller/bitCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30   r_sda_reg_i_9/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y27   FSM_sequential_shoot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y27   FSM_sequential_shoot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46   U_BTN_EXIT/btn_prev_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46   U_BTN_EXIT/btn_pulse_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46   U_BTN_EXIT/btn_stable_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y45   U_BTN_EXIT/btn_sync_0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y45   U_BTN_EXIT/btn_sync_1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y29   hit1_pulse_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y45   U_BTN_EXIT/btn_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y45   U_BTN_EXIT/btn_sync_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y48   U_BTN_EXIT/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y49   U_BTN_EXIT/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y49   U_BTN_EXIT/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y48   U_BTN_EXIT/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y47   U_BTN_EXIT/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y47   U_BTN_EXIT/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y48   U_BTN_EXIT/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y48   U_BTN_EXIT/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y27   FSM_sequential_shoot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y27   FSM_sequential_shoot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y26   hit2_pulse_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y26   hit2_pulse_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y24   one_sec_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y50   U_BTN_EXIT/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y50   U_BTN_EXIT/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y50   U_BTN_EXIT/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y50   U_BTN_EXIT/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y50   U_BTN_EXIT/counter_reg[16]/C



