Fitter report for AcoustophoreticBoard
Thu Jul 28 12:33:39 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. |top|AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM
 28. |top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ALTSYNCRAM
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Jul 28 12:33:39 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; AcoustophoreticBoard                        ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,554 / 10,320 ( 15 % )                     ;
;     Total combinational functions  ; 1,298 / 10,320 ( 13 % )                     ;
;     Dedicated logic registers      ; 1,156 / 10,320 ( 11 % )                     ;
; Total registers                    ; 1156                                        ;
; Total pins                         ; 62 / 180 ( 34 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 140,598 / 423,936 ( 33 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.6%      ;
;     Processor 3            ;   2.5%      ;
;     Processor 4            ;   2.4%      ;
;     Processor 5            ;   2.3%      ;
;     Processor 6            ;   2.3%      ;
;     Processor 7            ;   2.2%      ;
;     Processor 8            ;   2.2%      ;
;     Processors 9-16        ;   2.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                     ;
+----------+----------------+--------------+-------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To  ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+-------------+---------------+----------------+
; Location ;                ;              ; SYNC_SWAP_M ; PIN_T13       ; QSF Assignment ;
; Location ;                ;              ; SYNC_SWAP_S ; PIN_T12       ; QSF Assignment ;
+----------+----------------+--------------+-------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2658 ) ; 0.00 % ( 0 / 2658 )        ; 0.00 % ( 0 / 2658 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2658 ) ; 0.00 % ( 0 / 2658 )        ; 0.00 % ( 0 / 2658 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2645 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/output_files/AcoustophoreticBoard.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 1,554 / 10,320 ( 15 % )    ;
;     -- Combinational with no register       ; 398                        ;
;     -- Register only                        ; 256                        ;
;     -- Combinational with a register        ; 900                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 142                        ;
;     -- 3 input functions                    ; 776                        ;
;     -- <=2 input functions                  ; 380                        ;
;     -- Register only                        ; 256                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 523                        ;
;     -- arithmetic mode                      ; 775                        ;
;                                             ;                            ;
; Total registers*                            ; 1,156 / 11,172 ( 10 % )    ;
;     -- Dedicated logic registers            ; 1,156 / 10,320 ( 11 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 128 / 645 ( 20 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 62 / 180 ( 34 % )          ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 32 / 46 ( 70 % )           ;
; Total block memory bits                     ; 140,598 / 423,936 ( 33 % ) ;
; Total block memory implementation bits      ; 294,912 / 423,936 ( 70 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global signals                              ; 3                          ;
;     -- Global clocks                        ; 3 / 10 ( 30 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 7.0% / 6.7% / 7.4%         ;
; Peak interconnect usage (total/H/V)         ; 12.1% / 11.3% / 13.1%      ;
; Maximum fan-out                             ; 782                        ;
; Highest non-global fan-out                  ; 67                         ;
; Total fan-out                               ; 7213                       ;
; Average fan-out                             ; 2.56                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1554 / 10320 ( 15 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 398                   ; 0                              ;
;     -- Register only                        ; 256                   ; 0                              ;
;     -- Combinational with a register        ; 900                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 142                   ; 0                              ;
;     -- 3 input functions                    ; 776                   ; 0                              ;
;     -- <=2 input functions                  ; 380                   ; 0                              ;
;     -- Register only                        ; 256                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 523                   ; 0                              ;
;     -- arithmetic mode                      ; 775                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 1156                  ; 0                              ;
;     -- Dedicated logic registers            ; 1156 / 10320 ( 11 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 128 / 645 ( 20 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 62                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 140598                ; 0                              ;
; Total RAM block bits                        ; 294912                ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 32 / 46 ( 69 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )        ; 2 / 12 ( 16 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 795                   ; 1                              ;
;     -- Registered Input Connections         ; 768                   ; 0                              ;
;     -- Output Connections                   ; 10                    ; 786                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 7377                  ; 795                            ;
;     -- Registered Connections               ; 3581                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 18                    ; 787                            ;
;     -- hard_block:auto_generated_inst       ; 787                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 3                     ; 1                              ;
;     -- Output Ports                         ; 50                    ; 2                              ;
;     -- Bidir Ports                          ; 9                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK       ; E16   ; 6        ; 34           ; 12           ; 7            ; 437                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; MS_SELECT ; F2    ; 1        ; 0            ; 19           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; RXF_N     ; D5    ; 8        ; 3            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DATA[0]   ; P8    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[10]  ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[11]  ; N2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[12]  ; K2    ; 2        ; 0            ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[13]  ; G2    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[14]  ; B1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[15]  ; B4    ; 8        ; 5            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[16]  ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[17]  ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[18]  ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[19]  ; K16   ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[1]   ; P3    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[20]  ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[21]  ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[22]  ; M12   ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[23]  ; L11   ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[24]  ; R13   ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[25]  ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[26]  ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[27]  ; L16   ; 5        ; 34           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[28]  ; J16   ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[29]  ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[2]   ; L4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[30]  ; L14   ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[31]  ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[3]   ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[4]   ; L2    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[5]   ; J2    ; 2        ; 0            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[6]   ; D1    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[7]   ; B3    ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[8]   ; L6    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DATA[9]   ; N6    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ILLUMI[0] ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ILLUMI[1] ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ILLUMI[2] ; T10   ; 4        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]    ; D12   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]    ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]    ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]    ; B7    ; 8        ; 11           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RCLK[0]   ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RCLK[1]   ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RCLK[2]   ; D4    ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RCLK[3]   ; C3    ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RD_N      ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCLK[0]   ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCLK[1]   ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCLK[2]   ; G5    ; 1        ; 0            ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCLK[3]   ; J6    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SYNC_REF  ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VS_TOG    ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------+
; SYNC_MAIN   ; T14   ; 4        ; 30           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; MS_SELECT~input (inverted) ;
; USB_DATA[0] ; A7    ; 8        ; 11           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                          ;
; USB_DATA[1] ; E6    ; 8        ; 7            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                          ;
; USB_DATA[2] ; A8    ; 8        ; 16           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                          ;
; USB_DATA[3] ; A6    ; 8        ; 9            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                          ;
; USB_DATA[4] ; E5    ; 1        ; 0            ; 23           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                          ;
; USB_DATA[5] ; F6    ; 8        ; 11           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                          ;
; USB_DATA[6] ; B6    ; 8        ; 9            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                          ;
; USB_DATA[7] ; B5    ; 8        ; 5            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                          ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; DATA[28]                ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; DATA[20]                ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; DATA[29]                ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; LED[3]                  ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO        ; USB_DATA[1]             ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 11 / 17 ( 65 % ) ; 2.5V          ; --           ;
; 2        ; 8 / 19 ( 42 % )  ; 2.5V          ; --           ;
; 3        ; 4 / 26 ( 15 % )  ; 2.5V          ; --           ;
; 4        ; 10 / 27 ( 37 % ) ; 2.5V          ; --           ;
; 5        ; 9 / 25 ( 36 % )  ; 2.5V          ; --           ;
; 6        ; 6 / 14 ( 43 % )  ; 2.5V          ; --           ;
; 7        ; 6 / 26 ( 23 % )  ; 2.5V          ; --           ;
; 8        ; 13 / 26 ( 50 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; USB_DATA[3]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; USB_DATA[0]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; USB_DATA[2]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; DATA[14]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; DATA[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; DATA[15]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; USB_DATA[7]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; USB_DATA[6]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; LED[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; RD_N                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; LED[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RCLK[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; LED[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; VS_TOG                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; DATA[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RCLK[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 198        ; 8        ; RXF_N                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; LED[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; SYNC_REF                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; SCLK[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; USB_DATA[4]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ; 191        ; 8        ; USB_DATA[1]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; MS_SELECT                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; USB_DATA[5]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RCLK[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; SCLK[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; DATA[29]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; DATA[13]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; SCLK[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; DATA[20]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; DATA[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; SCLK[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; DATA[31]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; DATA[28]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; DATA[12]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RCLK[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; DATA[19]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; DATA[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; DATA[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; DATA[8]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; DATA[23]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; DATA[30]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; DATA[27]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; DATA[21]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; DATA[22]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; DATA[11]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; DATA[9]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; ILLUMI[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; ILLUMI[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; DATA[18]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; DATA[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 46         ; 3        ; DATA[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; DATA[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; DATA[26]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; DATA[16]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; DATA[24]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; DATA[17]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; DATA[25]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; DATA[10]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; ILLUMI[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; SYNC_MAIN                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                 ;
+-------------------------------+---------------------------------------------------------------------------------------------+
; Name                          ; Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------------------+
; SDC pin name                  ; inst_Masterclock|altpll_component|auto_generated|pll1                                       ;
; PLL mode                      ; Normal                                                                                      ;
; Compensate clock              ; clock0                                                                                      ;
; Compensated input/output pins ; --                                                                                          ;
; Switchover type               ; --                                                                                          ;
; Input frequency 0             ; 50.0 MHz                                                                                    ;
; Input frequency 1             ; --                                                                                          ;
; Nominal PFD frequency         ; 7.1 MHz                                                                                     ;
; Nominal VCO frequency         ; 614.3 MHz                                                                                   ;
; VCO post scale K counter      ; 2                                                                                           ;
; VCO frequency control         ; Auto                                                                                        ;
; VCO phase shift step          ; 203 ps                                                                                      ;
; VCO multiply                  ; --                                                                                          ;
; VCO divide                    ; --                                                                                          ;
; Freq min lock                 ; 37.8 MHz                                                                                    ;
; Freq max lock                 ; 52.92 MHz                                                                                   ;
; M VCO Tap                     ; 0                                                                                           ;
; M Initial                     ; 1                                                                                           ;
; M value                       ; 86                                                                                          ;
; N value                       ; 7                                                                                           ;
; Charge pump current           ; setting 1                                                                                   ;
; Loop filter resistance        ; setting 16                                                                                  ;
; Loop filter capacitance       ; setting 0                                                                                   ;
; Bandwidth                     ; 340 kHz to 540 kHz                                                                          ;
; Bandwidth type                ; Medium                                                                                      ;
; Real time reconfigurable      ; Off                                                                                         ;
; Scan chain MIF file           ; --                                                                                          ;
; Preserve PLL counter order    ; Off                                                                                         ;
; PLL location                  ; PLL_2                                                                                       ;
; Inclk0 signal                 ; CLK                                                                                         ;
; Inclk1 signal                 ; --                                                                                          ;
; Inclk0 signal type            ; Dedicated Pin                                                                               ;
; Inclk1 signal type            ; --                                                                                          ;
+-------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------+
; Name                                                                                                    ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                 ;
+---------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------+
; Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 86   ; 105 ; 40.95 MHz        ; 0 (0 ps)    ; 3.00 (203 ps)    ; 50/50      ; C0      ; 15            ; 8/7 Odd    ; --            ; 1       ; 0       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ;
; Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 86   ; 105 ; 40.95 MHz        ; 0 (0 ps)    ; 3.00 (203 ps)    ; 50/50      ; C1      ; 15            ; 8/7 Odd    ; --            ; 1       ; 0       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; SYNC_REF    ; Incomplete set of assignments ;
; RD_N        ; Incomplete set of assignments ;
; DATA[0]     ; Incomplete set of assignments ;
; DATA[1]     ; Incomplete set of assignments ;
; DATA[2]     ; Incomplete set of assignments ;
; DATA[3]     ; Incomplete set of assignments ;
; DATA[4]     ; Incomplete set of assignments ;
; DATA[5]     ; Incomplete set of assignments ;
; DATA[6]     ; Incomplete set of assignments ;
; DATA[7]     ; Incomplete set of assignments ;
; DATA[8]     ; Incomplete set of assignments ;
; DATA[9]     ; Incomplete set of assignments ;
; DATA[10]    ; Incomplete set of assignments ;
; DATA[11]    ; Incomplete set of assignments ;
; DATA[12]    ; Incomplete set of assignments ;
; DATA[13]    ; Incomplete set of assignments ;
; DATA[14]    ; Incomplete set of assignments ;
; DATA[15]    ; Incomplete set of assignments ;
; DATA[16]    ; Incomplete set of assignments ;
; DATA[17]    ; Incomplete set of assignments ;
; DATA[18]    ; Incomplete set of assignments ;
; DATA[19]    ; Incomplete set of assignments ;
; DATA[20]    ; Incomplete set of assignments ;
; DATA[21]    ; Incomplete set of assignments ;
; DATA[22]    ; Incomplete set of assignments ;
; DATA[23]    ; Incomplete set of assignments ;
; DATA[24]    ; Incomplete set of assignments ;
; DATA[25]    ; Incomplete set of assignments ;
; DATA[26]    ; Incomplete set of assignments ;
; DATA[27]    ; Incomplete set of assignments ;
; DATA[28]    ; Incomplete set of assignments ;
; DATA[29]    ; Incomplete set of assignments ;
; DATA[30]    ; Incomplete set of assignments ;
; DATA[31]    ; Incomplete set of assignments ;
; ILLUMI[0]   ; Incomplete set of assignments ;
; ILLUMI[1]   ; Incomplete set of assignments ;
; ILLUMI[2]   ; Incomplete set of assignments ;
; RCLK[0]     ; Incomplete set of assignments ;
; RCLK[1]     ; Incomplete set of assignments ;
; RCLK[2]     ; Incomplete set of assignments ;
; RCLK[3]     ; Incomplete set of assignments ;
; SCLK[0]     ; Incomplete set of assignments ;
; SCLK[1]     ; Incomplete set of assignments ;
; SCLK[2]     ; Incomplete set of assignments ;
; SCLK[3]     ; Incomplete set of assignments ;
; VS_TOG      ; Incomplete set of assignments ;
; LED[0]      ; Incomplete set of assignments ;
; LED[1]      ; Incomplete set of assignments ;
; LED[2]      ; Incomplete set of assignments ;
; LED[3]      ; Incomplete set of assignments ;
; SYNC_MAIN   ; Incomplete set of assignments ;
; USB_DATA[0] ; Incomplete set of assignments ;
; USB_DATA[1] ; Incomplete set of assignments ;
; USB_DATA[2] ; Incomplete set of assignments ;
; USB_DATA[3] ; Incomplete set of assignments ;
; USB_DATA[4] ; Incomplete set of assignments ;
; USB_DATA[5] ; Incomplete set of assignments ;
; USB_DATA[6] ; Incomplete set of assignments ;
; USB_DATA[7] ; Incomplete set of assignments ;
; CLK         ; Incomplete set of assignments ;
; RXF_N       ; Incomplete set of assignments ;
; MS_SELECT   ; Incomplete set of assignments ;
+-------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                        ; Entity Name           ; Library Name ;
+----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |top                                                     ; 1554 (1)    ; 1156 (0)                  ; 0 (0)         ; 140598      ; 32   ; 0            ; 0       ; 0         ; 62   ; 0            ; 398 (1)      ; 256 (0)           ; 900 (1)          ; |top                                                                                                                                                                                                                                       ; top                   ; work         ;
;    |AllChannels:inst_AllChannels|                        ; 988 (219)   ; 763 (238)                 ; 0 (0)         ; 7168        ; 14   ; 0            ; 0       ; 0         ; 0    ; 0            ; 222 (3)      ; 189 (183)         ; 577 (33)         ; |top|AllChannels:inst_AllChannels                                                                                                                                                                                                          ; AllChannels           ; work         ;
;       |AmplitudeRAM:AmplitudeRAM_inst|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3584        ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst                                                                                                                                                                           ; AmplitudeRAM          ; work         ;
;          |altsyncram:altsyncram_component|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3584        ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component                                                                                                                                           ; altsyncram            ; work         ;
;             |altsyncram_btr3:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3584        ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated                                                                                                            ; altsyncram_btr3       ; work         ;
;       |MuxPhase:\MuxPhases:0:MuxPhase_inst|              ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:10:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:10:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:11:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:12:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:12:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:13:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:14:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:14:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:15:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:16:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:16:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:17:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:18:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:19:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:1:MuxPhase_inst|              ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:20:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:21:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:22:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:23:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:24:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:25:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:25:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:26:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:26:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:27:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:27:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:28:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:29:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:29:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:2:MuxPhase_inst|              ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:30:MuxPhase_inst|             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:31:MuxPhase_inst|             ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 21 (21)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:31:MuxPhase_inst                                                                                                                                                                     ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:3:MuxPhase_inst|              ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:4:MuxPhase_inst|              ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:4:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:5:MuxPhase_inst|              ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:5:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:6:MuxPhase_inst|              ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:7:MuxPhase_inst|              ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:8:MuxPhase_inst|              ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |MuxPhase:\MuxPhases:9:MuxPhase_inst|              ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |top|AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:9:MuxPhase_inst                                                                                                                                                                      ; MuxPhase              ; work         ;
;       |PhaseRAM:PhaseRAM_inst|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3584        ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst                                                                                                                                                                                   ; PhaseRAM              ; work         ;
;          |altsyncram:altsyncram_component|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3584        ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram            ; work         ;
;             |altsyncram_77p3:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3584        ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated                                                                                                                    ; altsyncram_77p3       ; work         ;
;       |PulseWidthModulator:PulseWidthModulator_inst|     ; 37 (37)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 32 (32)          ; |top|AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst                                                                                                                                                             ; PulseWidthModulator   ; work         ;
;    |CalibrationAndMapping:inst_CalibrationAndMapping|    ; 77 (23)     ; 60 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 28 (1)            ; 34 (34)          ; |top|CalibrationAndMapping:inst_CalibrationAndMapping                                                                                                                                                                                      ; CalibrationAndMapping ; work         ;
;       |PhaseCalibration:inst_PhaseCalibration|           ; 54 (54)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 27 (27)          ; |top|CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration                                                                                                                                               ; PhaseCalibration      ; work         ;
;    |Counter:inst_Counter|                                ; 88 (30)     ; 66 (20)                   ; 0 (0)         ; 54          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (10)      ; 28 (0)            ; 38 (20)          ; |top|Counter:inst_Counter                                                                                                                                                                                                                  ; Counter               ; work         ;
;       |RSSFilter:inst_RSSFilter|                         ; 50 (50)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 28 (28)           ; 14 (14)          ; |top|Counter:inst_Counter|RSSFilter:inst_RSSFilter                                                                                                                                                                                         ; RSSFilter             ; work         ;
;       |altshift_taps:timing_ff1_rtl_0|                   ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 54          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 4 (0)            ; |top|Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0                                                                                                                                                                                   ; altshift_taps         ; work         ;
;          |shift_taps_f6m:auto_generated|                 ; 8 (3)       ; 4 (2)                     ; 0 (0)         ; 54          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 0 (0)             ; 4 (2)            ; |top|Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated                                                                                                                                                     ; shift_taps_f6m        ; work         ;
;             |altsyncram_7l31:altsyncram4|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 54          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4                                                                                                                         ; altsyncram_7l31       ; work         ;
;             |cntr_6pf:cntr1|                             ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |top|Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1                                                                                                                                      ; cntr_6pf              ; work         ;
;    |Distribute:inst_Distribute|                          ; 391 (0)     ; 254 (0)                   ; 0 (0)         ; 133376      ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 136 (0)      ; 3 (0)             ; 252 (0)          ; |top|Distribute:inst_Distribute                                                                                                                                                                                                            ; Distribute            ; work         ;
;       |CommandReader:inst_CommandReader|                 ; 126 (126)   ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 1 (1)             ; 71 (71)          ; |top|Distribute:inst_Distribute|CommandReader:inst_CommandReader                                                                                                                                                                           ; CommandReader         ; work         ;
;       |FrameBufferController:inst_FrameBufferController| ; 213 (143)   ; 125 (80)                  ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (56)      ; 0 (0)             ; 133 (87)         ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController                                                                                                                                                           ; FrameBufferController ; work         ;
;          |FrameBufferFIFO:inst_FrameBufferFIFO|          ; 70 (0)      ; 45 (0)                    ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 46 (0)           ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO                                                                                                                      ; FrameBufferFIFO       ; work         ;
;             |scfifo:scfifo_component|                    ; 70 (0)      ; 45 (0)                    ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 46 (0)           ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component                                                                                              ; scfifo                ; work         ;
;                |scfifo_n941:auto_generated|              ; 70 (0)      ; 45 (0)                    ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 46 (0)           ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated                                                                   ; scfifo_n941           ; work         ;
;                   |a_dpfifo_a141:dpfifo|                 ; 70 (14)     ; 45 (0)                    ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (14)      ; 0 (0)             ; 46 (1)           ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo                                              ; a_dpfifo_a141         ; work         ;
;                      |a_fefifo_mcf:fifo_state|           ; 24 (9)      ; 16 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 17 (3)           ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state                      ; a_fefifo_mcf          ; work         ;
;                         |cntr_sp7:count_usedw|           ; 15 (15)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 14 (14)          ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|cntr_sp7:count_usedw ; cntr_sp7              ; work         ;
;                      |altsyncram_8um1:FIFOram|           ; 3 (1)       ; 1 (1)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (1)            ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram                      ; altsyncram_8um1       ; work         ;
;                         |decode_a87:decode2|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|decode_a87:decode2   ; decode_a87            ; work         ;
;                      |cntr_gpb:rd_ptr_count|             ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:rd_ptr_count                        ; cntr_gpb              ; work         ;
;                      |cntr_gpb:wr_ptr|                   ; 15 (15)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 14 (14)          ; |top|Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr                              ; cntr_gpb              ; work         ;
;       |GammaCorrection:inst_GammaCorrection|             ; 59 (59)     ; 57 (57)                   ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 55 (55)          ; |top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection                                                                                                                                                                       ; GammaCorrection       ; work         ;
;          |GammaCorrectionLUT:inst_GammaCorrectionLUT|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT                                                                                                                            ; GammaCorrectionLUT    ; work         ;
;             |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component                                                                                            ; altsyncram            ; work         ;
;                |altsyncram_14s3:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated                                                             ; altsyncram_14s3       ; work         ;
;    |Masterclock:inst_Masterclock|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|Masterclock:inst_Masterclock                                                                                                                                                                                                          ; Masterclock           ; work         ;
;       |altpll:altpll_component|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|Masterclock:inst_Masterclock|altpll:altpll_component                                                                                                                                                                                  ; altpll                ; work         ;
;          |Masterclock_altpll:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated                                                                                                                                                ; Masterclock_altpll    ; work         ;
;    |ParallelReceiver:inst_ParallelReceiver|              ; 15 (15)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 8 (8)             ; 5 (5)            ; |top|ParallelReceiver:inst_ParallelReceiver                                                                                                                                                                                                ; ParallelReceiver      ; work         ;
+----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; SYNC_REF    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RD_N        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[16]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[17]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[18]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[19]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[20]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[21]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[22]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[23]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[24]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[25]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[26]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[27]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[28]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[29]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[30]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DATA[31]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ILLUMI[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ILLUMI[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ILLUMI[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RCLK[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RCLK[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RCLK[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RCLK[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCLK[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCLK[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCLK[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCLK[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VS_TOG      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SYNC_MAIN   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; USB_DATA[0] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; USB_DATA[1] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; USB_DATA[2] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; USB_DATA[3] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; USB_DATA[4] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USB_DATA[5] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; USB_DATA[6] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; USB_DATA[7] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CLK         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RXF_N       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; MS_SELECT   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                ;
+-----------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                             ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------+-------------------+---------+
; SYNC_MAIN                                                       ;                   ;         ;
;      - sync_reset~0                                             ; 0                 ; 6       ;
; USB_DATA[0]                                                     ;                   ;         ;
;      - ParallelReceiver:inst_ParallelReceiver|tg_do_s[0]        ; 0                 ; 6       ;
; USB_DATA[1]                                                     ;                   ;         ;
;      - ParallelReceiver:inst_ParallelReceiver|tg_do_s[1]        ; 0                 ; 6       ;
; USB_DATA[2]                                                     ;                   ;         ;
;      - ParallelReceiver:inst_ParallelReceiver|tg_do_s[2]~feeder ; 0                 ; 6       ;
; USB_DATA[3]                                                     ;                   ;         ;
;      - ParallelReceiver:inst_ParallelReceiver|tg_do_s[3]        ; 0                 ; 6       ;
; USB_DATA[4]                                                     ;                   ;         ;
;      - ParallelReceiver:inst_ParallelReceiver|tg_do_s[4]~feeder ; 1                 ; 6       ;
; USB_DATA[5]                                                     ;                   ;         ;
;      - ParallelReceiver:inst_ParallelReceiver|tg_do_s[5]        ; 0                 ; 6       ;
; USB_DATA[6]                                                     ;                   ;         ;
;      - ParallelReceiver:inst_ParallelReceiver|tg_do_s[6]~feeder ; 1                 ; 6       ;
; USB_DATA[7]                                                     ;                   ;         ;
;      - ParallelReceiver:inst_ParallelReceiver|tg_do_s[7]~feeder ; 0                 ; 6       ;
; CLK                                                             ;                   ;         ;
; RXF_N                                                           ;                   ;         ;
;      - ParallelReceiver:inst_ParallelReceiver|rxf_reg~0         ; 0                 ; 6       ;
; MS_SELECT                                                       ;                   ;         ;
;      - SYNC_MAIN~output                                         ; 0                 ; 6       ;
;      - sync_reset~0                                             ; 0                 ; 6       ;
+-----------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                           ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; AllChannels:inst_AllChannels|Equal0~2                                                                                                                                                                                                          ; LCCOMB_X21_Y11_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AllChannels:inst_AllChannels|color_reg0[8]~0                                                                                                                                                                                                   ; LCCOMB_X17_Y16_N10 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AllChannels:inst_AllChannels|color_reg1[8]~0                                                                                                                                                                                                   ; LCCOMB_X17_Y16_N0  ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                                                                                                                            ; PIN_E16            ; 420     ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; CLK                                                                                                                                                                                                                                            ; PIN_E16            ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Counter:inst_Counter|RSSFilter:inst_RSSFilter|count_1~0                                                                                                                                                                                        ; LCCOMB_X16_Y8_N18  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a1                                                                                                                     ; M9K_X15_Y14_N0     ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a17                                                                                                                    ; M9K_X15_Y14_N0     ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Counter:inst_Counter|count_s~30                                                                                                                                                                                                                ; LCCOMB_X22_Y8_N0   ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Counter:inst_Counter|dflag                                                                                                                                                                                                                     ; FF_X21_Y8_N9       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|CommandReader:inst_CommandReader|Selector19~0                                                                                                                                                                       ; LCCOMB_X13_Y14_N30 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[3]~22                                                                                                                                                                    ; LCCOMB_X12_Y14_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[0]~3                                                                                                                                                                     ; LCCOMB_X17_Y12_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|Equal3~4                                                                                                                                                           ; LCCOMB_X18_Y14_N24 ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|_~0                                                   ; LCCOMB_X21_Y17_N8  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|cntr_sp7:count_usedw|_~0      ; LCCOMB_X21_Y20_N8  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|decode_a87:decode2|eq_node[0] ; LCCOMB_X19_Y20_N0  ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|decode_a87:decode2|eq_node[1] ; LCCOMB_X21_Y20_N20 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|_~0                                   ; LCCOMB_X19_Y20_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Start                                                                                                                                                    ; FF_X14_Y18_N3      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|WideOr1~0                                                                                                                                                          ; LCCOMB_X17_Y18_N24 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|divcnt[7]~25                                                                                                                                                       ; LCCOMB_X18_Y18_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|sclr                                                                                                                                                               ; FF_X13_Y7_N25      ; 61      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|sclrcnt[7]~30                                                                                                                                                      ; LCCOMB_X13_Y7_N12  ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|Selector23~1                                                                                                                                                                   ; LCCOMB_X13_Y16_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|Selector24~0                                                                                                                                                                   ; LCCOMB_X13_Y16_N24 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|Selector37~0                                                                                                                                                                   ; LCCOMB_X13_Y16_N14 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|Selector46~0                                                                                                                                                                   ; LCCOMB_X14_Y15_N12 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|Selector55~0                                                                                                                                                                   ; LCCOMB_X14_Y15_N14 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|state.Blue                                                                                                                                                                     ; FF_X13_Y16_N7      ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|state.Green                                                                                                                                                                    ; FF_X13_Y16_N9      ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; MS_SELECT                                                                                                                                                                                                                                      ; PIN_F2             ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                        ; PLL_2              ; 782     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; ParallelReceiver:inst_ParallelReceiver|Mux3~0                                                                                                                                                                                                  ; LCCOMB_X16_Y20_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                    ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                                                     ; PIN_E16  ; 420     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2    ; 782     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2    ; 4       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+---------------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF              ; Location                                                                                                                                                                                                                                                   ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 7            ; 16           ; 224          ; yes                    ; no                      ; yes                    ; no                      ; 3584   ; 512                         ; 7                           ; 16                          ; 224                         ; 3584                ; 7    ; AmplitudeRAM.mif ; M9K_X27_Y15_N0, M9K_X27_Y11_N0, M9K_X27_Y16_N0, M9K_X27_Y12_N0, M9K_X27_Y9_N0, M9K_X27_Y13_N0, M9K_X27_Y17_N0                                                                                                                                              ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 7            ; 16           ; 224          ; yes                    ; no                      ; yes                    ; no                      ; 3584   ; 512                         ; 7                           ; 16                          ; 224                         ; 3584                ; 7    ; None             ; M9K_X15_Y11_N0, M9K_X27_Y10_N0, M9K_X27_Y18_N0, M9K_X27_Y8_N0, M9K_X27_Y7_N0, M9K_X15_Y13_N0, M9K_X27_Y14_N0                                                                                                                                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 18           ; 3            ; 18           ; yes                    ; no                      ; yes                    ; yes                     ; 54     ; 3                           ; 18                          ; 3                           ; 18                          ; 54                  ; 1    ; None             ; M9K_X15_Y14_N0                                                                                                                                                                                                                                             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16   ; None             ; M9K_X15_Y12_N0, M9K_X15_Y20_N0, M9K_X27_Y20_N0, M9K_X27_Y22_N0, M9K_X15_Y6_N0, M9K_X15_Y17_N0, M9K_X15_Y10_N0, M9K_X15_Y15_N0, M9K_X15_Y7_N0, M9K_X15_Y21_N0, M9K_X15_Y9_N0, M9K_X15_Y19_N0, M9K_X27_Y19_N0, M9K_X15_Y22_N0, M9K_X15_Y8_N0, M9K_X15_Y18_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ALTSYNCRAM                                        ; AUTO ; ROM              ; Single Clock ; 256          ; 9            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2304   ; 256                         ; 9                           ; --                          ; --                          ; 2304                ; 1    ; GammaLUT.mif     ; M9K_X15_Y16_N0                                                                                                                                                                                                                                             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top|AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;8;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;16;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;24;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;32;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;40;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;48;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;56;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;64;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;72;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;80;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;88;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;96;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;104;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;112;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;120;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;128;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;136;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;144;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;152;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;160;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;168;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;176;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;184;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;192;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;200;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;208;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;216;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;224;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;232;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;240;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;248;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;256;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;264;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;272;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;280;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;288;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;296;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;304;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;312;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;320;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;328;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;336;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;344;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;352;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;360;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;368;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;376;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;384;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;392;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;400;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;408;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;416;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;424;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;432;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;440;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;448;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;456;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;464;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;472;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;480;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;488;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;496;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;504;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top|Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ALTSYNCRAM                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;8;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;
;16;(000000001) (1) (1) (01)    ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;(000000010) (2) (2) (02)   ;(000000010) (2) (2) (02)   ;(000000010) (2) (2) (02)   ;(000000010) (2) (2) (02)   ;(000000011) (3) (3) (03)   ;
;24;(000000011) (3) (3) (03)    ;(000000011) (3) (3) (03)   ;(000000011) (3) (3) (03)   ;(000000100) (4) (4) (04)   ;(000000100) (4) (4) (04)   ;(000000100) (4) (4) (04)   ;(000000101) (5) (5) (05)   ;(000000101) (5) (5) (05)   ;
;32;(000000101) (5) (5) (05)    ;(000000110) (6) (6) (06)   ;(000000110) (6) (6) (06)   ;(000000110) (6) (6) (06)   ;(000000111) (7) (7) (07)   ;(000000111) (7) (7) (07)   ;(000001000) (10) (8) (08)   ;(000001000) (10) (8) (08)   ;
;40;(000001001) (11) (9) (09)    ;(000001001) (11) (9) (09)   ;(000001010) (12) (10) (0A)   ;(000001010) (12) (10) (0A)   ;(000001011) (13) (11) (0B)   ;(000001011) (13) (11) (0B)   ;(000001100) (14) (12) (0C)   ;(000001100) (14) (12) (0C)   ;
;48;(000001101) (15) (13) (0D)    ;(000001110) (16) (14) (0E)   ;(000001110) (16) (14) (0E)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000010000) (20) (16) (10)   ;(000010001) (21) (17) (11)   ;(000010001) (21) (17) (11)   ;
;56;(000010010) (22) (18) (12)    ;(000010011) (23) (19) (13)   ;(000010100) (24) (20) (14)   ;(000010100) (24) (20) (14)   ;(000010101) (25) (21) (15)   ;(000010110) (26) (22) (16)   ;(000010111) (27) (23) (17)   ;(000011000) (30) (24) (18)   ;
;64;(000011000) (30) (24) (18)    ;(000011001) (31) (25) (19)   ;(000011010) (32) (26) (1A)   ;(000011011) (33) (27) (1B)   ;(000011100) (34) (28) (1C)   ;(000011101) (35) (29) (1D)   ;(000011110) (36) (30) (1E)   ;(000011111) (37) (31) (1F)   ;
;72;(000100000) (40) (32) (20)    ;(000100001) (41) (33) (21)   ;(000100010) (42) (34) (22)   ;(000100011) (43) (35) (23)   ;(000100100) (44) (36) (24)   ;(000100101) (45) (37) (25)   ;(000100110) (46) (38) (26)   ;(000100111) (47) (39) (27)   ;
;80;(000101000) (50) (40) (28)    ;(000101001) (51) (41) (29)   ;(000101010) (52) (42) (2A)   ;(000101011) (53) (43) (2B)   ;(000101100) (54) (44) (2C)   ;(000101110) (56) (46) (2E)   ;(000101111) (57) (47) (2F)   ;(000110000) (60) (48) (30)   ;
;88;(000110001) (61) (49) (31)    ;(000110010) (62) (50) (32)   ;(000110100) (64) (52) (34)   ;(000110101) (65) (53) (35)   ;(000110110) (66) (54) (36)   ;(000111000) (70) (56) (38)   ;(000111001) (71) (57) (39)   ;(000111010) (72) (58) (3A)   ;
;96;(000111100) (74) (60) (3C)    ;(000111101) (75) (61) (3D)   ;(000111110) (76) (62) (3E)   ;(001000000) (100) (64) (40)   ;(001000001) (101) (65) (41)   ;(001000011) (103) (67) (43)   ;(001000100) (104) (68) (44)   ;(001000110) (106) (70) (46)   ;
;104;(001000111) (107) (71) (47)    ;(001001001) (111) (73) (49)   ;(001001010) (112) (74) (4A)   ;(001001100) (114) (76) (4C)   ;(001001101) (115) (77) (4D)   ;(001001111) (117) (79) (4F)   ;(001010000) (120) (80) (50)   ;(001010010) (122) (82) (52)   ;
;112;(001010100) (124) (84) (54)    ;(001010101) (125) (85) (55)   ;(001010111) (127) (87) (57)   ;(001011001) (131) (89) (59)   ;(001011010) (132) (90) (5A)   ;(001011100) (134) (92) (5C)   ;(001011110) (136) (94) (5E)   ;(001100000) (140) (96) (60)   ;
;120;(001100001) (141) (97) (61)    ;(001100011) (143) (99) (63)   ;(001100101) (145) (101) (65)   ;(001100111) (147) (103) (67)   ;(001101001) (151) (105) (69)   ;(001101010) (152) (106) (6A)   ;(001101100) (154) (108) (6C)   ;(001101110) (156) (110) (6E)   ;
;128;(001110000) (160) (112) (70)    ;(001110010) (162) (114) (72)   ;(001110100) (164) (116) (74)   ;(001110110) (166) (118) (76)   ;(001111000) (170) (120) (78)   ;(001111010) (172) (122) (7A)   ;(001111100) (174) (124) (7C)   ;(001111110) (176) (126) (7E)   ;
;136;(010000000) (200) (128) (80)    ;(010000010) (202) (130) (82)   ;(010000100) (204) (132) (84)   ;(010000110) (206) (134) (86)   ;(010001001) (211) (137) (89)   ;(010001011) (213) (139) (8B)   ;(010001101) (215) (141) (8D)   ;(010001111) (217) (143) (8F)   ;
;144;(010010001) (221) (145) (91)    ;(010010100) (224) (148) (94)   ;(010010110) (226) (150) (96)   ;(010011000) (230) (152) (98)   ;(010011010) (232) (154) (9A)   ;(010011101) (235) (157) (9D)   ;(010011111) (237) (159) (9F)   ;(010100001) (241) (161) (A1)   ;
;152;(010100100) (244) (164) (A4)    ;(010100110) (246) (166) (A6)   ;(010101000) (250) (168) (A8)   ;(010101011) (253) (171) (AB)   ;(010101101) (255) (173) (AD)   ;(010110000) (260) (176) (B0)   ;(010110010) (262) (178) (B2)   ;(010110101) (265) (181) (B5)   ;
;160;(010110111) (267) (183) (B7)    ;(010111010) (272) (186) (BA)   ;(010111100) (274) (188) (BC)   ;(010111111) (277) (191) (BF)   ;(011000010) (302) (194) (C2)   ;(011000100) (304) (196) (C4)   ;(011000111) (307) (199) (C7)   ;(011001001) (311) (201) (C9)   ;
;168;(011001100) (314) (204) (CC)    ;(011001111) (317) (207) (CF)   ;(011010001) (321) (209) (D1)   ;(011010100) (324) (212) (D4)   ;(011010111) (327) (215) (D7)   ;(011011010) (332) (218) (DA)   ;(011011100) (334) (220) (DC)   ;(011011111) (337) (223) (DF)   ;
;176;(011100010) (342) (226) (E2)    ;(011100101) (345) (229) (E5)   ;(011101000) (350) (232) (E8)   ;(011101011) (353) (235) (EB)   ;(011101101) (355) (237) (ED)   ;(011110000) (360) (240) (F0)   ;(011110011) (363) (243) (F3)   ;(011110110) (366) (246) (F6)   ;
;184;(011111001) (371) (249) (F9)    ;(011111100) (374) (252) (FC)   ;(011111111) (377) (255) (FF)   ;(100000010) (402) (258) (102)   ;(100000101) (405) (261) (105)   ;(100001000) (410) (264) (108)   ;(100001011) (413) (267) (10B)   ;(100001111) (417) (271) (10F)   ;
;192;(100010010) (422) (274) (112)    ;(100010101) (425) (277) (115)   ;(100011000) (430) (280) (118)   ;(100011011) (433) (283) (11B)   ;(100011110) (436) (286) (11E)   ;(100100010) (442) (290) (122)   ;(100100101) (445) (293) (125)   ;(100101000) (450) (296) (128)   ;
;200;(100101011) (453) (299) (12B)    ;(100101111) (457) (303) (12F)   ;(100110010) (462) (306) (132)   ;(100110101) (465) (309) (135)   ;(100111001) (471) (313) (139)   ;(100111100) (474) (316) (13C)   ;(101000000) (500) (320) (140)   ;(101000011) (503) (323) (143)   ;
;208;(101000110) (506) (326) (146)    ;(101001010) (512) (330) (14A)   ;(101001101) (515) (333) (14D)   ;(101010001) (521) (337) (151)   ;(101010100) (524) (340) (154)   ;(101011000) (530) (344) (158)   ;(101011011) (533) (347) (15B)   ;(101011111) (537) (351) (15F)   ;
;216;(101100011) (543) (355) (163)    ;(101100110) (546) (358) (166)   ;(101101010) (552) (362) (16A)   ;(101101110) (556) (366) (16E)   ;(101110001) (561) (369) (171)   ;(101110101) (565) (373) (175)   ;(101111001) (571) (377) (179)   ;(101111100) (574) (380) (17C)   ;
;224;(110000000) (600) (384) (180)    ;(110000100) (604) (388) (184)   ;(110001000) (610) (392) (188)   ;(110001100) (614) (396) (18C)   ;(110001111) (617) (399) (18F)   ;(110010011) (623) (403) (193)   ;(110010111) (627) (407) (197)   ;(110011011) (633) (411) (19B)   ;
;232;(110011111) (637) (415) (19F)    ;(110100011) (643) (419) (1A3)   ;(110100111) (647) (423) (1A7)   ;(110101011) (653) (427) (1AB)   ;(110101111) (657) (431) (1AF)   ;(110110011) (663) (435) (1B3)   ;(110110111) (667) (439) (1B7)   ;(110111011) (673) (443) (1BB)   ;
;240;(110111111) (677) (447) (1BF)    ;(111000011) (703) (451) (1C3)   ;(111000111) (707) (455) (1C7)   ;(111001100) (714) (460) (1CC)   ;(111010000) (720) (464) (1D0)   ;(111010100) (724) (468) (1D4)   ;(111011000) (730) (472) (1D8)   ;(111011100) (734) (476) (1DC)   ;
;248;(111100001) (741) (481) (1E1)    ;(111100101) (745) (485) (1E5)   ;(111101001) (751) (489) (1E9)   ;(111101110) (756) (494) (1EE)   ;(111110010) (762) (498) (1F2)   ;(111110110) (766) (502) (1F6)   ;(111111011) (773) (507) (1FB)   ;(111111111) (777) (511) (1FF)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 2,550 / 32,401 ( 8 % ) ;
; C16 interconnects     ; 36 / 1,326 ( 3 % )     ;
; C4 interconnects      ; 1,584 / 21,816 ( 7 % ) ;
; Direct links          ; 238 / 32,401 ( < 1 % ) ;
; Global clocks         ; 3 / 10 ( 30 % )        ;
; Local interconnects   ; 914 / 10,320 ( 9 % )   ;
; R24 interconnects     ; 48 / 1,289 ( 4 % )     ;
; R4 interconnects      ; 1,848 / 28,186 ( 7 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.14) ; Number of LABs  (Total = 128) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 0                             ;
; 3                                           ; 1                             ;
; 4                                           ; 2                             ;
; 5                                           ; 2                             ;
; 6                                           ; 0                             ;
; 7                                           ; 24                            ;
; 8                                           ; 7                             ;
; 9                                           ; 2                             ;
; 10                                          ; 0                             ;
; 11                                          ; 2                             ;
; 12                                          ; 4                             ;
; 13                                          ; 3                             ;
; 14                                          ; 5                             ;
; 15                                          ; 14                            ;
; 16                                          ; 56                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.20) ; Number of LABs  (Total = 128) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 111                           ;
; 1 Clock enable                     ; 24                            ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 3                             ;
; 2 Clock enables                    ; 4                             ;
; 2 Clocks                           ; 7                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.41) ; Number of LABs  (Total = 128) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 9                             ;
; 2                                            ; 3                             ;
; 3                                            ; 2                             ;
; 4                                            ; 0                             ;
; 5                                            ; 2                             ;
; 6                                            ; 0                             ;
; 7                                            ; 0                             ;
; 8                                            ; 17                            ;
; 9                                            ; 0                             ;
; 10                                           ; 4                             ;
; 11                                           ; 2                             ;
; 12                                           ; 2                             ;
; 13                                           ; 1                             ;
; 14                                           ; 1                             ;
; 15                                           ; 0                             ;
; 16                                           ; 6                             ;
; 17                                           ; 3                             ;
; 18                                           ; 2                             ;
; 19                                           ; 20                            ;
; 20                                           ; 2                             ;
; 21                                           ; 3                             ;
; 22                                           ; 4                             ;
; 23                                           ; 4                             ;
; 24                                           ; 13                            ;
; 25                                           ; 2                             ;
; 26                                           ; 6                             ;
; 27                                           ; 1                             ;
; 28                                           ; 5                             ;
; 29                                           ; 5                             ;
; 30                                           ; 7                             ;
; 31                                           ; 1                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 4.43) ; Number of LABs  (Total = 128) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 56                            ;
; 2                                               ; 11                            ;
; 3                                               ; 7                             ;
; 4                                               ; 6                             ;
; 5                                               ; 3                             ;
; 6                                               ; 7                             ;
; 7                                               ; 1                             ;
; 8                                               ; 13                            ;
; 9                                               ; 6                             ;
; 10                                              ; 3                             ;
; 11                                              ; 5                             ;
; 12                                              ; 2                             ;
; 13                                              ; 3                             ;
; 14                                              ; 2                             ;
; 15                                              ; 2                             ;
; 16                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.02) ; Number of LABs  (Total = 128) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 7                             ;
; 3                                            ; 3                             ;
; 4                                            ; 8                             ;
; 5                                            ; 3                             ;
; 6                                            ; 3                             ;
; 7                                            ; 6                             ;
; 8                                            ; 4                             ;
; 9                                            ; 2                             ;
; 10                                           ; 7                             ;
; 11                                           ; 3                             ;
; 12                                           ; 2                             ;
; 13                                           ; 4                             ;
; 14                                           ; 8                             ;
; 15                                           ; 20                            ;
; 16                                           ; 0                             ;
; 17                                           ; 5                             ;
; 18                                           ; 2                             ;
; 19                                           ; 0                             ;
; 20                                           ; 0                             ;
; 21                                           ; 1                             ;
; 22                                           ; 8                             ;
; 23                                           ; 28                            ;
; 24                                           ; 0                             ;
; 25                                           ; 0                             ;
; 26                                           ; 0                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 62        ; 0            ; 62        ; 0            ; 0            ; 62        ; 62        ; 0            ; 62        ; 62        ; 0            ; 59           ; 0            ; 0            ; 12           ; 0            ; 59           ; 12           ; 0            ; 0            ; 8            ; 59           ; 0            ; 0            ; 0            ; 0            ; 0            ; 62        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 62           ; 0         ; 62           ; 62           ; 0         ; 0         ; 62           ; 0         ; 0         ; 62           ; 3            ; 62           ; 62           ; 50           ; 62           ; 3            ; 50           ; 62           ; 62           ; 54           ; 3            ; 62           ; 62           ; 62           ; 62           ; 62           ; 0         ; 62           ; 62           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SYNC_REF           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RD_N               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[10]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[11]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[12]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[13]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[14]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[15]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[16]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[17]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[18]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[19]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[20]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[21]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[22]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[23]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[24]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[25]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[26]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[27]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[28]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[29]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[30]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA[31]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ILLUMI[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ILLUMI[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ILLUMI[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RCLK[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RCLK[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RCLK[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RCLK[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCLK[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCLK[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCLK[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCLK[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VS_TOG             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SYNC_MAIN          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXF_N              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MS_SELECT          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                            ; Destination Register                                                                                                                          ; Delay Added in ns ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_address_s[3] ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a3~porta_datain_reg0  ; 0.054             ;
; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_address_s[4] ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a4~porta_datain_reg0  ; 0.054             ;
; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_address_s[5] ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a5~porta_datain_reg0  ; 0.054             ;
; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_address_s[6] ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a6~porta_datain_reg0  ; 0.054             ;
; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_address_s[7] ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a7~porta_datain_reg0  ; 0.054             ;
; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_address_s[0] ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a8~porta_datain_reg0  ; 0.054             ;
; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_en_s         ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a3~porta_datain_reg0  ; 0.054             ;
; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_address_s[2] ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a10~porta_datain_reg0 ; 0.054             ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 8 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "AcoustophoreticBoard"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 86, clock division of 105, and phase shift of 0 degrees (0 ps) for Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|wire_pll1_clk[0] port File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 86, clock division of 105, and phase shift of 0 degrees (0 ps) for Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|wire_pll1_clk[1] port File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v Line: 43
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: 'top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst_Masterclock|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 105 -multiply_by 86 -duty_cycle 50.00 -name {inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]} {inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst_Masterclock|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 105 -multiply_by 86 -duty_cycle 50.00 -name {inst_Masterclock|altpll_component|auto_generated|pll1|clk[1]} {inst_Masterclock|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          clk
    Info (332111):   24.418 inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   24.418 inst_Masterclock|altpll_component|auto_generated|pll1|clk[1]
Info (176353): Automatically promoted node CLK~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd Line: 18
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2) File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|pll1" output port clk[1] feeds output pin "SCLK[3]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v Line: 43
Warning (15064): PLL "Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|pll1" output port clk[1] feeds output pin "SCLK[2]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v Line: 43
Warning (15064): PLL "Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|pll1" output port clk[1] feeds output pin "SCLK[1]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v Line: 43
Warning (15064): PLL "Masterclock:inst_Masterclock|altpll:altpll_component|Masterclock_altpll:auto_generated|pll1" output port clk[1] feeds output pin "SCLK[0]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v Line: 43
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "SYNC_SWAP_M" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SYNC_SWAP_S" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.57 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin USB_DATA[0] has a permanently disabled output enable File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd Line: 25
    Info (169065): Pin USB_DATA[1] has a permanently disabled output enable File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd Line: 25
    Info (169065): Pin USB_DATA[2] has a permanently disabled output enable File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd Line: 25
    Info (169065): Pin USB_DATA[3] has a permanently disabled output enable File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd Line: 25
    Info (169065): Pin USB_DATA[4] has a permanently disabled output enable File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd Line: 25
    Info (169065): Pin USB_DATA[5] has a permanently disabled output enable File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd Line: 25
    Info (169065): Pin USB_DATA[6] has a permanently disabled output enable File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd Line: 25
    Info (169065): Pin USB_DATA[7] has a permanently disabled output enable File: D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd Line: 25
Info (144001): Generated suppressed messages file D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/output_files/AcoustophoreticBoard.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 6510 megabytes
    Info: Processing ended: Thu Jul 28 12:33:39 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/output_files/AcoustophoreticBoard.fit.smsg.


