=====
SETUP
9.177
12.766
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n261_s2
11.734
12.766
u_uart/divcnt_11_s1
12.766
=====
SETUP
9.265
13.035
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_5_s0
2.343
2.801
n163_s14
3.635
4.734
n163_s11
4.740
5.839
n163_s6
6.643
7.675
n163_s1
8.496
9.122
n163_s0
10.432
11.493
portOUT_0_s1
13.035
=====
SETUP
9.272
12.671
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n246_s2
11.572
12.671
u_uart/divcnt_26_s1
12.671
=====
SETUP
9.311
12.632
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n269_s2
11.600
12.632
u_uart/divcnt_3_s1
12.632
=====
SETUP
9.311
12.632
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n265_s2
11.600
12.632
u_uart/divcnt_7_s1
12.632
=====
SETUP
9.335
12.608
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n253_s2
11.576
12.608
u_uart/divcnt_19_s1
12.608
=====
SETUP
9.339
12.604
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n244_s2
11.572
12.604
u_uart/divcnt_28_s1
12.604
=====
SETUP
9.386
12.558
21.943
clk_ibuf
0.000
0.982
uPc/pcount_4_s0
2.343
2.801
uRom/n14_s8110
4.930
5.962
uRom/n14_s8137
7.268
8.090
uRom/n14_s8108
8.096
9.128
uRom/n14_s8093
10.421
11.453
uRom/n14_s8082
11.459
12.558
uRom/out_1_s0
12.558
=====
SETUP
9.391
12.552
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n255_s2
11.730
12.552
u_uart/divcnt_17_s1
12.552
=====
SETUP
9.391
12.552
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n254_s2
11.730
12.552
u_uart/divcnt_18_s1
12.552
=====
SETUP
9.521
12.422
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n259_s2
11.600
12.422
u_uart/divcnt_13_s1
12.422
=====
SETUP
9.590
12.353
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n263_s2
11.254
12.353
u_uart/divcnt_9_s1
12.353
=====
SETUP
9.590
12.353
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n262_s2
11.254
12.353
u_uart/divcnt_10_s1
12.353
=====
SETUP
9.590
12.353
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n260_s2
11.254
12.353
u_uart/divcnt_12_s1
12.353
=====
SETUP
9.663
12.281
21.943
clk_ibuf
0.000
0.982
uPc/pcount_4_s0
2.343
2.801
uRom/n14_s8110
4.930
5.962
uRom/n14_s8137
7.268
8.090
uRom/n14_s8108
8.096
9.128
uRom/n14_s8090
10.421
11.453
uRom/n14_s8081
11.459
12.281
uRom/out_2_s0
12.281
=====
SETUP
9.673
12.627
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_5_s0
2.343
2.801
n163_s14
3.635
4.734
n163_s11
4.740
5.839
n163_s6
6.643
7.675
n163_s1
8.496
9.122
n163_s0
10.432
11.493
portOUT_1_s1
12.627
=====
SETUP
9.673
12.627
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_5_s0
2.343
2.801
n163_s14
3.635
4.734
n163_s11
4.740
5.839
n163_s6
6.643
7.675
n163_s1
8.496
9.122
n163_s0
10.432
11.493
portOUT_2_s1
12.627
=====
SETUP
9.681
12.619
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_5_s0
2.343
2.801
n163_s14
3.635
4.734
n163_s11
4.740
5.839
n163_s6
6.643
7.675
n163_s1
8.496
9.122
n163_s0
10.432
11.493
portOUT_3_s2
12.619
=====
SETUP
9.746
12.197
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n248_s2
11.098
12.197
u_uart/divcnt_24_s1
12.197
=====
SETUP
9.747
12.197
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n258_s2
11.098
12.197
u_uart/divcnt_14_s1
12.197
=====
SETUP
9.756
12.188
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n247_s2
11.089
12.188
u_uart/divcnt_25_s1
12.188
=====
SETUP
9.813
12.130
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n249_s2
11.098
12.130
u_uart/divcnt_23_s1
12.130
=====
SETUP
9.813
12.130
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n245_s2
11.098
12.130
u_uart/divcnt_27_s1
12.130
=====
SETUP
9.814
12.130
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n271_s2
11.098
12.130
u_uart/divcnt_1_s1
12.130
=====
SETUP
9.814
12.130
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_14_s1
2.343
2.801
u_uart/n224_s11
4.118
5.217
u_uart/n224_s5
6.021
7.120
u_uart/n224_s1
7.925
8.747
u_uart/n212_s0
9.587
10.213
u_uart/n251_s2
11.098
12.130
u_uart/divcnt_21_s1
12.130
=====
HOLD
-0.311
1.545
1.856
cycle_2_s0
1.545
=====
HOLD
0.075
1.916
1.841
u_uart/hold_tb_3_s0
0.976
1.309
u_uart/hi_3_s0
1.916
=====
HOLD
0.120
1.960
1.841
u_uart/hold_tb_3_s0
0.976
1.309
u_uart/tx_byte_3_s0
1.960
=====
HOLD
0.354
2.194
1.841
u_uart/hold_tb_2_s0
0.976
1.309
u_uart/tx_byte_2_s0
2.194
=====
HOLD
0.354
2.194
1.841
u_uart/hold_tb_2_s0
0.976
1.309
u_uart/hi_2_s0
2.194
=====
HOLD
0.357
2.198
1.841
u_uart/hold_tb_0_s0
0.976
1.309
u_uart/tx_byte_0_s0
2.198
=====
HOLD
0.357
2.198
1.841
u_uart/hold_tb_1_s0
0.976
1.309
u_uart/tx_byte_1_s0
2.198
=====
HOLD
0.357
2.198
1.841
u_uart/hold_tb_0_s0
0.976
1.309
u_uart/hi_0_s0
2.198
=====
HOLD
0.357
2.198
1.841
u_uart/hold_tb_1_s0
0.976
1.309
u_uart/hi_1_s0
2.198
=====
HOLD
0.383
2.224
1.841
u_uart/tog_tb_s1
0.976
1.309
u_uart/tog_sync_0_s0
2.224
=====
HOLD
0.708
1.684
0.976
u_uart/tog_tb_s1
0.976
1.309
u_uart/n10_s2
1.312
1.684
u_uart/tog_tb_s1
1.684
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_uart/uart_tx_s4
1.811
2.144
u_uart/n213_s4
2.146
2.518
u_uart/uart_tx_s4
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_uart/half_s3
1.811
2.144
u_uart/n37_s4
2.146
2.518
u_uart/half_s3
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_uart/bitpos_2_s1
1.811
2.144
u_uart/n274_s1
2.146
2.518
u_uart/bitpos_2_s1
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_uart/divcnt_25_s1
1.811
2.144
u_uart/n247_s2
2.146
2.518
u_uart/divcnt_25_s1
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_uart/divcnt_31_s1
1.811
2.144
u_uart/n241_s2
2.146
2.518
u_uart/divcnt_31_s1
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uMux/tickCnt_15_s0
1.811
2.144
uMux/n32_s3
2.146
2.518
uMux/tickCnt_15_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uPc/pcount_10_s0
1.811
2.144
uPc/n24_s2
2.146
2.518
uPc/pcount_10_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uClkCtrl/debounceCnt_3_s0
1.811
2.144
uClkCtrl/n46_s2
2.146
2.518
uClkCtrl/debounceCnt_3_s0
2.518
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
u_uart/divcnt_1_s1
1.811
2.144
u_uart/n271_s2
2.148
2.520
u_uart/divcnt_1_s1
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
u_uart/divcnt_7_s1
1.811
2.144
u_uart/n265_s2
2.148
2.520
u_uart/divcnt_7_s1
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
u_uart/divcnt_9_s1
1.811
2.144
u_uart/n263_s2
2.148
2.520
u_uart/divcnt_9_s1
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
u_uart/divcnt_27_s1
1.811
2.144
u_uart/n245_s2
2.148
2.520
u_uart/divcnt_27_s1
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uMux/tickCnt_4_s0
1.811
2.144
uMux/n43_s2
2.148
2.520
uMux/tickCnt_4_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uMux/tickCnt_6_s0
1.811
2.144
uMux/n41_s2
2.148
2.520
uMux/tickCnt_6_s0
2.520
