PPA Report for cascaded_reset_detector.v (Module: cascaded_reset_detector)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 5
IO Count: 15
Cell Count: 49

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 125.70 MHz
Reg-to-Reg Critical Path Delay: 2.481 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
