Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 2 working FPGA/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 716
