
---------- Begin Simulation Statistics ----------
final_tick                               168669105000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 166756                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682972                       # Number of bytes of host memory used
host_op_rate                                   167084                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   599.68                       # Real time elapsed on the host
host_tick_rate                              281266405                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168669                       # Number of seconds simulated
sim_ticks                                168669105000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616586                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095664                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103730                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728167                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478321                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65362                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.686691                       # CPI: cycles per instruction
system.cpu.discardedOps                        190886                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610905                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403669                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001738                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35755947                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.592877                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168669105                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132913158                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       196267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        396916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1197                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       885426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          374                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1771663                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            374                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 168669105000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              73729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       148251                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48003                       # Transaction distribution
system.membus.trans_dist::ReadExReq            126933                       # Transaction distribution
system.membus.trans_dist::ReadExResp           126933                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         73729                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       597578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 597578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     44660864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                44660864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200662                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200662    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200662                       # Request fanout histogram
system.membus.respLayer1.occupancy         1891363750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1582924000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 168669105000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            556015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       957486                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          207                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          124360                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           330223                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          330223                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           508                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       555507                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2656678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2657901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        91520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    216955520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              217047040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          196628                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18976128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1082866                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001452                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038074                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1081294     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1572      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1082866                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5009431000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4428654995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2540000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 168669105000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   94                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               685477                       # number of demand (read+write) hits
system.l2.demand_hits::total                   685571                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  94                       # number of overall hits
system.l2.overall_hits::.cpu.data              685477                       # number of overall hits
system.l2.overall_hits::total                  685571                       # number of overall hits
system.l2.demand_misses::.cpu.inst                414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200253                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200667                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               414                       # number of overall misses
system.l2.overall_misses::.cpu.data            200253                       # number of overall misses
system.l2.overall_misses::total                200667                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     44716000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  22716490000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22761206000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44716000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  22716490000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22761206000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              508                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           885730                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               886238                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             508                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          885730                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              886238                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.814961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.226088                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.226426                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.814961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.226088                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.226426                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 108009.661836                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113438.949729                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113427.748459                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 108009.661836                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113438.949729                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113427.748459                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              148251                       # number of writebacks
system.l2.writebacks::total                    148251                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200662                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200662                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36436000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18711078000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18747514000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36436000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18711078000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18747514000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.814961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.226082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.226420                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.814961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.226082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.226420                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88009.661836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93439.524989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93428.322253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88009.661836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93439.524989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93428.322253                       # average overall mshr miss latency
system.l2.replacements                         196628                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       809235                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           809235                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       809235                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       809235                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          196                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              196                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          196                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          196                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            203290                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                203290                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          126933                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              126933                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14629061000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14629061000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        330223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            330223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.384386                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.384386                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115250.258010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115250.258010                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       126933                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         126933                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12090401000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12090401000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.384386                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.384386                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95250.258010                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95250.258010                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             94                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 94                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44716000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44716000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.814961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.814961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 108009.661836                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 108009.661836                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36436000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36436000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.814961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.814961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88009.661836                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88009.661836                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        482187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            482187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        73320                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           73320                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8087429000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8087429000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       555507                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        555507                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.131988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110303.177851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110303.177851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        73315                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        73315                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6620677000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6620677000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.131979                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131979                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90304.535225                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90304.535225                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 168669105000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4044.865052                       # Cycle average of tags in use
system.l2.tags.total_refs                     1770461                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    200724                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.820375                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.943275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.077850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4023.843927                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.982384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987516                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2085                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14364452                       # Number of tag accesses
system.l2.tags.data_accesses                 14364452                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 168669105000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25631744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25684736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18976128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18976128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       148251                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             148251                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            314177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         151964665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             152278842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       314177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           314177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112505061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112505061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112505061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           314177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        151964665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            264783903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    296502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    399360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.052815530500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17230                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17230                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              775419                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             279541                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200662                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     148251                       # Number of write requests accepted
system.mem_ctrls.readBursts                    401324                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   296502                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1136                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             26576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             26238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18306                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8330408750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2000940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15833933750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20816.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39566.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   289080                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  201913                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                401324                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               296502                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  189538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   20270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       205663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.786179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.104625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.735170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12232      5.95%      5.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       154269     75.01%     80.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16067      7.81%     88.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3379      1.64%     90.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1522      0.74%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1358      0.66%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1117      0.54%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1006      0.49%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14713      7.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       205663                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.226001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.759493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.107714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         17146     99.51%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           66      0.38%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17230                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.207371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.165550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.215482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7712     44.76%     44.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              415      2.41%     47.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7960     46.20%     93.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              313      1.82%     95.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              725      4.21%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               50      0.29%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.10%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               32      0.19%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17230                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25612032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   72704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18974912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25684736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18976128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       151.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    152.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  168669074000                       # Total gap between requests
system.mem_ctrls.avgGap                     483412.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25559040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18974912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 314177.276271193812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 151533619.627613484859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112497851.933227479458                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       400496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       296502                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28264500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  15805669250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3866011331250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34135.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39465.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13038736.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            728408520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            387131745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1419574800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          769046940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13314331680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35456811810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34910568480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        86985873975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.719070                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  90388905750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5632120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  72648079250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            740132400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            393359340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1437767520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          778594320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13314331680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35655798810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34743000480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        87062984550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.176241                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  89952282500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5632120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73084702500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    168669105000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 168669105000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8051146                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8051146                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8051146                       # number of overall hits
system.cpu.icache.overall_hits::total         8051146                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          508                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            508                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          508                       # number of overall misses
system.cpu.icache.overall_misses::total           508                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49350000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49350000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49350000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49350000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051654                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051654                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051654                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051654                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97145.669291                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97145.669291                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97145.669291                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97145.669291                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          508                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          508                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          508                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          508                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48334000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48334000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48334000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48334000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95145.669291                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95145.669291                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95145.669291                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95145.669291                       # average overall mshr miss latency
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8051146                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8051146                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          508                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           508                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49350000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49350000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051654                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051654                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97145.669291                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97145.669291                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          508                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          508                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48334000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48334000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95145.669291                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95145.669291                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 168669105000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           260.725121                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051654                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               508                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15849.712598                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   260.725121                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.509229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.509229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8052162                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8052162                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 168669105000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168669105000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 168669105000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51142289                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51142289                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51142869                       # number of overall hits
system.cpu.dcache.overall_hits::total        51142869                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       918485                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         918485                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       926324                       # number of overall misses
system.cpu.dcache.overall_misses::total        926324                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  44625916000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44625916000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  44625916000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44625916000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52060774                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52060774                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52069193                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52069193                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017790                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017790                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48586.439626                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48586.439626                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48175.277765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48175.277765                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       809235                       # number of writebacks
system.cpu.dcache.writebacks::total            809235                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36730                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36730                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       881755                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       881755                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       885730                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       885730                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39770067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39770067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  40183534000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40183534000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016937                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016937                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017011                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017011                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45103.307608                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45103.307608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45367.701218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45367.701218                       # average overall mshr miss latency
system.cpu.dcache.replacements                 885218                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40553083                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40553083                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       557599                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        557599                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21125790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21125790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41110682                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41110682                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37887.065795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37887.065795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5895                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5895                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       551704                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       551704                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19714209000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19714209000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013420                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013420                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35733.308078                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35733.308078                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10589206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10589206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       360886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       360886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23500126000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23500126000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65117.865476                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65117.865476                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        30835                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        30835                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       330051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       330051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20055858000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20055858000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60765.936174                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60765.936174                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          580                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           580                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7839                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7839                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.931108                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.931108                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3975                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3975                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    413467000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    413467000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.472146                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.472146                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104016.855346                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104016.855346                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 168669105000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.959626                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028675                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            885730                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.741010                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.959626                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52954999                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52954999                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 168669105000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168669105000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
