
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lslogins_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402658 <.init>:
  402658:	stp	x29, x30, [sp, #-16]!
  40265c:	mov	x29, sp
  402660:	bl	402ea0 <ferror@plt+0x60>
  402664:	ldp	x29, x30, [sp], #16
  402668:	ret

Disassembly of section .plt:

0000000000402670 <memcpy@plt-0x20>:
  402670:	stp	x16, x30, [sp, #-16]!
  402674:	adrp	x16, 41e000 <ferror@plt+0x1b1c0>
  402678:	ldr	x17, [x16, #4088]
  40267c:	add	x16, x16, #0xff8
  402680:	br	x17
  402684:	nop
  402688:	nop
  40268c:	nop

0000000000402690 <memcpy@plt>:
  402690:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402694:	ldr	x17, [x16]
  402698:	add	x16, x16, #0x0
  40269c:	br	x17

00000000004026a0 <_exit@plt>:
  4026a0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4026a4:	ldr	x17, [x16, #8]
  4026a8:	add	x16, x16, #0x8
  4026ac:	br	x17

00000000004026b0 <setuid@plt>:
  4026b0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4026b4:	ldr	x17, [x16, #16]
  4026b8:	add	x16, x16, #0x10
  4026bc:	br	x17

00000000004026c0 <strtok@plt>:
  4026c0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4026c4:	ldr	x17, [x16, #24]
  4026c8:	add	x16, x16, #0x18
  4026cc:	br	x17

00000000004026d0 <strtoul@plt>:
  4026d0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4026d4:	ldr	x17, [x16, #32]
  4026d8:	add	x16, x16, #0x20
  4026dc:	br	x17

00000000004026e0 <strlen@plt>:
  4026e0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4026e4:	ldr	x17, [x16, #40]
  4026e8:	add	x16, x16, #0x28
  4026ec:	br	x17

00000000004026f0 <fputs@plt>:
  4026f0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4026f4:	ldr	x17, [x16, #48]
  4026f8:	add	x16, x16, #0x30
  4026fc:	br	x17

0000000000402700 <syslog@plt>:
  402700:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402704:	ldr	x17, [x16, #56]
  402708:	add	x16, x16, #0x38
  40270c:	br	x17

0000000000402710 <scols_line_set_data@plt>:
  402710:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402714:	ldr	x17, [x16, #64]
  402718:	add	x16, x16, #0x40
  40271c:	br	x17

0000000000402720 <exit@plt>:
  402720:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402724:	ldr	x17, [x16, #72]
  402728:	add	x16, x16, #0x48
  40272c:	br	x17

0000000000402730 <dup@plt>:
  402730:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402734:	ldr	x17, [x16, #80]
  402738:	add	x16, x16, #0x50
  40273c:	br	x17

0000000000402740 <scols_line_refer_data@plt>:
  402740:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402744:	ldr	x17, [x16, #88]
  402748:	add	x16, x16, #0x58
  40274c:	br	x17

0000000000402750 <twalk@plt>:
  402750:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402754:	ldr	x17, [x16, #96]
  402758:	add	x16, x16, #0x60
  40275c:	br	x17

0000000000402760 <ulckpwdf@plt>:
  402760:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402764:	ldr	x17, [x16, #104]
  402768:	add	x16, x16, #0x68
  40276c:	br	x17

0000000000402770 <strtoimax@plt>:
  402770:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402774:	ldr	x17, [x16, #112]
  402778:	add	x16, x16, #0x70
  40277c:	br	x17

0000000000402780 <getegid@plt>:
  402780:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402784:	ldr	x17, [x16, #120]
  402788:	add	x16, x16, #0x78
  40278c:	br	x17

0000000000402790 <strtoll@plt>:
  402790:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402794:	ldr	x17, [x16, #128]
  402798:	add	x16, x16, #0x80
  40279c:	br	x17

00000000004027a0 <strtod@plt>:
  4027a0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4027a4:	ldr	x17, [x16, #136]
  4027a8:	add	x16, x16, #0x88
  4027ac:	br	x17

00000000004027b0 <scols_table_enable_noheadings@plt>:
  4027b0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4027b4:	ldr	x17, [x16, #144]
  4027b8:	add	x16, x16, #0x90
  4027bc:	br	x17

00000000004027c0 <scols_table_new_column@plt>:
  4027c0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4027c4:	ldr	x17, [x16, #152]
  4027c8:	add	x16, x16, #0x98
  4027cc:	br	x17

00000000004027d0 <setutxent@plt>:
  4027d0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4027d4:	ldr	x17, [x16, #160]
  4027d8:	add	x16, x16, #0xa0
  4027dc:	br	x17

00000000004027e0 <scols_free_iter@plt>:
  4027e0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4027e4:	ldr	x17, [x16, #168]
  4027e8:	add	x16, x16, #0xa8
  4027ec:	br	x17

00000000004027f0 <localtime_r@plt>:
  4027f0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4027f4:	ldr	x17, [x16, #176]
  4027f8:	add	x16, x16, #0xb0
  4027fc:	br	x17

0000000000402800 <setenv@plt>:
  402800:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402804:	ldr	x17, [x16, #184]
  402808:	add	x16, x16, #0xb8
  40280c:	br	x17

0000000000402810 <getgrnam@plt>:
  402810:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402814:	ldr	x17, [x16, #192]
  402818:	add	x16, x16, #0xc0
  40281c:	br	x17

0000000000402820 <sprintf@plt>:
  402820:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402824:	ldr	x17, [x16, #200]
  402828:	add	x16, x16, #0xc8
  40282c:	br	x17

0000000000402830 <getuid@plt>:
  402830:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402834:	ldr	x17, [x16, #208]
  402838:	add	x16, x16, #0xd0
  40283c:	br	x17

0000000000402840 <opendir@plt>:
  402840:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402844:	ldr	x17, [x16, #216]
  402848:	add	x16, x16, #0xd8
  40284c:	br	x17

0000000000402850 <strftime@plt>:
  402850:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402854:	ldr	x17, [x16, #224]
  402858:	add	x16, x16, #0xe0
  40285c:	br	x17

0000000000402860 <__cxa_atexit@plt>:
  402860:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402864:	ldr	x17, [x16, #232]
  402868:	add	x16, x16, #0xe8
  40286c:	br	x17

0000000000402870 <fputc@plt>:
  402870:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402874:	ldr	x17, [x16, #240]
  402878:	add	x16, x16, #0xf0
  40287c:	br	x17

0000000000402880 <scols_table_enable_raw@plt>:
  402880:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402884:	ldr	x17, [x16, #248]
  402888:	add	x16, x16, #0xf8
  40288c:	br	x17

0000000000402890 <scols_table_set_line_separator@plt>:
  402890:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402894:	ldr	x17, [x16, #256]
  402898:	add	x16, x16, #0x100
  40289c:	br	x17

00000000004028a0 <scols_table_set_column_separator@plt>:
  4028a0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4028a4:	ldr	x17, [x16, #264]
  4028a8:	add	x16, x16, #0x108
  4028ac:	br	x17

00000000004028b0 <strptime@plt>:
  4028b0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4028b4:	ldr	x17, [x16, #272]
  4028b8:	add	x16, x16, #0x110
  4028bc:	br	x17

00000000004028c0 <snprintf@plt>:
  4028c0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4028c4:	ldr	x17, [x16, #280]
  4028c8:	add	x16, x16, #0x118
  4028cc:	br	x17

00000000004028d0 <abs@plt>:
  4028d0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4028d4:	ldr	x17, [x16, #288]
  4028d8:	add	x16, x16, #0x120
  4028dc:	br	x17

00000000004028e0 <localeconv@plt>:
  4028e0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4028e4:	ldr	x17, [x16, #296]
  4028e8:	add	x16, x16, #0x128
  4028ec:	br	x17

00000000004028f0 <fileno@plt>:
  4028f0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4028f4:	ldr	x17, [x16, #304]
  4028f8:	add	x16, x16, #0x130
  4028fc:	br	x17

0000000000402900 <fclose@plt>:
  402900:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402904:	ldr	x17, [x16, #312]
  402908:	add	x16, x16, #0x138
  40290c:	br	x17

0000000000402910 <fopen@plt>:
  402910:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402914:	ldr	x17, [x16, #320]
  402918:	add	x16, x16, #0x140
  40291c:	br	x17

0000000000402920 <time@plt>:
  402920:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402924:	ldr	x17, [x16, #328]
  402928:	add	x16, x16, #0x148
  40292c:	br	x17

0000000000402930 <malloc@plt>:
  402930:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402934:	ldr	x17, [x16, #336]
  402938:	add	x16, x16, #0x150
  40293c:	br	x17

0000000000402940 <open@plt>:
  402940:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402944:	ldr	x17, [x16, #344]
  402948:	add	x16, x16, #0x158
  40294c:	br	x17

0000000000402950 <strncmp@plt>:
  402950:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402954:	ldr	x17, [x16, #352]
  402958:	add	x16, x16, #0x160
  40295c:	br	x17

0000000000402960 <bindtextdomain@plt>:
  402960:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402964:	ldr	x17, [x16, #360]
  402968:	add	x16, x16, #0x168
  40296c:	br	x17

0000000000402970 <__libc_start_main@plt>:
  402970:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402974:	ldr	x17, [x16, #368]
  402978:	add	x16, x16, #0x170
  40297c:	br	x17

0000000000402980 <fgetc@plt>:
  402980:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402984:	ldr	x17, [x16, #376]
  402988:	add	x16, x16, #0x178
  40298c:	br	x17

0000000000402990 <memset@plt>:
  402990:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402994:	ldr	x17, [x16, #384]
  402998:	add	x16, x16, #0x180
  40299c:	br	x17

00000000004029a0 <fdopen@plt>:
  4029a0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4029a4:	ldr	x17, [x16, #392]
  4029a8:	add	x16, x16, #0x188
  4029ac:	br	x17

00000000004029b0 <gettimeofday@plt>:
  4029b0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4029b4:	ldr	x17, [x16, #400]
  4029b8:	add	x16, x16, #0x190
  4029bc:	br	x17

00000000004029c0 <getpwnam@plt>:
  4029c0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4029c4:	ldr	x17, [x16, #408]
  4029c8:	add	x16, x16, #0x198
  4029cc:	br	x17

00000000004029d0 <gmtime_r@plt>:
  4029d0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4029d4:	ldr	x17, [x16, #416]
  4029d8:	add	x16, x16, #0x1a0
  4029dc:	br	x17

00000000004029e0 <scols_new_table@plt>:
  4029e0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4029e4:	ldr	x17, [x16, #424]
  4029e8:	add	x16, x16, #0x1a8
  4029ec:	br	x17

00000000004029f0 <scols_table_enable_export@plt>:
  4029f0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  4029f4:	ldr	x17, [x16, #432]
  4029f8:	add	x16, x16, #0x1b0
  4029fc:	br	x17

0000000000402a00 <tsearch@plt>:
  402a00:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402a04:	ldr	x17, [x16, #440]
  402a08:	add	x16, x16, #0x1b8
  402a0c:	br	x17

0000000000402a10 <getspnam@plt>:
  402a10:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402a14:	ldr	x17, [x16, #448]
  402a18:	add	x16, x16, #0x1c0
  402a1c:	br	x17

0000000000402a20 <calloc@plt>:
  402a20:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402a24:	ldr	x17, [x16, #456]
  402a28:	add	x16, x16, #0x1c8
  402a2c:	br	x17

0000000000402a30 <strcasecmp@plt>:
  402a30:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402a34:	ldr	x17, [x16, #464]
  402a38:	add	x16, x16, #0x1d0
  402a3c:	br	x17

0000000000402a40 <readdir@plt>:
  402a40:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402a44:	ldr	x17, [x16, #472]
  402a48:	add	x16, x16, #0x1d8
  402a4c:	br	x17

0000000000402a50 <realloc@plt>:
  402a50:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402a54:	ldr	x17, [x16, #480]
  402a58:	add	x16, x16, #0x1e0
  402a5c:	br	x17

0000000000402a60 <lckpwdf@plt>:
  402a60:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402a64:	ldr	x17, [x16, #488]
  402a68:	add	x16, x16, #0x1e8
  402a6c:	br	x17

0000000000402a70 <strdup@plt>:
  402a70:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402a74:	ldr	x17, [x16, #496]
  402a78:	add	x16, x16, #0x1f0
  402a7c:	br	x17

0000000000402a80 <scols_table_new_line@plt>:
  402a80:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402a84:	ldr	x17, [x16, #504]
  402a88:	add	x16, x16, #0x1f8
  402a8c:	br	x17

0000000000402a90 <closedir@plt>:
  402a90:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402a94:	ldr	x17, [x16, #512]
  402a98:	add	x16, x16, #0x200
  402a9c:	br	x17

0000000000402aa0 <scols_unref_table@plt>:
  402aa0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402aa4:	ldr	x17, [x16, #520]
  402aa8:	add	x16, x16, #0x208
  402aac:	br	x17

0000000000402ab0 <close@plt>:
  402ab0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402ab4:	ldr	x17, [x16, #528]
  402ab8:	add	x16, x16, #0x210
  402abc:	br	x17

0000000000402ac0 <__gmon_start__@plt>:
  402ac0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402ac4:	ldr	x17, [x16, #536]
  402ac8:	add	x16, x16, #0x218
  402acc:	br	x17

0000000000402ad0 <mktime@plt>:
  402ad0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402ad4:	ldr	x17, [x16, #544]
  402ad8:	add	x16, x16, #0x220
  402adc:	br	x17

0000000000402ae0 <strtoumax@plt>:
  402ae0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402ae4:	ldr	x17, [x16, #552]
  402ae8:	add	x16, x16, #0x228
  402aec:	br	x17

0000000000402af0 <abort@plt>:
  402af0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402af4:	ldr	x17, [x16, #560]
  402af8:	add	x16, x16, #0x230
  402afc:	br	x17

0000000000402b00 <access@plt>:
  402b00:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402b04:	ldr	x17, [x16, #568]
  402b08:	add	x16, x16, #0x238
  402b0c:	br	x17

0000000000402b10 <tdestroy@plt>:
  402b10:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402b14:	ldr	x17, [x16, #576]
  402b18:	add	x16, x16, #0x240
  402b1c:	br	x17

0000000000402b20 <memcmp@plt>:
  402b20:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402b24:	ldr	x17, [x16, #584]
  402b28:	add	x16, x16, #0x248
  402b2c:	br	x17

0000000000402b30 <textdomain@plt>:
  402b30:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402b34:	ldr	x17, [x16, #592]
  402b38:	add	x16, x16, #0x250
  402b3c:	br	x17

0000000000402b40 <getopt_long@plt>:
  402b40:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402b44:	ldr	x17, [x16, #600]
  402b48:	add	x16, x16, #0x258
  402b4c:	br	x17

0000000000402b50 <strcmp@plt>:
  402b50:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402b54:	ldr	x17, [x16, #608]
  402b58:	add	x16, x16, #0x260
  402b5c:	br	x17

0000000000402b60 <getpwuid@plt>:
  402b60:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402b64:	ldr	x17, [x16, #616]
  402b68:	add	x16, x16, #0x268
  402b6c:	br	x17

0000000000402b70 <warn@plt>:
  402b70:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402b74:	ldr	x17, [x16, #624]
  402b78:	add	x16, x16, #0x270
  402b7c:	br	x17

0000000000402b80 <__ctype_b_loc@plt>:
  402b80:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402b84:	ldr	x17, [x16, #632]
  402b88:	add	x16, x16, #0x278
  402b8c:	br	x17

0000000000402b90 <scols_line_get_cell@plt>:
  402b90:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402b94:	ldr	x17, [x16, #640]
  402b98:	add	x16, x16, #0x280
  402b9c:	br	x17

0000000000402ba0 <strtol@plt>:
  402ba0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402ba4:	ldr	x17, [x16, #648]
  402ba8:	add	x16, x16, #0x288
  402bac:	br	x17

0000000000402bb0 <scols_table_next_column@plt>:
  402bb0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402bb4:	ldr	x17, [x16, #656]
  402bb8:	add	x16, x16, #0x290
  402bbc:	br	x17

0000000000402bc0 <utmpxname@plt>:
  402bc0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402bc4:	ldr	x17, [x16, #664]
  402bc8:	add	x16, x16, #0x298
  402bcc:	br	x17

0000000000402bd0 <setreuid@plt>:
  402bd0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402bd4:	ldr	x17, [x16, #672]
  402bd8:	add	x16, x16, #0x2a0
  402bdc:	br	x17

0000000000402be0 <scols_cell_get_data@plt>:
  402be0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402be4:	ldr	x17, [x16, #680]
  402be8:	add	x16, x16, #0x2a8
  402bec:	br	x17

0000000000402bf0 <free@plt>:
  402bf0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402bf4:	ldr	x17, [x16, #688]
  402bf8:	add	x16, x16, #0x2b0
  402bfc:	br	x17

0000000000402c00 <endutxent@plt>:
  402c00:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402c04:	ldr	x17, [x16, #696]
  402c08:	add	x16, x16, #0x2b8
  402c0c:	br	x17

0000000000402c10 <getgrouplist@plt>:
  402c10:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402c14:	ldr	x17, [x16, #704]
  402c18:	add	x16, x16, #0x2c0
  402c1c:	br	x17

0000000000402c20 <strncasecmp@plt>:
  402c20:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402c24:	ldr	x17, [x16, #712]
  402c28:	add	x16, x16, #0x2c8
  402c2c:	br	x17

0000000000402c30 <nanosleep@plt>:
  402c30:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402c34:	ldr	x17, [x16, #720]
  402c38:	add	x16, x16, #0x2d0
  402c3c:	br	x17

0000000000402c40 <vasprintf@plt>:
  402c40:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402c44:	ldr	x17, [x16, #728]
  402c48:	add	x16, x16, #0x2d8
  402c4c:	br	x17

0000000000402c50 <setregid@plt>:
  402c50:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402c54:	ldr	x17, [x16, #736]
  402c58:	add	x16, x16, #0x2e0
  402c5c:	br	x17

0000000000402c60 <strndup@plt>:
  402c60:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402c64:	ldr	x17, [x16, #744]
  402c68:	add	x16, x16, #0x2e8
  402c6c:	br	x17

0000000000402c70 <strspn@plt>:
  402c70:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402c74:	ldr	x17, [x16, #752]
  402c78:	add	x16, x16, #0x2f0
  402c7c:	br	x17

0000000000402c80 <strchr@plt>:
  402c80:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402c84:	ldr	x17, [x16, #760]
  402c88:	add	x16, x16, #0x2f8
  402c8c:	br	x17

0000000000402c90 <fflush@plt>:
  402c90:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402c94:	ldr	x17, [x16, #768]
  402c98:	add	x16, x16, #0x300
  402c9c:	br	x17

0000000000402ca0 <scols_table_get_line@plt>:
  402ca0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402ca4:	ldr	x17, [x16, #776]
  402ca8:	add	x16, x16, #0x308
  402cac:	br	x17

0000000000402cb0 <dirfd@plt>:
  402cb0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402cb4:	ldr	x17, [x16, #784]
  402cb8:	add	x16, x16, #0x310
  402cbc:	br	x17

0000000000402cc0 <scols_print_table@plt>:
  402cc0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402cc4:	ldr	x17, [x16, #792]
  402cc8:	add	x16, x16, #0x318
  402ccc:	br	x17

0000000000402cd0 <warnx@plt>:
  402cd0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402cd4:	ldr	x17, [x16, #800]
  402cd8:	add	x16, x16, #0x320
  402cdc:	br	x17

0000000000402ce0 <read@plt>:
  402ce0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402ce4:	ldr	x17, [x16, #808]
  402ce8:	add	x16, x16, #0x328
  402cec:	br	x17

0000000000402cf0 <getpwent@plt>:
  402cf0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402cf4:	ldr	x17, [x16, #816]
  402cf8:	add	x16, x16, #0x330
  402cfc:	br	x17

0000000000402d00 <scols_new_iter@plt>:
  402d00:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402d04:	ldr	x17, [x16, #824]
  402d08:	add	x16, x16, #0x338
  402d0c:	br	x17

0000000000402d10 <strstr@plt>:
  402d10:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402d14:	ldr	x17, [x16, #832]
  402d18:	add	x16, x16, #0x340
  402d1c:	br	x17

0000000000402d20 <__isoc99_sscanf@plt>:
  402d20:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402d24:	ldr	x17, [x16, #840]
  402d28:	add	x16, x16, #0x348
  402d2c:	br	x17

0000000000402d30 <errx@plt>:
  402d30:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402d34:	ldr	x17, [x16, #848]
  402d38:	add	x16, x16, #0x350
  402d3c:	br	x17

0000000000402d40 <strcspn@plt>:
  402d40:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402d44:	ldr	x17, [x16, #856]
  402d48:	add	x16, x16, #0x358
  402d4c:	br	x17

0000000000402d50 <openat@plt>:
  402d50:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402d54:	ldr	x17, [x16, #864]
  402d58:	add	x16, x16, #0x360
  402d5c:	br	x17

0000000000402d60 <printf@plt>:
  402d60:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402d64:	ldr	x17, [x16, #872]
  402d68:	add	x16, x16, #0x368
  402d6c:	br	x17

0000000000402d70 <__assert_fail@plt>:
  402d70:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402d74:	ldr	x17, [x16, #880]
  402d78:	add	x16, x16, #0x370
  402d7c:	br	x17

0000000000402d80 <__errno_location@plt>:
  402d80:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402d84:	ldr	x17, [x16, #888]
  402d88:	add	x16, x16, #0x378
  402d8c:	br	x17

0000000000402d90 <__xstat@plt>:
  402d90:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402d94:	ldr	x17, [x16, #896]
  402d98:	add	x16, x16, #0x380
  402d9c:	br	x17

0000000000402da0 <getgrgid@plt>:
  402da0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402da4:	ldr	x17, [x16, #904]
  402da8:	add	x16, x16, #0x388
  402dac:	br	x17

0000000000402db0 <getutxent@plt>:
  402db0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402db4:	ldr	x17, [x16, #912]
  402db8:	add	x16, x16, #0x390
  402dbc:	br	x17

0000000000402dc0 <asctime_r@plt>:
  402dc0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402dc4:	ldr	x17, [x16, #920]
  402dc8:	add	x16, x16, #0x398
  402dcc:	br	x17

0000000000402dd0 <gettext@plt>:
  402dd0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402dd4:	ldr	x17, [x16, #928]
  402dd8:	add	x16, x16, #0x3a0
  402ddc:	br	x17

0000000000402de0 <fprintf@plt>:
  402de0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402de4:	ldr	x17, [x16, #936]
  402de8:	add	x16, x16, #0x3a8
  402dec:	br	x17

0000000000402df0 <fgets@plt>:
  402df0:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402df4:	ldr	x17, [x16, #944]
  402df8:	add	x16, x16, #0x3b0
  402dfc:	br	x17

0000000000402e00 <scols_init_debug@plt>:
  402e00:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402e04:	ldr	x17, [x16, #952]
  402e08:	add	x16, x16, #0x3b8
  402e0c:	br	x17

0000000000402e10 <err@plt>:
  402e10:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402e14:	ldr	x17, [x16, #960]
  402e18:	add	x16, x16, #0x3c0
  402e1c:	br	x17

0000000000402e20 <setlocale@plt>:
  402e20:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402e24:	ldr	x17, [x16, #968]
  402e28:	add	x16, x16, #0x3c8
  402e2c:	br	x17

0000000000402e30 <__fxstatat@plt>:
  402e30:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402e34:	ldr	x17, [x16, #976]
  402e38:	add	x16, x16, #0x3d0
  402e3c:	br	x17

0000000000402e40 <ferror@plt>:
  402e40:	adrp	x16, 41f000 <ferror@plt+0x1c1c0>
  402e44:	ldr	x17, [x16, #984]
  402e48:	add	x16, x16, #0x3d8
  402e4c:	br	x17

Disassembly of section .text:

0000000000402e50 <.text>:
  402e50:	mov	x29, #0x0                   	// #0
  402e54:	mov	x30, #0x0                   	// #0
  402e58:	mov	x5, x0
  402e5c:	ldr	x1, [sp]
  402e60:	add	x2, sp, #0x8
  402e64:	mov	x6, sp
  402e68:	movz	x0, #0x0, lsl #48
  402e6c:	movk	x0, #0x0, lsl #32
  402e70:	movk	x0, #0x40, lsl #16
  402e74:	movk	x0, #0x2f5c
  402e78:	movz	x3, #0x0, lsl #48
  402e7c:	movk	x3, #0x0, lsl #32
  402e80:	movk	x3, #0x40, lsl #16
  402e84:	movk	x3, #0xc718
  402e88:	movz	x4, #0x0, lsl #48
  402e8c:	movk	x4, #0x0, lsl #32
  402e90:	movk	x4, #0x40, lsl #16
  402e94:	movk	x4, #0xc798
  402e98:	bl	402970 <__libc_start_main@plt>
  402e9c:	bl	402af0 <abort@plt>
  402ea0:	adrp	x0, 41e000 <ferror@plt+0x1b1c0>
  402ea4:	ldr	x0, [x0, #4064]
  402ea8:	cbz	x0, 402eb0 <ferror@plt+0x70>
  402eac:	b	402ac0 <__gmon_start__@plt>
  402eb0:	ret
  402eb4:	nop
  402eb8:	adrp	x0, 41f000 <ferror@plt+0x1c1c0>
  402ebc:	add	x0, x0, #0x408
  402ec0:	adrp	x1, 41f000 <ferror@plt+0x1c1c0>
  402ec4:	add	x1, x1, #0x408
  402ec8:	cmp	x1, x0
  402ecc:	b.eq	402ee4 <ferror@plt+0xa4>  // b.none
  402ed0:	adrp	x1, 40c000 <ferror@plt+0x91c0>
  402ed4:	ldr	x1, [x1, #2040]
  402ed8:	cbz	x1, 402ee4 <ferror@plt+0xa4>
  402edc:	mov	x16, x1
  402ee0:	br	x16
  402ee4:	ret
  402ee8:	adrp	x0, 41f000 <ferror@plt+0x1c1c0>
  402eec:	add	x0, x0, #0x408
  402ef0:	adrp	x1, 41f000 <ferror@plt+0x1c1c0>
  402ef4:	add	x1, x1, #0x408
  402ef8:	sub	x1, x1, x0
  402efc:	lsr	x2, x1, #63
  402f00:	add	x1, x2, x1, asr #3
  402f04:	cmp	xzr, x1, asr #1
  402f08:	asr	x1, x1, #1
  402f0c:	b.eq	402f24 <ferror@plt+0xe4>  // b.none
  402f10:	adrp	x2, 40c000 <ferror@plt+0x91c0>
  402f14:	ldr	x2, [x2, #2048]
  402f18:	cbz	x2, 402f24 <ferror@plt+0xe4>
  402f1c:	mov	x16, x2
  402f20:	br	x16
  402f24:	ret
  402f28:	stp	x29, x30, [sp, #-32]!
  402f2c:	mov	x29, sp
  402f30:	str	x19, [sp, #16]
  402f34:	adrp	x19, 41f000 <ferror@plt+0x1c1c0>
  402f38:	ldrb	w0, [x19, #1072]
  402f3c:	cbnz	w0, 402f4c <ferror@plt+0x10c>
  402f40:	bl	402eb8 <ferror@plt+0x78>
  402f44:	mov	w0, #0x1                   	// #1
  402f48:	strb	w0, [x19, #1072]
  402f4c:	ldr	x19, [sp, #16]
  402f50:	ldp	x29, x30, [sp], #32
  402f54:	ret
  402f58:	b	402ee8 <ferror@plt+0xa8>
  402f5c:	sub	sp, sp, #0x150
  402f60:	stp	x29, x30, [sp, #304]
  402f64:	stp	x28, x19, [sp, #320]
  402f68:	add	x29, sp, #0x130
  402f6c:	mov	w8, wzr
  402f70:	mov	x9, xzr
  402f74:	adrp	x10, 40d000 <ferror@plt+0xa1c0>
  402f78:	add	x10, x10, #0x380
  402f7c:	adrp	x11, 40d000 <ferror@plt+0xa1c0>
  402f80:	add	x11, x11, #0x38e
  402f84:	mov	x12, #0x1                   	// #1
  402f88:	mov	x13, #0x68                  	// #104
  402f8c:	mov	w14, #0x6                   	// #6
  402f90:	adrp	x15, 40d000 <ferror@plt+0xa1c0>
  402f94:	add	x15, x15, #0x9e6
  402f98:	adrp	x16, 40d000 <ferror@plt+0xa1c0>
  402f9c:	add	x16, x16, #0x447
  402fa0:	adrp	x17, 40d000 <ferror@plt+0xa1c0>
  402fa4:	add	x17, x17, #0x452
  402fa8:	mov	w18, #0x1                   	// #1
  402fac:	adrp	x2, 41f000 <ferror@plt+0x1c1c0>
  402fb0:	add	x2, x2, #0x510
  402fb4:	mov	x3, #0x36                  	// #54
  402fb8:	adrp	x4, 41f000 <ferror@plt+0x1c1c0>
  402fbc:	add	x4, x4, #0x438
  402fc0:	adrp	x5, 41f000 <ferror@plt+0x1c1c0>
  402fc4:	add	x5, x5, #0x418
  402fc8:	adrp	x6, 41f000 <ferror@plt+0x1c1c0>
  402fcc:	add	x6, x6, #0x518
  402fd0:	adrp	x7, 41f000 <ferror@plt+0x1c1c0>
  402fd4:	add	x7, x7, #0x51c
  402fd8:	adrp	x19, 41f000 <ferror@plt+0x1c1c0>
  402fdc:	add	x19, x19, #0x410
  402fe0:	stur	wzr, [x29, #-4]
  402fe4:	stur	w0, [x29, #-8]
  402fe8:	stur	x1, [x29, #-16]
  402fec:	stur	x9, [x29, #-32]
  402ff0:	stur	x9, [x29, #-40]
  402ff4:	stur	x9, [x29, #-48]
  402ff8:	stur	x10, [x29, #-56]
  402ffc:	stur	x11, [x29, #-64]
  403000:	mov	x0, x12
  403004:	mov	x1, x13
  403008:	stur	w8, [x29, #-116]
  40300c:	stur	w14, [x29, #-120]
  403010:	stur	x15, [x29, #-128]
  403014:	stur	x16, [x29, #-136]
  403018:	stur	x17, [x29, #-144]
  40301c:	stur	w18, [x29, #-148]
  403020:	str	x2, [sp, #144]
  403024:	str	x3, [sp, #136]
  403028:	str	x4, [sp, #128]
  40302c:	str	x5, [sp, #120]
  403030:	str	x6, [sp, #112]
  403034:	str	x7, [sp, #104]
  403038:	str	x19, [sp, #96]
  40303c:	bl	403a80 <ferror@plt+0xc40>
  403040:	stur	x0, [x29, #-72]
  403044:	stur	xzr, [x29, #-112]
  403048:	stur	xzr, [x29, #-104]
  40304c:	stur	xzr, [x29, #-96]
  403050:	stur	wzr, [x29, #-88]
  403054:	ldur	w0, [x29, #-120]
  403058:	ldur	x1, [x29, #-128]
  40305c:	bl	402e20 <setlocale@plt>
  403060:	ldur	x9, [x29, #-136]
  403064:	mov	x0, x9
  403068:	ldur	x1, [x29, #-144]
  40306c:	bl	402960 <bindtextdomain@plt>
  403070:	ldur	x9, [x29, #-136]
  403074:	mov	x0, x9
  403078:	bl	402b30 <textdomain@plt>
  40307c:	bl	403ae0 <ferror@plt+0xca0>
  403080:	ldur	x9, [x29, #-72]
  403084:	ldur	w8, [x29, #-148]
  403088:	str	w8, [x9, #80]
  40308c:	ldr	x9, [sp, #144]
  403090:	ldr	x10, [x9]
  403094:	add	x11, x10, #0x1
  403098:	str	x11, [x9]
  40309c:	ldr	x11, [sp, #136]
  4030a0:	mov	x0, x11
  4030a4:	mov	x1, x10
  4030a8:	bl	403afc <ferror@plt+0xcbc>
  4030ac:	ldur	w8, [x29, #-148]
  4030b0:	ldr	x9, [sp, #128]
  4030b4:	str	w8, [x9, x0, lsl #2]
  4030b8:	ldr	x10, [sp, #144]
  4030bc:	ldr	x11, [x10]
  4030c0:	add	x12, x11, #0x1
  4030c4:	str	x12, [x10]
  4030c8:	ldr	x0, [sp, #136]
  4030cc:	mov	x1, x11
  4030d0:	bl	403afc <ferror@plt+0xcbc>
  4030d4:	ldur	w8, [x29, #-116]
  4030d8:	ldr	x9, [sp, #128]
  4030dc:	str	w8, [x9, x0, lsl #2]
  4030e0:	ldur	w0, [x29, #-8]
  4030e4:	ldur	x1, [x29, #-16]
  4030e8:	adrp	x2, 40d000 <ferror@plt+0xa1c0>
  4030ec:	add	x2, x2, #0x464
  4030f0:	adrp	x3, 40c000 <ferror@plt+0x91c0>
  4030f4:	add	x3, x3, #0xa20
  4030f8:	mov	x8, xzr
  4030fc:	mov	x4, x8
  403100:	bl	402b40 <getopt_long@plt>
  403104:	stur	w0, [x29, #-20]
  403108:	mov	w9, #0xffffffff            	// #-1
  40310c:	cmp	w0, w9
  403110:	b.eq	403748 <ferror@plt+0x908>  // b.none
  403114:	ldur	w0, [x29, #-20]
  403118:	adrp	x1, 40c000 <ferror@plt+0x91c0>
  40311c:	add	x1, x1, #0xa20
  403120:	adrp	x2, 40c000 <ferror@plt+0x91c0>
  403124:	add	x2, x2, #0xd20
  403128:	sub	x3, x29, #0x70
  40312c:	bl	403b58 <ferror@plt+0xd18>
  403130:	ldur	w8, [x29, #-20]
  403134:	subs	w8, w8, #0x47
  403138:	mov	w9, w8
  40313c:	ubfx	x9, x9, #0, #32
  403140:	cmp	x9, #0x3e
  403144:	str	x9, [sp, #88]
  403148:	b.hi	4036f8 <ferror@plt+0x8b8>  // b.pmore
  40314c:	adrp	x8, 40c000 <ferror@plt+0x91c0>
  403150:	add	x8, x8, #0x808
  403154:	ldr	x11, [sp, #88]
  403158:	ldrsw	x10, [x8, x11, lsl #2]
  40315c:	add	x9, x8, x10
  403160:	br	x9
  403164:	ldr	x8, [sp, #144]
  403168:	ldr	x9, [x8]
  40316c:	add	x10, x9, #0x1
  403170:	str	x10, [x8]
  403174:	mov	x10, #0x36                  	// #54
  403178:	mov	x0, x10
  40317c:	mov	x1, x9
  403180:	str	x10, [sp, #80]
  403184:	bl	403afc <ferror@plt+0xcbc>
  403188:	mov	w11, #0x14                  	// #20
  40318c:	ldr	x8, [sp, #128]
  403190:	str	w11, [x8, x0, lsl #2]
  403194:	ldr	x9, [sp, #144]
  403198:	ldr	x10, [x9]
  40319c:	add	x12, x10, #0x1
  4031a0:	str	x12, [x9]
  4031a4:	ldr	x0, [sp, #80]
  4031a8:	mov	x1, x10
  4031ac:	bl	403afc <ferror@plt+0xcbc>
  4031b0:	mov	w11, #0x16                  	// #22
  4031b4:	ldr	x8, [sp, #128]
  4031b8:	str	w11, [x8, x0, lsl #2]
  4031bc:	ldr	x9, [sp, #144]
  4031c0:	ldr	x10, [x9]
  4031c4:	add	x12, x10, #0x1
  4031c8:	str	x12, [x9]
  4031cc:	ldr	x0, [sp, #80]
  4031d0:	mov	x1, x10
  4031d4:	bl	403afc <ferror@plt+0xcbc>
  4031d8:	mov	w11, #0x17                  	// #23
  4031dc:	ldr	x8, [sp, #128]
  4031e0:	str	w11, [x8, x0, lsl #2]
  4031e4:	ldr	x9, [sp, #144]
  4031e8:	ldr	x10, [x9]
  4031ec:	add	x12, x10, #0x1
  4031f0:	str	x12, [x9]
  4031f4:	ldr	x0, [sp, #80]
  4031f8:	mov	x1, x10
  4031fc:	bl	403afc <ferror@plt+0xcbc>
  403200:	mov	w11, #0x15                  	// #21
  403204:	ldr	x8, [sp, #128]
  403208:	str	w11, [x8, x0, lsl #2]
  40320c:	ldr	x9, [sp, #144]
  403210:	ldr	x10, [x9]
  403214:	add	x12, x10, #0x1
  403218:	str	x12, [x9]
  40321c:	ldr	x0, [sp, #80]
  403220:	mov	x1, x10
  403224:	bl	403afc <ferror@plt+0xcbc>
  403228:	mov	w11, #0x18                  	// #24
  40322c:	ldr	x8, [sp, #128]
  403230:	str	w11, [x8, x0, lsl #2]
  403234:	b	403744 <ferror@plt+0x904>
  403238:	mov	w8, #0x1                   	// #1
  40323c:	ldr	x9, [sp, #112]
  403240:	str	w8, [x9]
  403244:	b	403744 <ferror@plt+0x904>
  403248:	mov	w8, #0x2                   	// #2
  40324c:	ldr	x9, [sp, #112]
  403250:	str	w8, [x9]
  403254:	b	403744 <ferror@plt+0x904>
  403258:	ldr	x8, [sp, #144]
  40325c:	ldr	x9, [x8]
  403260:	add	x10, x9, #0x1
  403264:	str	x10, [x8]
  403268:	mov	x10, #0x36                  	// #54
  40326c:	mov	x0, x10
  403270:	mov	x1, x9
  403274:	str	x10, [sp, #72]
  403278:	bl	403afc <ferror@plt+0xcbc>
  40327c:	mov	w11, #0x11                  	// #17
  403280:	ldr	x8, [sp, #128]
  403284:	str	w11, [x8, x0, lsl #2]
  403288:	ldr	x9, [sp, #144]
  40328c:	ldr	x10, [x9]
  403290:	add	x12, x10, #0x1
  403294:	str	x12, [x9]
  403298:	ldr	x0, [sp, #72]
  40329c:	mov	x1, x10
  4032a0:	bl	403afc <ferror@plt+0xcbc>
  4032a4:	mov	w11, #0x12                  	// #18
  4032a8:	ldr	x8, [sp, #128]
  4032ac:	str	w11, [x8, x0, lsl #2]
  4032b0:	b	403744 <ferror@plt+0x904>
  4032b4:	ldr	x8, [sp, #144]
  4032b8:	ldr	x9, [x8]
  4032bc:	add	x10, x9, #0x1
  4032c0:	str	x10, [x8]
  4032c4:	mov	x10, #0x36                  	// #54
  4032c8:	mov	x0, x10
  4032cc:	mov	x1, x9
  4032d0:	str	x10, [sp, #64]
  4032d4:	bl	403afc <ferror@plt+0xcbc>
  4032d8:	mov	w11, #0xb                   	// #11
  4032dc:	ldr	x8, [sp, #128]
  4032e0:	str	w11, [x8, x0, lsl #2]
  4032e4:	ldr	x9, [sp, #144]
  4032e8:	ldr	x10, [x9]
  4032ec:	add	x12, x10, #0x1
  4032f0:	str	x12, [x9]
  4032f4:	ldr	x0, [sp, #64]
  4032f8:	mov	x1, x10
  4032fc:	bl	403afc <ferror@plt+0xcbc>
  403300:	mov	w11, #0xa                   	// #10
  403304:	ldr	x8, [sp, #128]
  403308:	str	w11, [x8, x0, lsl #2]
  40330c:	ldr	x9, [sp, #144]
  403310:	ldr	x10, [x9]
  403314:	add	x12, x10, #0x1
  403318:	str	x12, [x9]
  40331c:	ldr	x0, [sp, #64]
  403320:	mov	x1, x10
  403324:	bl	403afc <ferror@plt+0xcbc>
  403328:	mov	w11, #0xd                   	// #13
  40332c:	ldr	x8, [sp, #128]
  403330:	str	w11, [x8, x0, lsl #2]
  403334:	ldr	x9, [sp, #144]
  403338:	ldr	x10, [x9]
  40333c:	add	x12, x10, #0x1
  403340:	str	x12, [x9]
  403344:	ldr	x0, [sp, #64]
  403348:	mov	x1, x10
  40334c:	bl	403afc <ferror@plt+0xcbc>
  403350:	mov	w11, #0xc                   	// #12
  403354:	ldr	x8, [sp, #128]
  403358:	str	w11, [x8, x0, lsl #2]
  40335c:	b	403744 <ferror@plt+0x904>
  403360:	ldr	x8, [sp, #96]
  403364:	ldr	x9, [x8]
  403368:	stur	x9, [x29, #-40]
  40336c:	b	403744 <ferror@plt+0x904>
  403370:	bl	403dd4 <ferror@plt+0xf94>
  403374:	ldr	x8, [sp, #144]
  403378:	ldr	x9, [x8]
  40337c:	add	x10, x9, #0x1
  403380:	str	x10, [x8]
  403384:	mov	x10, #0x36                  	// #54
  403388:	mov	x0, x10
  40338c:	mov	x1, x9
  403390:	str	x10, [sp, #56]
  403394:	bl	403afc <ferror@plt+0xcbc>
  403398:	mov	w11, #0xf                   	// #15
  40339c:	ldr	x8, [sp, #128]
  4033a0:	str	w11, [x8, x0, lsl #2]
  4033a4:	ldr	x9, [sp, #144]
  4033a8:	ldr	x10, [x9]
  4033ac:	add	x12, x10, #0x1
  4033b0:	str	x12, [x9]
  4033b4:	ldr	x0, [sp, #56]
  4033b8:	mov	x1, x10
  4033bc:	bl	403afc <ferror@plt+0xcbc>
  4033c0:	mov	w11, #0x10                  	// #16
  4033c4:	ldr	x8, [sp, #128]
  4033c8:	str	w11, [x8, x0, lsl #2]
  4033cc:	ldr	x9, [sp, #144]
  4033d0:	ldr	x10, [x9]
  4033d4:	add	x12, x10, #0x1
  4033d8:	str	x12, [x9]
  4033dc:	ldr	x0, [sp, #56]
  4033e0:	mov	x1, x10
  4033e4:	bl	403afc <ferror@plt+0xcbc>
  4033e8:	mov	w11, #0xe                   	// #14
  4033ec:	ldr	x8, [sp, #128]
  4033f0:	str	w11, [x8, x0, lsl #2]
  4033f4:	b	403744 <ferror@plt+0x904>
  4033f8:	ldr	x8, [sp, #96]
  4033fc:	ldr	x9, [x8]
  403400:	stur	x9, [x29, #-32]
  403404:	b	403744 <ferror@plt+0x904>
  403408:	mov	w8, #0x3                   	// #3
  40340c:	ldr	x9, [sp, #112]
  403410:	str	w8, [x9]
  403414:	b	403744 <ferror@plt+0x904>
  403418:	ldr	x8, [sp, #96]
  40341c:	ldr	x9, [x8]
  403420:	ldrsb	w10, [x9]
  403424:	cmp	w10, #0x3d
  403428:	b.ne	40343c <ferror@plt+0x5fc>  // b.any
  40342c:	ldr	x8, [sp, #96]
  403430:	ldr	x9, [x8]
  403434:	add	x9, x9, #0x1
  403438:	str	x9, [x8]
  40343c:	ldr	x8, [sp, #96]
  403440:	ldr	x9, [x8]
  403444:	stur	x9, [x29, #-48]
  403448:	b	403744 <ferror@plt+0x904>
  40344c:	ldr	x8, [sp, #144]
  403450:	str	xzr, [x8]
  403454:	ldr	x8, [sp, #144]
  403458:	ldr	x9, [x8]
  40345c:	cmp	x9, #0x1b
  403460:	b.cs	40348c <ferror@plt+0x64c>  // b.hs, b.nlast
  403464:	ldr	x8, [sp, #144]
  403468:	ldr	x9, [x8]
  40346c:	ldr	x10, [x8]
  403470:	ldr	x11, [sp, #128]
  403474:	str	w9, [x11, x10, lsl #2]
  403478:	ldr	x8, [sp, #144]
  40347c:	ldr	x9, [x8]
  403480:	add	x9, x9, #0x1
  403484:	str	x9, [x8]
  403488:	b	403454 <ferror@plt+0x614>
  40348c:	b	403744 <ferror@plt+0x904>
  403490:	mov	w8, #0x4                   	// #4
  403494:	ldr	x9, [sp, #112]
  403498:	str	w8, [x9]
  40349c:	b	403744 <ferror@plt+0x904>
  4034a0:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  4034a4:	add	x0, x0, #0x47a
  4034a8:	mov	x1, #0x65                  	// #101
  4034ac:	bl	407680 <ferror@plt+0x4840>
  4034b0:	ldur	x8, [x29, #-72]
  4034b4:	str	w0, [x8, #52]
  4034b8:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  4034bc:	add	x0, x0, #0x486
  4034c0:	mov	x1, #0x3e7                 	// #999
  4034c4:	bl	407680 <ferror@plt+0x4840>
  4034c8:	ldur	x8, [x29, #-72]
  4034cc:	str	w0, [x8, #56]
  4034d0:	ldr	x8, [sp, #104]
  4034d4:	ldr	w9, [x8]
  4034d8:	orr	w9, w9, #0x8
  4034dc:	str	w9, [x8]
  4034e0:	b	403744 <ferror@plt+0x904>
  4034e4:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  4034e8:	add	x0, x0, #0x47e
  4034ec:	mov	x1, #0x3e8                 	// #1000
  4034f0:	bl	407680 <ferror@plt+0x4840>
  4034f4:	ldur	x8, [x29, #-72]
  4034f8:	str	w0, [x8, #44]
  4034fc:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  403500:	add	x0, x0, #0x48a
  403504:	mov	x1, #0xea60                	// #60000
  403508:	bl	407680 <ferror@plt+0x4840>
  40350c:	ldur	x8, [x29, #-72]
  403510:	str	w0, [x8, #48]
  403514:	ldr	x8, [sp, #104]
  403518:	ldr	w9, [x8]
  40351c:	orr	w9, w9, #0x10
  403520:	str	w9, [x8]
  403524:	b	403744 <ferror@plt+0x904>
  403528:	ldr	x8, [sp, #144]
  40352c:	ldr	x9, [x8]
  403530:	add	x10, x9, #0x1
  403534:	str	x10, [x8]
  403538:	mov	x10, #0x36                  	// #54
  40353c:	mov	x0, x10
  403540:	mov	x1, x9
  403544:	str	x10, [sp, #48]
  403548:	bl	403afc <ferror@plt+0xcbc>
  40354c:	mov	w11, #0x7                   	// #7
  403550:	ldr	x8, [sp, #128]
  403554:	str	w11, [x8, x0, lsl #2]
  403558:	ldr	x9, [sp, #144]
  40355c:	ldr	x10, [x9]
  403560:	add	x12, x10, #0x1
  403564:	str	x12, [x9]
  403568:	ldr	x0, [sp, #48]
  40356c:	mov	x1, x10
  403570:	bl	403afc <ferror@plt+0xcbc>
  403574:	mov	w11, #0x6                   	// #6
  403578:	ldr	x8, [sp, #128]
  40357c:	str	w11, [x8, x0, lsl #2]
  403580:	ldr	x9, [sp, #144]
  403584:	ldr	x10, [x9]
  403588:	add	x12, x10, #0x1
  40358c:	str	x12, [x9]
  403590:	ldr	x0, [sp, #48]
  403594:	mov	x1, x10
  403598:	bl	403afc <ferror@plt+0xcbc>
  40359c:	mov	w11, #0x8                   	// #8
  4035a0:	ldr	x8, [sp, #128]
  4035a4:	str	w11, [x8, x0, lsl #2]
  4035a8:	ldr	x9, [sp, #144]
  4035ac:	ldr	x10, [x9]
  4035b0:	add	x12, x10, #0x1
  4035b4:	str	x12, [x9]
  4035b8:	ldr	x0, [sp, #48]
  4035bc:	mov	x1, x10
  4035c0:	bl	403afc <ferror@plt+0xcbc>
  4035c4:	mov	w11, #0x5                   	// #5
  4035c8:	ldr	x8, [sp, #128]
  4035cc:	str	w11, [x8, x0, lsl #2]
  4035d0:	ldr	x9, [sp, #144]
  4035d4:	ldr	x10, [x9]
  4035d8:	add	x12, x10, #0x1
  4035dc:	str	x12, [x9]
  4035e0:	ldr	x0, [sp, #48]
  4035e4:	mov	x1, x10
  4035e8:	bl	403afc <ferror@plt+0xcbc>
  4035ec:	mov	w11, #0x13                  	// #19
  4035f0:	ldr	x8, [sp, #128]
  4035f4:	str	w11, [x8, x0, lsl #2]
  4035f8:	ldr	x9, [sp, #144]
  4035fc:	ldr	x10, [x9]
  403600:	add	x12, x10, #0x1
  403604:	str	x12, [x9]
  403608:	ldr	x0, [sp, #48]
  40360c:	mov	x1, x10
  403610:	bl	403afc <ferror@plt+0xcbc>
  403614:	mov	w11, #0x9                   	// #9
  403618:	ldr	x8, [sp, #128]
  40361c:	str	w11, [x8, x0, lsl #2]
  403620:	b	403744 <ferror@plt+0x904>
  403624:	mov	w8, #0x5                   	// #5
  403628:	ldr	x9, [sp, #112]
  40362c:	str	w8, [x9]
  403630:	b	403744 <ferror@plt+0x904>
  403634:	ldr	x8, [sp, #96]
  403638:	ldr	x9, [x8]
  40363c:	stur	x9, [x29, #-56]
  403640:	b	403744 <ferror@plt+0x904>
  403644:	ldr	x8, [sp, #96]
  403648:	ldr	x9, [x8]
  40364c:	stur	x9, [x29, #-64]
  403650:	b	403744 <ferror@plt+0x904>
  403654:	ldur	x8, [x29, #-72]
  403658:	ldrb	w9, [x8, #96]
  40365c:	and	w9, w9, #0xffffffef
  403660:	orr	w9, w9, #0x10
  403664:	strb	w9, [x8, #96]
  403668:	b	403744 <ferror@plt+0x904>
  40366c:	ldur	x8, [x29, #-72]
  403670:	ldrb	w9, [x8, #96]
  403674:	and	w9, w9, #0xfffffff7
  403678:	orr	w9, w9, #0x8
  40367c:	strb	w9, [x8, #96]
  403680:	b	403744 <ferror@plt+0x904>
  403684:	ldr	x8, [sp, #96]
  403688:	ldr	x0, [x8]
  40368c:	bl	4042d4 <ferror@plt+0x1494>
  403690:	ldur	x8, [x29, #-72]
  403694:	str	w0, [x8, #80]
  403698:	b	403744 <ferror@plt+0x904>
  40369c:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  4036a0:	add	x0, x0, #0x492
  4036a4:	bl	402dd0 <gettext@plt>
  4036a8:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  4036ac:	add	x8, x8, #0x428
  4036b0:	ldr	x1, [x8]
  4036b4:	adrp	x2, 40d000 <ferror@plt+0xa1c0>
  4036b8:	add	x2, x2, #0x49e
  4036bc:	bl	402d60 <printf@plt>
  4036c0:	mov	w9, wzr
  4036c4:	mov	w0, w9
  4036c8:	bl	402720 <exit@plt>
  4036cc:	ldr	x8, [sp, #144]
  4036d0:	ldr	x9, [x8]
  4036d4:	add	x10, x9, #0x1
  4036d8:	str	x10, [x8]
  4036dc:	mov	x0, #0x36                  	// #54
  4036e0:	mov	x1, x9
  4036e4:	bl	403afc <ferror@plt+0xcbc>
  4036e8:	mov	w11, #0x19                  	// #25
  4036ec:	ldr	x8, [sp, #128]
  4036f0:	str	w11, [x8, x0, lsl #2]
  4036f4:	b	403744 <ferror@plt+0x904>
  4036f8:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  4036fc:	add	x8, x8, #0x408
  403700:	ldr	x0, [x8]
  403704:	adrp	x8, 40d000 <ferror@plt+0xa1c0>
  403708:	add	x8, x8, #0x4b0
  40370c:	str	x0, [sp, #40]
  403710:	mov	x0, x8
  403714:	bl	402dd0 <gettext@plt>
  403718:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  40371c:	add	x8, x8, #0x428
  403720:	ldr	x2, [x8]
  403724:	ldr	x8, [sp, #40]
  403728:	str	x0, [sp, #32]
  40372c:	mov	x0, x8
  403730:	ldr	x1, [sp, #32]
  403734:	bl	402de0 <fprintf@plt>
  403738:	mov	w9, #0x1                   	// #1
  40373c:	mov	w0, w9
  403740:	bl	402720 <exit@plt>
  403744:	b	4030e0 <ferror@plt+0x2a0>
  403748:	ldur	w8, [x29, #-8]
  40374c:	ldr	x9, [sp, #120]
  403750:	ldr	w10, [x9]
  403754:	subs	w8, w8, w10
  403758:	cmp	w8, #0x1
  40375c:	b.ne	4037ec <ferror@plt+0x9ac>  // b.any
  403760:	ldur	x8, [x29, #-16]
  403764:	ldr	x9, [sp, #120]
  403768:	ldrsw	x10, [x9]
  40376c:	mov	x11, #0x8                   	// #8
  403770:	mul	x10, x11, x10
  403774:	add	x8, x8, x10
  403778:	ldr	x0, [x8]
  40377c:	mov	w1, #0x2c                  	// #44
  403780:	bl	402c80 <strchr@plt>
  403784:	cbz	x0, 4037a8 <ferror@plt+0x968>
  403788:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  40378c:	add	x0, x0, #0x4d7
  403790:	bl	402dd0 <gettext@plt>
  403794:	mov	w8, #0x1                   	// #1
  403798:	str	x0, [sp, #24]
  40379c:	mov	w0, w8
  4037a0:	ldr	x1, [sp, #24]
  4037a4:	bl	402d30 <errx@plt>
  4037a8:	ldur	x8, [x29, #-16]
  4037ac:	ldr	x9, [sp, #120]
  4037b0:	ldrsw	x10, [x9]
  4037b4:	mov	x11, #0x8                   	// #8
  4037b8:	mul	x10, x11, x10
  4037bc:	add	x8, x8, x10
  4037c0:	ldr	x8, [x8]
  4037c4:	stur	x8, [x29, #-32]
  4037c8:	mov	w12, #0x6                   	// #6
  4037cc:	ldr	x8, [sp, #112]
  4037d0:	str	w12, [x8]
  4037d4:	ldur	x10, [x29, #-72]
  4037d8:	ldrb	w12, [x10, #96]
  4037dc:	and	w12, w12, #0xfffffffd
  4037e0:	orr	w12, w12, #0x2
  4037e4:	strb	w12, [x10, #96]
  4037e8:	b	403820 <ferror@plt+0x9e0>
  4037ec:	ldur	w8, [x29, #-8]
  4037f0:	ldr	x9, [sp, #120]
  4037f4:	ldr	w10, [x9]
  4037f8:	cmp	w8, w10
  4037fc:	b.eq	403820 <ferror@plt+0x9e0>  // b.none
  403800:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  403804:	add	x0, x0, #0x4d7
  403808:	bl	402dd0 <gettext@plt>
  40380c:	mov	w8, #0x1                   	// #1
  403810:	str	x0, [sp, #16]
  403814:	mov	w0, w8
  403818:	ldr	x1, [sp, #16]
  40381c:	bl	402d30 <errx@plt>
  403820:	mov	w8, wzr
  403824:	mov	w0, w8
  403828:	bl	402e00 <scols_init_debug@plt>
  40382c:	ldr	x9, [sp, #104]
  403830:	ldr	w8, [x9]
  403834:	and	w8, w8, #0x10
  403838:	cbz	w8, 40385c <ferror@plt+0xa1c>
  40383c:	ldr	x8, [sp, #104]
  403840:	ldr	w9, [x8]
  403844:	and	w9, w9, #0x8
  403848:	cbz	w9, 40385c <ferror@plt+0xa1c>
  40384c:	ldr	x8, [sp, #104]
  403850:	ldr	w9, [x8]
  403854:	and	w9, w9, #0xffffffe7
  403858:	str	w9, [x8]
  40385c:	ldr	x8, [sp, #112]
  403860:	ldr	w9, [x8]
  403864:	cmp	w9, #0x6
  403868:	b.ne	4038b4 <ferror@plt+0xa74>  // b.any
  40386c:	ldr	x8, [sp, #144]
  403870:	str	xzr, [x8]
  403874:	stur	xzr, [x29, #-80]
  403878:	ldur	x8, [x29, #-80]
  40387c:	cmp	x8, #0x1b
  403880:	b.cs	4038b0 <ferror@plt+0xa70>  // b.hs, b.nlast
  403884:	ldur	x8, [x29, #-80]
  403888:	ldr	x9, [sp, #144]
  40388c:	ldr	x10, [x9]
  403890:	add	x11, x10, #0x1
  403894:	str	x11, [x9]
  403898:	ldr	x11, [sp, #128]
  40389c:	str	w8, [x11, x10, lsl #2]
  4038a0:	ldur	x8, [x29, #-80]
  4038a4:	add	x8, x8, #0x1
  4038a8:	stur	x8, [x29, #-80]
  4038ac:	b	403878 <ferror@plt+0xa38>
  4038b0:	b	403994 <ferror@plt+0xb54>
  4038b4:	ldr	x8, [sp, #144]
  4038b8:	ldr	x9, [x8]
  4038bc:	cmp	x9, #0x2
  4038c0:	b.ne	403994 <ferror@plt+0xb54>  // b.any
  4038c4:	ldr	x8, [sp, #144]
  4038c8:	ldr	x9, [x8]
  4038cc:	add	x10, x9, #0x1
  4038d0:	str	x10, [x8]
  4038d4:	mov	x10, #0x36                  	// #54
  4038d8:	mov	x0, x10
  4038dc:	mov	x1, x9
  4038e0:	str	x10, [sp, #8]
  4038e4:	bl	403afc <ferror@plt+0xcbc>
  4038e8:	mov	w11, #0x1a                  	// #26
  4038ec:	ldr	x8, [sp, #128]
  4038f0:	str	w11, [x8, x0, lsl #2]
  4038f4:	ldr	x9, [sp, #144]
  4038f8:	ldr	x10, [x9]
  4038fc:	add	x12, x10, #0x1
  403900:	str	x12, [x9]
  403904:	ldr	x0, [sp, #8]
  403908:	mov	x1, x10
  40390c:	bl	403afc <ferror@plt+0xcbc>
  403910:	mov	w11, #0x6                   	// #6
  403914:	ldr	x8, [sp, #128]
  403918:	str	w11, [x8, x0, lsl #2]
  40391c:	ldr	x9, [sp, #144]
  403920:	ldr	x10, [x9]
  403924:	add	x12, x10, #0x1
  403928:	str	x12, [x9]
  40392c:	ldr	x0, [sp, #8]
  403930:	mov	x1, x10
  403934:	bl	403afc <ferror@plt+0xcbc>
  403938:	mov	w11, #0x8                   	// #8
  40393c:	ldr	x8, [sp, #128]
  403940:	str	w11, [x8, x0, lsl #2]
  403944:	ldr	x9, [sp, #144]
  403948:	ldr	x10, [x9]
  40394c:	add	x12, x10, #0x1
  403950:	str	x12, [x9]
  403954:	ldr	x0, [sp, #8]
  403958:	mov	x1, x10
  40395c:	bl	403afc <ferror@plt+0xcbc>
  403960:	mov	w11, #0xe                   	// #14
  403964:	ldr	x8, [sp, #128]
  403968:	str	w11, [x8, x0, lsl #2]
  40396c:	ldr	x9, [sp, #144]
  403970:	ldr	x10, [x9]
  403974:	add	x12, x10, #0x1
  403978:	str	x12, [x9]
  40397c:	ldr	x0, [sp, #8]
  403980:	mov	x1, x10
  403984:	bl	403afc <ferror@plt+0xcbc>
  403988:	mov	w11, #0x2                   	// #2
  40398c:	ldr	x8, [sp, #128]
  403990:	str	w11, [x8, x0, lsl #2]
  403994:	ldur	x8, [x29, #-48]
  403998:	cbz	x8, 4039d0 <ferror@plt+0xb90>
  40399c:	ldur	x0, [x29, #-48]
  4039a0:	ldr	x1, [sp, #128]
  4039a4:	mov	x2, #0x36                  	// #54
  4039a8:	ldr	x3, [sp, #144]
  4039ac:	adrp	x4, 404000 <ferror@plt+0x11c0>
  4039b0:	add	x4, x4, #0x378
  4039b4:	bl	409b24 <ferror@plt+0x6ce4>
  4039b8:	cmp	w0, #0x0
  4039bc:	cset	w8, ge  // ge = tcont
  4039c0:	tbnz	w8, #0, 4039d0 <ferror@plt+0xb90>
  4039c4:	mov	w8, #0x1                   	// #1
  4039c8:	stur	w8, [x29, #-4]
  4039cc:	b	403a6c <ferror@plt+0xc2c>
  4039d0:	bl	40442c <ferror@plt+0x15ec>
  4039d4:	cbz	w0, 4039e4 <ferror@plt+0xba4>
  4039d8:	ldur	x0, [x29, #-72]
  4039dc:	ldur	x1, [x29, #-56]
  4039e0:	bl	4044c0 <ferror@plt+0x1680>
  4039e4:	bl	404534 <ferror@plt+0x16f4>
  4039e8:	cbz	w0, 4039f8 <ferror@plt+0xbb8>
  4039ec:	ldur	x0, [x29, #-72]
  4039f0:	ldur	x1, [x29, #-64]
  4039f4:	bl	4045b0 <ferror@plt+0x1770>
  4039f8:	ldur	x8, [x29, #-32]
  4039fc:	cbnz	x8, 403a08 <ferror@plt+0xbc8>
  403a00:	ldur	x8, [x29, #-40]
  403a04:	cbz	x8, 403a18 <ferror@plt+0xbd8>
  403a08:	ldur	x0, [x29, #-72]
  403a0c:	ldur	x1, [x29, #-32]
  403a10:	ldur	x2, [x29, #-40]
  403a14:	bl	404628 <ferror@plt+0x17e8>
  403a18:	ldur	x0, [x29, #-72]
  403a1c:	bl	4048a8 <ferror@plt+0x1a68>
  403a20:	cbz	w0, 403a30 <ferror@plt+0xbf0>
  403a24:	mov	w8, #0x1                   	// #1
  403a28:	stur	w8, [x29, #-4]
  403a2c:	b	403a6c <ferror@plt+0xc2c>
  403a30:	ldur	x0, [x29, #-72]
  403a34:	bl	404a00 <ferror@plt+0x1bc0>
  403a38:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  403a3c:	add	x8, x8, #0x520
  403a40:	ldr	x8, [x8]
  403a44:	mov	x0, x8
  403a48:	bl	402aa0 <scols_unref_table@plt>
  403a4c:	ldur	x8, [x29, #-72]
  403a50:	ldr	x0, [x8, #32]
  403a54:	adrp	x1, 404000 <ferror@plt+0x11c0>
  403a58:	add	x1, x1, #0xa98
  403a5c:	bl	402b10 <tdestroy@plt>
  403a60:	ldur	x0, [x29, #-72]
  403a64:	bl	404b84 <ferror@plt+0x1d44>
  403a68:	stur	wzr, [x29, #-4]
  403a6c:	ldur	w0, [x29, #-4]
  403a70:	ldp	x28, x19, [sp, #320]
  403a74:	ldp	x29, x30, [sp, #304]
  403a78:	add	sp, sp, #0x150
  403a7c:	ret
  403a80:	sub	sp, sp, #0x30
  403a84:	stp	x29, x30, [sp, #32]
  403a88:	add	x29, sp, #0x20
  403a8c:	stur	x0, [x29, #-8]
  403a90:	str	x1, [sp, #16]
  403a94:	ldur	x0, [x29, #-8]
  403a98:	ldr	x1, [sp, #16]
  403a9c:	bl	402a20 <calloc@plt>
  403aa0:	str	x0, [sp, #8]
  403aa4:	ldr	x8, [sp, #8]
  403aa8:	cbnz	x8, 403ad0 <ferror@plt+0xc90>
  403aac:	ldr	x8, [sp, #16]
  403ab0:	cbz	x8, 403ad0 <ferror@plt+0xc90>
  403ab4:	ldur	x8, [x29, #-8]
  403ab8:	cbz	x8, 403ad0 <ferror@plt+0xc90>
  403abc:	ldr	x2, [sp, #16]
  403ac0:	mov	w0, #0x1                   	// #1
  403ac4:	adrp	x1, 40d000 <ferror@plt+0xa1c0>
  403ac8:	add	x1, x1, #0x512
  403acc:	bl	402e10 <err@plt>
  403ad0:	ldr	x0, [sp, #8]
  403ad4:	ldp	x29, x30, [sp, #32]
  403ad8:	add	sp, sp, #0x30
  403adc:	ret
  403ae0:	stp	x29, x30, [sp, #-16]!
  403ae4:	mov	x29, sp
  403ae8:	adrp	x0, 404000 <ferror@plt+0x11c0>
  403aec:	add	x0, x0, #0xc10
  403af0:	bl	40c7a0 <ferror@plt+0x9960>
  403af4:	ldp	x29, x30, [sp], #16
  403af8:	ret
  403afc:	sub	sp, sp, #0x30
  403b00:	stp	x29, x30, [sp, #32]
  403b04:	add	x29, sp, #0x20
  403b08:	stur	x0, [x29, #-8]
  403b0c:	str	x1, [sp, #16]
  403b10:	ldr	x8, [sp, #16]
  403b14:	ldur	x9, [x29, #-8]
  403b18:	cmp	x8, x9
  403b1c:	b.cc	403b48 <ferror@plt+0xd08>  // b.lo, b.ul, b.last
  403b20:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  403b24:	add	x0, x0, #0x538
  403b28:	bl	402dd0 <gettext@plt>
  403b2c:	ldur	x8, [x29, #-8]
  403b30:	subs	x2, x8, #0x1
  403b34:	mov	w9, #0x1                   	// #1
  403b38:	str	x0, [sp, #8]
  403b3c:	mov	w0, w9
  403b40:	ldr	x1, [sp, #8]
  403b44:	bl	402d30 <errx@plt>
  403b48:	ldr	x0, [sp, #16]
  403b4c:	ldp	x29, x30, [sp, #32]
  403b50:	add	sp, sp, #0x30
  403b54:	ret
  403b58:	sub	sp, sp, #0x80
  403b5c:	stp	x29, x30, [sp, #112]
  403b60:	add	x29, sp, #0x70
  403b64:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  403b68:	add	x8, x8, #0x408
  403b6c:	stur	w0, [x29, #-4]
  403b70:	stur	x1, [x29, #-16]
  403b74:	stur	x2, [x29, #-24]
  403b78:	stur	x3, [x29, #-32]
  403b7c:	stur	wzr, [x29, #-36]
  403b80:	str	x8, [sp, #40]
  403b84:	ldur	x8, [x29, #-24]
  403b88:	ldursw	x9, [x29, #-36]
  403b8c:	mov	x10, #0x40                  	// #64
  403b90:	mul	x9, x10, x9
  403b94:	ldr	w11, [x8, x9]
  403b98:	mov	w12, #0x0                   	// #0
  403b9c:	str	w12, [sp, #36]
  403ba0:	cbz	w11, 403bc8 <ferror@plt+0xd88>
  403ba4:	ldur	x8, [x29, #-24]
  403ba8:	ldursw	x9, [x29, #-36]
  403bac:	mov	x10, #0x40                  	// #64
  403bb0:	mul	x9, x10, x9
  403bb4:	ldr	w11, [x8, x9]
  403bb8:	ldur	w12, [x29, #-4]
  403bbc:	cmp	w11, w12
  403bc0:	cset	w11, le
  403bc4:	str	w11, [sp, #36]
  403bc8:	ldr	w8, [sp, #36]
  403bcc:	tbnz	w8, #0, 403bd4 <ferror@plt+0xd94>
  403bd0:	b	403dc8 <ferror@plt+0xf88>
  403bd4:	ldur	x8, [x29, #-24]
  403bd8:	ldursw	x9, [x29, #-36]
  403bdc:	mov	x10, #0x40                  	// #64
  403be0:	mul	x9, x10, x9
  403be4:	add	x8, x8, x9
  403be8:	stur	x8, [x29, #-48]
  403bec:	ldur	x8, [x29, #-48]
  403bf0:	ldr	w9, [x8]
  403bf4:	mov	w10, #0x0                   	// #0
  403bf8:	str	w10, [sp, #32]
  403bfc:	cbz	w9, 403c18 <ferror@plt+0xdd8>
  403c00:	ldur	x8, [x29, #-48]
  403c04:	ldr	w9, [x8]
  403c08:	ldur	w10, [x29, #-4]
  403c0c:	cmp	w9, w10
  403c10:	cset	w9, le
  403c14:	str	w9, [sp, #32]
  403c18:	ldr	w8, [sp, #32]
  403c1c:	tbnz	w8, #0, 403c24 <ferror@plt+0xde4>
  403c20:	b	403db8 <ferror@plt+0xf78>
  403c24:	ldur	x8, [x29, #-48]
  403c28:	ldr	w9, [x8]
  403c2c:	ldur	w10, [x29, #-4]
  403c30:	cmp	w9, w10
  403c34:	b.eq	403c3c <ferror@plt+0xdfc>  // b.none
  403c38:	b	403da8 <ferror@plt+0xf68>
  403c3c:	ldur	x8, [x29, #-32]
  403c40:	ldursw	x9, [x29, #-36]
  403c44:	ldr	w10, [x8, x9, lsl #2]
  403c48:	cbnz	w10, 403c60 <ferror@plt+0xe20>
  403c4c:	ldur	w8, [x29, #-4]
  403c50:	ldur	x9, [x29, #-32]
  403c54:	ldursw	x10, [x29, #-36]
  403c58:	str	w8, [x9, x10, lsl #2]
  403c5c:	b	403da4 <ferror@plt+0xf64>
  403c60:	ldur	x8, [x29, #-32]
  403c64:	ldursw	x9, [x29, #-36]
  403c68:	ldr	w10, [x8, x9, lsl #2]
  403c6c:	ldur	w11, [x29, #-4]
  403c70:	cmp	w10, w11
  403c74:	b.eq	403da4 <ferror@plt+0xf64>  // b.none
  403c78:	str	xzr, [sp, #56]
  403c7c:	ldr	x8, [sp, #40]
  403c80:	ldr	x0, [x8]
  403c84:	adrp	x9, 40d000 <ferror@plt+0xa1c0>
  403c88:	add	x9, x9, #0x56d
  403c8c:	str	x0, [sp, #24]
  403c90:	mov	x0, x9
  403c94:	bl	402dd0 <gettext@plt>
  403c98:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  403c9c:	add	x8, x8, #0x428
  403ca0:	ldr	x2, [x8]
  403ca4:	ldr	x8, [sp, #24]
  403ca8:	str	x0, [sp, #16]
  403cac:	mov	x0, x8
  403cb0:	ldr	x1, [sp, #16]
  403cb4:	bl	402de0 <fprintf@plt>
  403cb8:	ldur	x8, [x29, #-24]
  403cbc:	ldursw	x9, [x29, #-36]
  403cc0:	mov	x10, #0x40                  	// #64
  403cc4:	mul	x9, x10, x9
  403cc8:	add	x8, x8, x9
  403ccc:	stur	x8, [x29, #-48]
  403cd0:	ldr	x8, [sp, #56]
  403cd4:	add	x8, x8, #0x1
  403cd8:	mov	w9, #0x0                   	// #0
  403cdc:	cmp	x8, #0x10
  403ce0:	str	w9, [sp, #12]
  403ce4:	b.cs	403cfc <ferror@plt+0xebc>  // b.hs, b.nlast
  403ce8:	ldur	x8, [x29, #-48]
  403cec:	ldr	w9, [x8]
  403cf0:	cmp	w9, #0x0
  403cf4:	cset	w9, ne  // ne = any
  403cf8:	str	w9, [sp, #12]
  403cfc:	ldr	w8, [sp, #12]
  403d00:	tbnz	w8, #0, 403d08 <ferror@plt+0xec8>
  403d04:	b	403d88 <ferror@plt+0xf48>
  403d08:	ldur	x8, [x29, #-48]
  403d0c:	ldr	w0, [x8]
  403d10:	ldur	x1, [x29, #-16]
  403d14:	bl	404d40 <ferror@plt+0x1f00>
  403d18:	str	x0, [sp, #48]
  403d1c:	ldr	x8, [sp, #48]
  403d20:	cbz	x8, 403d40 <ferror@plt+0xf00>
  403d24:	ldr	x8, [sp, #40]
  403d28:	ldr	x0, [x8]
  403d2c:	ldr	x2, [sp, #48]
  403d30:	adrp	x1, 40d000 <ferror@plt+0xa1c0>
  403d34:	add	x1, x1, #0x58f
  403d38:	bl	402de0 <fprintf@plt>
  403d3c:	b	403d6c <ferror@plt+0xf2c>
  403d40:	ldur	x8, [x29, #-48]
  403d44:	ldr	w0, [x8]
  403d48:	bl	404de0 <ferror@plt+0x1fa0>
  403d4c:	cbz	w0, 403d6c <ferror@plt+0xf2c>
  403d50:	ldr	x8, [sp, #40]
  403d54:	ldr	x0, [x8]
  403d58:	ldur	x9, [x29, #-48]
  403d5c:	ldr	w2, [x9]
  403d60:	adrp	x1, 40d000 <ferror@plt+0xa1c0>
  403d64:	add	x1, x1, #0x595
  403d68:	bl	402de0 <fprintf@plt>
  403d6c:	ldur	x8, [x29, #-48]
  403d70:	add	x8, x8, #0x4
  403d74:	stur	x8, [x29, #-48]
  403d78:	ldr	x8, [sp, #56]
  403d7c:	add	x8, x8, #0x1
  403d80:	str	x8, [sp, #56]
  403d84:	b	403cd0 <ferror@plt+0xe90>
  403d88:	ldr	x8, [sp, #40]
  403d8c:	ldr	x1, [x8]
  403d90:	mov	w0, #0xa                   	// #10
  403d94:	bl	402870 <fputc@plt>
  403d98:	mov	w9, #0x1                   	// #1
  403d9c:	mov	w0, w9
  403da0:	bl	402720 <exit@plt>
  403da4:	b	403db8 <ferror@plt+0xf78>
  403da8:	ldur	x8, [x29, #-48]
  403dac:	add	x8, x8, #0x4
  403db0:	stur	x8, [x29, #-48]
  403db4:	b	403bec <ferror@plt+0xdac>
  403db8:	ldur	w8, [x29, #-36]
  403dbc:	add	w8, w8, #0x1
  403dc0:	stur	w8, [x29, #-36]
  403dc4:	b	403b84 <ferror@plt+0xd44>
  403dc8:	ldp	x29, x30, [sp, #112]
  403dcc:	add	sp, sp, #0x80
  403dd0:	ret
  403dd4:	sub	sp, sp, #0x1c0
  403dd8:	stp	x29, x30, [sp, #352]
  403ddc:	stp	x28, x27, [sp, #368]
  403de0:	stp	x26, x25, [sp, #384]
  403de4:	stp	x24, x23, [sp, #400]
  403de8:	stp	x22, x21, [sp, #416]
  403dec:	stp	x20, x19, [sp, #432]
  403df0:	add	x29, sp, #0x160
  403df4:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  403df8:	add	x8, x8, #0x420
  403dfc:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  403e00:	add	x0, x0, #0x5f9
  403e04:	adrp	x9, 40d000 <ferror@plt+0xa1c0>
  403e08:	add	x9, x9, #0x602
  403e0c:	adrp	x10, 41f000 <ferror@plt+0x1c1c0>
  403e10:	add	x10, x10, #0x428
  403e14:	adrp	x11, 40d000 <ferror@plt+0xa1c0>
  403e18:	add	x11, x11, #0x9e5
  403e1c:	adrp	x12, 40d000 <ferror@plt+0xa1c0>
  403e20:	add	x12, x12, #0x61e
  403e24:	adrp	x13, 40d000 <ferror@plt+0xa1c0>
  403e28:	add	x13, x13, #0x654
  403e2c:	adrp	x14, 40d000 <ferror@plt+0xa1c0>
  403e30:	add	x14, x14, #0x65f
  403e34:	adrp	x15, 40d000 <ferror@plt+0xa1c0>
  403e38:	add	x15, x15, #0x6a2
  403e3c:	adrp	x16, 40d000 <ferror@plt+0xa1c0>
  403e40:	add	x16, x16, #0x6ed
  403e44:	adrp	x17, 40d000 <ferror@plt+0xa1c0>
  403e48:	add	x17, x17, #0x730
  403e4c:	adrp	x18, 40d000 <ferror@plt+0xa1c0>
  403e50:	add	x18, x18, #0x77c
  403e54:	adrp	x1, 40d000 <ferror@plt+0xa1c0>
  403e58:	add	x1, x1, #0x7b8
  403e5c:	adrp	x2, 40d000 <ferror@plt+0xa1c0>
  403e60:	add	x2, x2, #0x802
  403e64:	adrp	x3, 40d000 <ferror@plt+0xa1c0>
  403e68:	add	x3, x3, #0x84c
  403e6c:	adrp	x4, 40d000 <ferror@plt+0xa1c0>
  403e70:	add	x4, x4, #0x888
  403e74:	adrp	x5, 40d000 <ferror@plt+0xa1c0>
  403e78:	add	x5, x5, #0x8d3
  403e7c:	adrp	x6, 40d000 <ferror@plt+0xa1c0>
  403e80:	add	x6, x6, #0x903
  403e84:	adrp	x7, 40d000 <ferror@plt+0xa1c0>
  403e88:	add	x7, x7, #0x934
  403e8c:	adrp	x19, 40d000 <ferror@plt+0xa1c0>
  403e90:	add	x19, x19, #0x96c
  403e94:	adrp	x20, 40d000 <ferror@plt+0xa1c0>
  403e98:	add	x20, x20, #0x99a
  403e9c:	adrp	x21, 40d000 <ferror@plt+0xa1c0>
  403ea0:	add	x21, x21, #0x9e7
  403ea4:	adrp	x22, 40d000 <ferror@plt+0xa1c0>
  403ea8:	add	x22, x22, #0xa16
  403eac:	adrp	x23, 40d000 <ferror@plt+0xa1c0>
  403eb0:	add	x23, x23, #0xa49
  403eb4:	adrp	x24, 40d000 <ferror@plt+0xa1c0>
  403eb8:	add	x24, x24, #0xa8f
  403ebc:	adrp	x25, 40d000 <ferror@plt+0xa1c0>
  403ec0:	add	x25, x25, #0xac0
  403ec4:	adrp	x26, 40d000 <ferror@plt+0xa1c0>
  403ec8:	add	x26, x26, #0xaf4
  403ecc:	adrp	x27, 40d000 <ferror@plt+0xa1c0>
  403ed0:	add	x27, x27, #0xb39
  403ed4:	adrp	x28, 40d000 <ferror@plt+0xa1c0>
  403ed8:	add	x28, x28, #0xb73
  403edc:	adrp	x30, 40d000 <ferror@plt+0xa1c0>
  403ee0:	add	x30, x30, #0xbca
  403ee4:	stur	x0, [x29, #-32]
  403ee8:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  403eec:	add	x0, x0, #0xbeb
  403ef0:	stur	x0, [x29, #-40]
  403ef4:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  403ef8:	add	x0, x0, #0xbad
  403efc:	stur	x1, [x29, #-48]
  403f00:	adrp	x1, 40d000 <ferror@plt+0xa1c0>
  403f04:	add	x1, x1, #0xbbe
  403f08:	stur	x3, [x29, #-56]
  403f0c:	adrp	x3, 40d000 <ferror@plt+0xa1c0>
  403f10:	add	x3, x3, #0xbdc
  403f14:	stur	x0, [x29, #-64]
  403f18:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  403f1c:	add	x0, x0, #0xbfb
  403f20:	ldr	x8, [x8]
  403f24:	stur	x8, [x29, #-16]
  403f28:	ldur	x8, [x29, #-32]
  403f2c:	stur	x0, [x29, #-72]
  403f30:	mov	x0, x8
  403f34:	stur	x9, [x29, #-80]
  403f38:	stur	x10, [x29, #-88]
  403f3c:	stur	x11, [x29, #-96]
  403f40:	stur	x12, [x29, #-104]
  403f44:	stur	x13, [x29, #-112]
  403f48:	stur	x14, [x29, #-120]
  403f4c:	stur	x15, [x29, #-128]
  403f50:	stur	x16, [x29, #-136]
  403f54:	stur	x17, [x29, #-144]
  403f58:	stur	x18, [x29, #-152]
  403f5c:	stur	x2, [x29, #-160]
  403f60:	stur	x4, [x29, #-168]
  403f64:	str	x5, [sp, #176]
  403f68:	str	x6, [sp, #168]
  403f6c:	str	x7, [sp, #160]
  403f70:	str	x19, [sp, #152]
  403f74:	str	x20, [sp, #144]
  403f78:	str	x21, [sp, #136]
  403f7c:	str	x22, [sp, #128]
  403f80:	str	x23, [sp, #120]
  403f84:	str	x24, [sp, #112]
  403f88:	str	x25, [sp, #104]
  403f8c:	str	x26, [sp, #96]
  403f90:	str	x27, [sp, #88]
  403f94:	str	x28, [sp, #80]
  403f98:	str	x30, [sp, #72]
  403f9c:	str	x1, [sp, #64]
  403fa0:	str	x3, [sp, #56]
  403fa4:	bl	402dd0 <gettext@plt>
  403fa8:	ldur	x1, [x29, #-16]
  403fac:	bl	4026f0 <fputs@plt>
  403fb0:	ldur	x8, [x29, #-16]
  403fb4:	ldur	x9, [x29, #-80]
  403fb8:	mov	x0, x9
  403fbc:	str	x8, [sp, #48]
  403fc0:	bl	402dd0 <gettext@plt>
  403fc4:	ldur	x8, [x29, #-88]
  403fc8:	ldr	x2, [x8]
  403fcc:	ldr	x9, [sp, #48]
  403fd0:	str	x0, [sp, #40]
  403fd4:	mov	x0, x9
  403fd8:	ldr	x1, [sp, #40]
  403fdc:	bl	402de0 <fprintf@plt>
  403fe0:	ldur	x1, [x29, #-16]
  403fe4:	ldur	x8, [x29, #-96]
  403fe8:	mov	x0, x8
  403fec:	bl	4026f0 <fputs@plt>
  403ff0:	ldur	x8, [x29, #-104]
  403ff4:	mov	x0, x8
  403ff8:	bl	402dd0 <gettext@plt>
  403ffc:	ldur	x1, [x29, #-16]
  404000:	bl	4026f0 <fputs@plt>
  404004:	ldur	x8, [x29, #-112]
  404008:	mov	x0, x8
  40400c:	bl	402dd0 <gettext@plt>
  404010:	ldur	x1, [x29, #-16]
  404014:	bl	4026f0 <fputs@plt>
  404018:	ldur	x8, [x29, #-120]
  40401c:	mov	x0, x8
  404020:	bl	402dd0 <gettext@plt>
  404024:	ldur	x1, [x29, #-16]
  404028:	bl	4026f0 <fputs@plt>
  40402c:	ldur	x8, [x29, #-128]
  404030:	mov	x0, x8
  404034:	bl	402dd0 <gettext@plt>
  404038:	ldur	x1, [x29, #-16]
  40403c:	bl	4026f0 <fputs@plt>
  404040:	ldur	x8, [x29, #-136]
  404044:	mov	x0, x8
  404048:	bl	402dd0 <gettext@plt>
  40404c:	ldur	x1, [x29, #-16]
  404050:	bl	4026f0 <fputs@plt>
  404054:	ldur	x8, [x29, #-144]
  404058:	mov	x0, x8
  40405c:	bl	402dd0 <gettext@plt>
  404060:	ldur	x1, [x29, #-16]
  404064:	bl	4026f0 <fputs@plt>
  404068:	ldur	x8, [x29, #-152]
  40406c:	mov	x0, x8
  404070:	bl	402dd0 <gettext@plt>
  404074:	ldur	x1, [x29, #-16]
  404078:	bl	4026f0 <fputs@plt>
  40407c:	ldur	x8, [x29, #-48]
  404080:	mov	x0, x8
  404084:	bl	402dd0 <gettext@plt>
  404088:	ldur	x1, [x29, #-16]
  40408c:	bl	4026f0 <fputs@plt>
  404090:	ldur	x8, [x29, #-160]
  404094:	mov	x0, x8
  404098:	bl	402dd0 <gettext@plt>
  40409c:	ldur	x1, [x29, #-16]
  4040a0:	bl	4026f0 <fputs@plt>
  4040a4:	ldur	x8, [x29, #-56]
  4040a8:	mov	x0, x8
  4040ac:	bl	402dd0 <gettext@plt>
  4040b0:	ldur	x1, [x29, #-16]
  4040b4:	bl	4026f0 <fputs@plt>
  4040b8:	ldur	x8, [x29, #-168]
  4040bc:	mov	x0, x8
  4040c0:	bl	402dd0 <gettext@plt>
  4040c4:	ldur	x1, [x29, #-16]
  4040c8:	bl	4026f0 <fputs@plt>
  4040cc:	ldr	x8, [sp, #176]
  4040d0:	mov	x0, x8
  4040d4:	bl	402dd0 <gettext@plt>
  4040d8:	ldur	x1, [x29, #-16]
  4040dc:	bl	4026f0 <fputs@plt>
  4040e0:	ldr	x8, [sp, #168]
  4040e4:	mov	x0, x8
  4040e8:	bl	402dd0 <gettext@plt>
  4040ec:	ldur	x1, [x29, #-16]
  4040f0:	bl	4026f0 <fputs@plt>
  4040f4:	ldr	x8, [sp, #160]
  4040f8:	mov	x0, x8
  4040fc:	bl	402dd0 <gettext@plt>
  404100:	ldur	x1, [x29, #-16]
  404104:	bl	4026f0 <fputs@plt>
  404108:	ldr	x8, [sp, #152]
  40410c:	mov	x0, x8
  404110:	bl	402dd0 <gettext@plt>
  404114:	ldur	x1, [x29, #-16]
  404118:	bl	4026f0 <fputs@plt>
  40411c:	ldr	x8, [sp, #144]
  404120:	mov	x0, x8
  404124:	bl	402dd0 <gettext@plt>
  404128:	ldur	x1, [x29, #-16]
  40412c:	bl	4026f0 <fputs@plt>
  404130:	ldr	x8, [sp, #136]
  404134:	mov	x0, x8
  404138:	bl	402dd0 <gettext@plt>
  40413c:	ldur	x1, [x29, #-16]
  404140:	bl	4026f0 <fputs@plt>
  404144:	ldr	x8, [sp, #128]
  404148:	mov	x0, x8
  40414c:	bl	402dd0 <gettext@plt>
  404150:	ldur	x1, [x29, #-16]
  404154:	bl	4026f0 <fputs@plt>
  404158:	ldr	x8, [sp, #120]
  40415c:	mov	x0, x8
  404160:	bl	402dd0 <gettext@plt>
  404164:	ldur	x1, [x29, #-16]
  404168:	bl	4026f0 <fputs@plt>
  40416c:	ldr	x8, [sp, #112]
  404170:	mov	x0, x8
  404174:	bl	402dd0 <gettext@plt>
  404178:	ldur	x1, [x29, #-16]
  40417c:	bl	4026f0 <fputs@plt>
  404180:	ldr	x8, [sp, #104]
  404184:	mov	x0, x8
  404188:	bl	402dd0 <gettext@plt>
  40418c:	ldur	x1, [x29, #-16]
  404190:	bl	4026f0 <fputs@plt>
  404194:	ldr	x8, [sp, #96]
  404198:	mov	x0, x8
  40419c:	bl	402dd0 <gettext@plt>
  4041a0:	ldur	x1, [x29, #-16]
  4041a4:	bl	4026f0 <fputs@plt>
  4041a8:	ldr	x8, [sp, #88]
  4041ac:	mov	x0, x8
  4041b0:	bl	402dd0 <gettext@plt>
  4041b4:	ldur	x1, [x29, #-16]
  4041b8:	bl	4026f0 <fputs@plt>
  4041bc:	ldr	x8, [sp, #80]
  4041c0:	mov	x0, x8
  4041c4:	bl	402dd0 <gettext@plt>
  4041c8:	ldur	x1, [x29, #-16]
  4041cc:	bl	4026f0 <fputs@plt>
  4041d0:	ldur	x1, [x29, #-16]
  4041d4:	ldur	x8, [x29, #-96]
  4041d8:	mov	x0, x8
  4041dc:	bl	4026f0 <fputs@plt>
  4041e0:	ldr	x8, [sp, #72]
  4041e4:	mov	x0, x8
  4041e8:	bl	402dd0 <gettext@plt>
  4041ec:	ldur	x8, [x29, #-40]
  4041f0:	str	x0, [sp, #32]
  4041f4:	mov	x0, x8
  4041f8:	bl	402dd0 <gettext@plt>
  4041fc:	ldur	x8, [x29, #-64]
  404200:	str	x0, [sp, #24]
  404204:	mov	x0, x8
  404208:	ldr	x1, [sp, #64]
  40420c:	ldr	x2, [sp, #32]
  404210:	ldr	x3, [sp, #56]
  404214:	ldr	x4, [sp, #24]
  404218:	bl	402d60 <printf@plt>
  40421c:	ldur	x8, [x29, #-72]
  404220:	mov	x0, x8
  404224:	bl	402dd0 <gettext@plt>
  404228:	ldur	x1, [x29, #-16]
  40422c:	bl	4026f0 <fputs@plt>
  404230:	stur	xzr, [x29, #-24]
  404234:	ldur	x8, [x29, #-24]
  404238:	cmp	x8, #0x1b
  40423c:	b.cs	4042b0 <ferror@plt+0x1470>  // b.hs, b.nlast
  404240:	ldur	x0, [x29, #-16]
  404244:	ldur	x8, [x29, #-24]
  404248:	mov	x9, #0x28                  	// #40
  40424c:	mul	x8, x9, x8
  404250:	adrp	x10, 40c000 <ferror@plt+0x91c0>
  404254:	add	x10, x10, #0xee0
  404258:	add	x8, x10, x8
  40425c:	ldr	x2, [x8]
  404260:	ldur	x8, [x29, #-24]
  404264:	mul	x8, x9, x8
  404268:	add	x8, x10, x8
  40426c:	ldr	x8, [x8, #8]
  404270:	str	x0, [sp, #16]
  404274:	mov	x0, x8
  404278:	str	x2, [sp, #8]
  40427c:	bl	402dd0 <gettext@plt>
  404280:	ldr	x8, [sp, #16]
  404284:	str	x0, [sp]
  404288:	mov	x0, x8
  40428c:	adrp	x1, 40d000 <ferror@plt+0xa1c0>
  404290:	add	x1, x1, #0xc17
  404294:	ldr	x2, [sp, #8]
  404298:	ldr	x3, [sp]
  40429c:	bl	402de0 <fprintf@plt>
  4042a0:	ldur	x8, [x29, #-24]
  4042a4:	add	x8, x8, #0x1
  4042a8:	stur	x8, [x29, #-24]
  4042ac:	b	404234 <ferror@plt+0x13f4>
  4042b0:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  4042b4:	add	x0, x0, #0xc22
  4042b8:	bl	402dd0 <gettext@plt>
  4042bc:	adrp	x1, 40d000 <ferror@plt+0xa1c0>
  4042c0:	add	x1, x1, #0xc3d
  4042c4:	bl	402d60 <printf@plt>
  4042c8:	mov	w8, wzr
  4042cc:	mov	w0, w8
  4042d0:	bl	402720 <exit@plt>
  4042d4:	sub	sp, sp, #0x30
  4042d8:	stp	x29, x30, [sp, #32]
  4042dc:	add	x29, sp, #0x20
  4042e0:	stur	x0, [x29, #-8]
  4042e4:	str	xzr, [sp, #16]
  4042e8:	ldr	x8, [sp, #16]
  4042ec:	cmp	x8, #0x3
  4042f0:	b.cs	404354 <ferror@plt+0x1514>  // b.hs, b.nlast
  4042f4:	ldr	x8, [sp, #16]
  4042f8:	mov	x9, #0x10                  	// #16
  4042fc:	mul	x8, x9, x8
  404300:	adrp	x9, 40d000 <ferror@plt+0xa1c0>
  404304:	add	x9, x9, #0x318
  404308:	add	x8, x9, x8
  40430c:	ldr	x0, [x8]
  404310:	ldur	x1, [x29, #-8]
  404314:	bl	402b50 <strcmp@plt>
  404318:	cbnz	w0, 404344 <ferror@plt+0x1504>
  40431c:	ldr	x8, [sp, #16]
  404320:	mov	x9, #0x10                  	// #16
  404324:	mul	x8, x9, x8
  404328:	adrp	x9, 40d000 <ferror@plt+0xa1c0>
  40432c:	add	x9, x9, #0x318
  404330:	add	x8, x9, x8
  404334:	ldr	w0, [x8, #8]
  404338:	ldp	x29, x30, [sp, #32]
  40433c:	add	sp, sp, #0x30
  404340:	ret
  404344:	ldr	x8, [sp, #16]
  404348:	add	x8, x8, #0x1
  40434c:	str	x8, [sp, #16]
  404350:	b	4042e8 <ferror@plt+0x14a8>
  404354:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  404358:	add	x0, x0, #0x197
  40435c:	bl	402dd0 <gettext@plt>
  404360:	ldur	x2, [x29, #-8]
  404364:	mov	w8, #0x1                   	// #1
  404368:	str	x0, [sp, #8]
  40436c:	mov	w0, w8
  404370:	ldr	x1, [sp, #8]
  404374:	bl	402d30 <errx@plt>
  404378:	sub	sp, sp, #0x40
  40437c:	stp	x29, x30, [sp, #48]
  404380:	add	x29, sp, #0x30
  404384:	stur	x0, [x29, #-16]
  404388:	str	x1, [sp, #24]
  40438c:	str	xzr, [sp, #16]
  404390:	ldr	x8, [sp, #16]
  404394:	cmp	x8, #0x1b
  404398:	b.cs	404400 <ferror@plt+0x15c0>  // b.hs, b.nlast
  40439c:	ldr	x8, [sp, #16]
  4043a0:	mov	x9, #0x28                  	// #40
  4043a4:	mul	x8, x9, x8
  4043a8:	adrp	x9, 40c000 <ferror@plt+0x91c0>
  4043ac:	add	x9, x9, #0xee0
  4043b0:	add	x8, x9, x8
  4043b4:	ldr	x8, [x8]
  4043b8:	str	x8, [sp, #8]
  4043bc:	ldur	x0, [x29, #-16]
  4043c0:	ldr	x1, [sp, #8]
  4043c4:	ldr	x2, [sp, #24]
  4043c8:	bl	402c20 <strncasecmp@plt>
  4043cc:	cbnz	w0, 4043f0 <ferror@plt+0x15b0>
  4043d0:	ldr	x8, [sp, #8]
  4043d4:	ldr	x9, [sp, #24]
  4043d8:	add	x8, x8, x9
  4043dc:	ldrb	w10, [x8]
  4043e0:	cbnz	w10, 4043f0 <ferror@plt+0x15b0>
  4043e4:	ldr	x8, [sp, #16]
  4043e8:	stur	w8, [x29, #-4]
  4043ec:	b	40441c <ferror@plt+0x15dc>
  4043f0:	ldr	x8, [sp, #16]
  4043f4:	add	x8, x8, #0x1
  4043f8:	str	x8, [sp, #16]
  4043fc:	b	404390 <ferror@plt+0x1550>
  404400:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  404404:	add	x0, x0, #0x1af
  404408:	bl	402dd0 <gettext@plt>
  40440c:	ldur	x1, [x29, #-16]
  404410:	bl	402cd0 <warnx@plt>
  404414:	mov	w8, #0xffffffff            	// #-1
  404418:	stur	w8, [x29, #-4]
  40441c:	ldur	w0, [x29, #-4]
  404420:	ldp	x29, x30, [sp, #48]
  404424:	add	sp, sp, #0x40
  404428:	ret
  40442c:	sub	sp, sp, #0x20
  404430:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  404434:	add	x8, x8, #0x438
  404438:	str	xzr, [sp, #16]
  40443c:	str	x8, [sp, #8]
  404440:	ldr	x8, [sp, #16]
  404444:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  404448:	add	x9, x9, #0x510
  40444c:	ldr	x9, [x9]
  404450:	cmp	x8, x9
  404454:	b.cs	4044b0 <ferror@plt+0x1670>  // b.hs, b.nlast
  404458:	ldr	x8, [sp, #16]
  40445c:	ldr	x9, [sp, #8]
  404460:	ldr	w10, [x9, x8, lsl #2]
  404464:	cmp	w10, #0xe
  404468:	b.eq	404494 <ferror@plt+0x1654>  // b.none
  40446c:	ldr	x8, [sp, #16]
  404470:	ldr	x9, [sp, #8]
  404474:	ldr	w10, [x9, x8, lsl #2]
  404478:	cmp	w10, #0xf
  40447c:	b.eq	404494 <ferror@plt+0x1654>  // b.none
  404480:	ldr	x8, [sp, #16]
  404484:	ldr	x9, [sp, #8]
  404488:	ldr	w10, [x9, x8, lsl #2]
  40448c:	cmp	w10, #0x10
  404490:	b.ne	4044a0 <ferror@plt+0x1660>  // b.any
  404494:	mov	w8, #0x1                   	// #1
  404498:	str	w8, [sp, #28]
  40449c:	b	4044b4 <ferror@plt+0x1674>
  4044a0:	ldr	x8, [sp, #16]
  4044a4:	add	x8, x8, #0x1
  4044a8:	str	x8, [sp, #16]
  4044ac:	b	404440 <ferror@plt+0x1600>
  4044b0:	str	wzr, [sp, #28]
  4044b4:	ldr	w0, [sp, #28]
  4044b8:	add	sp, sp, #0x20
  4044bc:	ret
  4044c0:	sub	sp, sp, #0x30
  4044c4:	stp	x29, x30, [sp, #32]
  4044c8:	add	x29, sp, #0x20
  4044cc:	stur	x0, [x29, #-8]
  4044d0:	str	x1, [sp, #16]
  4044d4:	str	wzr, [sp, #12]
  4044d8:	ldr	x0, [sp, #16]
  4044dc:	ldur	x8, [x29, #-8]
  4044e0:	add	x1, x8, #0x8
  4044e4:	ldur	x2, [x29, #-8]
  4044e8:	bl	404e24 <ferror@plt+0x1fe4>
  4044ec:	str	w0, [sp, #12]
  4044f0:	ldr	w9, [sp, #12]
  4044f4:	cmp	w9, #0x0
  4044f8:	cset	w9, ge  // ge = tcont
  4044fc:	tbnz	w9, #0, 404524 <ferror@plt+0x16e4>
  404500:	bl	402d80 <__errno_location@plt>
  404504:	ldr	w8, [x0]
  404508:	cmp	w8, #0xd
  40450c:	b.eq	404524 <ferror@plt+0x16e4>  // b.none
  404510:	ldr	x2, [sp, #16]
  404514:	mov	w0, #0x1                   	// #1
  404518:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40451c:	add	x1, x1, #0x3ab
  404520:	bl	402e10 <err@plt>
  404524:	ldr	w0, [sp, #12]
  404528:	ldp	x29, x30, [sp, #32]
  40452c:	add	sp, sp, #0x30
  404530:	ret
  404534:	sub	sp, sp, #0x10
  404538:	str	xzr, [sp]
  40453c:	ldr	x8, [sp]
  404540:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  404544:	add	x9, x9, #0x510
  404548:	ldr	x9, [x9]
  40454c:	cmp	x8, x9
  404550:	b.cs	4045a0 <ferror@plt+0x1760>  // b.hs, b.nlast
  404554:	ldr	x8, [sp]
  404558:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  40455c:	add	x9, x9, #0x438
  404560:	ldr	w10, [x9, x8, lsl #2]
  404564:	cmp	w10, #0x11
  404568:	b.eq	404584 <ferror@plt+0x1744>  // b.none
  40456c:	ldr	x8, [sp]
  404570:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  404574:	add	x9, x9, #0x438
  404578:	ldr	w10, [x9, x8, lsl #2]
  40457c:	cmp	w10, #0x12
  404580:	b.ne	404590 <ferror@plt+0x1750>  // b.any
  404584:	mov	w8, #0x1                   	// #1
  404588:	str	w8, [sp, #12]
  40458c:	b	4045a4 <ferror@plt+0x1764>
  404590:	ldr	x8, [sp]
  404594:	add	x8, x8, #0x1
  404598:	str	x8, [sp]
  40459c:	b	40453c <ferror@plt+0x16fc>
  4045a0:	str	wzr, [sp, #12]
  4045a4:	ldr	w0, [sp, #12]
  4045a8:	add	sp, sp, #0x10
  4045ac:	ret
  4045b0:	sub	sp, sp, #0x30
  4045b4:	stp	x29, x30, [sp, #32]
  4045b8:	add	x29, sp, #0x20
  4045bc:	stur	x0, [x29, #-8]
  4045c0:	str	x1, [sp, #16]
  4045c4:	str	wzr, [sp, #12]
  4045c8:	ldr	x0, [sp, #16]
  4045cc:	ldur	x8, [x29, #-8]
  4045d0:	add	x1, x8, #0x18
  4045d4:	ldur	x8, [x29, #-8]
  4045d8:	add	x2, x8, #0x10
  4045dc:	bl	404e24 <ferror@plt+0x1fe4>
  4045e0:	str	w0, [sp, #12]
  4045e4:	ldr	w9, [sp, #12]
  4045e8:	cmp	w9, #0x0
  4045ec:	cset	w9, ge  // ge = tcont
  4045f0:	tbnz	w9, #0, 404618 <ferror@plt+0x17d8>
  4045f4:	bl	402d80 <__errno_location@plt>
  4045f8:	ldr	w8, [x0]
  4045fc:	cmp	w8, #0xd
  404600:	b.eq	404618 <ferror@plt+0x17d8>  // b.none
  404604:	ldr	x2, [sp, #16]
  404608:	mov	w0, #0x1                   	// #1
  40460c:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  404610:	add	x1, x1, #0x3ab
  404614:	bl	402e10 <err@plt>
  404618:	ldr	w0, [sp, #12]
  40461c:	ldp	x29, x30, [sp, #32]
  404620:	add	sp, sp, #0x30
  404624:	ret
  404628:	sub	sp, sp, #0x70
  40462c:	stp	x29, x30, [sp, #96]
  404630:	add	x29, sp, #0x60
  404634:	mov	x8, #0x20                  	// #32
  404638:	mov	x9, #0x8                   	// #8
  40463c:	mov	x10, #0x1                   	// #1
  404640:	stur	x0, [x29, #-8]
  404644:	stur	x1, [x29, #-16]
  404648:	stur	x2, [x29, #-24]
  40464c:	str	xzr, [sp, #48]
  404650:	str	xzr, [sp, #40]
  404654:	ldur	x11, [x29, #-8]
  404658:	add	x11, x11, #0x40
  40465c:	str	x11, [sp, #8]
  404660:	ldur	x11, [x29, #-8]
  404664:	add	x11, x11, #0x48
  404668:	str	x11, [sp, #32]
  40466c:	ldr	x11, [sp, #32]
  404670:	str	x8, [x11]
  404674:	ldr	x8, [sp, #32]
  404678:	ldr	x8, [x8]
  40467c:	mul	x1, x9, x8
  404680:	mov	x0, x10
  404684:	bl	403a80 <ferror@plt+0xc40>
  404688:	ldr	x8, [sp, #8]
  40468c:	str	x0, [x8]
  404690:	ldur	x8, [x29, #-16]
  404694:	cbz	x8, 404770 <ferror@plt+0x1930>
  404698:	ldur	x0, [x29, #-16]
  40469c:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  4046a0:	add	x1, x1, #0x373
  4046a4:	bl	4026c0 <strtok@plt>
  4046a8:	stur	x0, [x29, #-32]
  4046ac:	cbz	x0, 40475c <ferror@plt+0x191c>
  4046b0:	mov	x8, xzr
  4046b4:	stur	x8, [x29, #-16]
  4046b8:	ldur	x0, [x29, #-32]
  4046bc:	add	x1, sp, #0x4
  4046c0:	bl	404fac <ferror@plt+0x216c>
  4046c4:	cbnz	w0, 4046ec <ferror@plt+0x18ac>
  4046c8:	ldr	w0, [sp, #4]
  4046cc:	bl	402b60 <getpwuid@plt>
  4046d0:	str	x0, [sp, #16]
  4046d4:	ldr	x8, [sp, #16]
  4046d8:	cbnz	x8, 4046e0 <ferror@plt+0x18a0>
  4046dc:	b	404698 <ferror@plt+0x1858>
  4046e0:	ldr	x8, [sp, #16]
  4046e4:	ldr	x8, [x8]
  4046e8:	stur	x8, [x29, #-32]
  4046ec:	ldur	x0, [x29, #-32]
  4046f0:	bl	405028 <ferror@plt+0x21e8>
  4046f4:	ldr	x8, [sp, #8]
  4046f8:	ldr	x8, [x8]
  4046fc:	ldr	x9, [sp, #48]
  404700:	add	x10, x9, #0x1
  404704:	str	x10, [sp, #48]
  404708:	mov	x10, #0x8                   	// #8
  40470c:	mul	x9, x10, x9
  404710:	add	x8, x8, x9
  404714:	str	x0, [x8]
  404718:	ldr	x8, [sp, #48]
  40471c:	ldr	x9, [sp, #32]
  404720:	ldr	x9, [x9]
  404724:	cmp	x8, x9
  404728:	b.ne	404758 <ferror@plt+0x1918>  // b.any
  40472c:	ldr	x8, [sp, #8]
  404730:	ldr	x0, [x8]
  404734:	ldr	x8, [sp, #32]
  404738:	ldr	x9, [x8]
  40473c:	add	x9, x9, #0x20
  404740:	str	x9, [x8]
  404744:	mov	x8, #0x8                   	// #8
  404748:	mul	x1, x8, x9
  40474c:	bl	404f54 <ferror@plt+0x2114>
  404750:	ldr	x8, [sp, #8]
  404754:	str	x0, [x8]
  404758:	b	404698 <ferror@plt+0x1858>
  40475c:	ldur	x8, [x29, #-8]
  404760:	ldrb	w9, [x8, #96]
  404764:	and	w9, w9, #0xfffffffb
  404768:	orr	w9, w9, #0x4
  40476c:	strb	w9, [x8, #96]
  404770:	ldur	x8, [x29, #-24]
  404774:	cbz	x8, 404888 <ferror@plt+0x1a48>
  404778:	ldur	x0, [x29, #-24]
  40477c:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  404780:	add	x1, x1, #0x373
  404784:	bl	4026c0 <strtok@plt>
  404788:	stur	x0, [x29, #-40]
  40478c:	cbz	x0, 404874 <ferror@plt+0x1a34>
  404790:	mov	x8, xzr
  404794:	str	xzr, [sp, #40]
  404798:	stur	x8, [x29, #-24]
  40479c:	ldur	x0, [x29, #-40]
  4047a0:	mov	x1, sp
  4047a4:	bl	404fac <ferror@plt+0x216c>
  4047a8:	cbnz	w0, 4047bc <ferror@plt+0x197c>
  4047ac:	ldr	w0, [sp]
  4047b0:	bl	402da0 <getgrgid@plt>
  4047b4:	str	x0, [sp, #24]
  4047b8:	b	4047c8 <ferror@plt+0x1988>
  4047bc:	ldur	x0, [x29, #-40]
  4047c0:	bl	402810 <getgrnam@plt>
  4047c4:	str	x0, [sp, #24]
  4047c8:	ldr	x8, [sp, #24]
  4047cc:	cbnz	x8, 4047d4 <ferror@plt+0x1994>
  4047d0:	b	404778 <ferror@plt+0x1938>
  4047d4:	ldr	x8, [sp, #24]
  4047d8:	ldr	x8, [x8, #24]
  4047dc:	ldr	x9, [sp, #40]
  4047e0:	add	x10, x9, #0x1
  4047e4:	str	x10, [sp, #40]
  4047e8:	mov	x10, #0x8                   	// #8
  4047ec:	mul	x9, x10, x9
  4047f0:	add	x8, x8, x9
  4047f4:	ldr	x8, [x8]
  4047f8:	stur	x8, [x29, #-32]
  4047fc:	cbz	x8, 404870 <ferror@plt+0x1a30>
  404800:	ldur	x0, [x29, #-32]
  404804:	bl	405028 <ferror@plt+0x21e8>
  404808:	ldr	x8, [sp, #8]
  40480c:	ldr	x8, [x8]
  404810:	ldr	x9, [sp, #48]
  404814:	add	x10, x9, #0x1
  404818:	str	x10, [sp, #48]
  40481c:	mov	x10, #0x8                   	// #8
  404820:	mul	x9, x10, x9
  404824:	add	x8, x8, x9
  404828:	str	x0, [x8]
  40482c:	ldr	x8, [sp, #48]
  404830:	ldr	x9, [sp, #32]
  404834:	ldr	x9, [x9]
  404838:	cmp	x8, x9
  40483c:	b.ne	40486c <ferror@plt+0x1a2c>  // b.any
  404840:	ldr	x8, [sp, #8]
  404844:	ldr	x0, [x8]
  404848:	ldr	x8, [sp, #32]
  40484c:	ldr	x9, [x8]
  404850:	add	x9, x9, #0x20
  404854:	str	x9, [x8]
  404858:	mov	x8, #0x8                   	// #8
  40485c:	mul	x1, x8, x9
  404860:	bl	404f54 <ferror@plt+0x2114>
  404864:	ldr	x8, [sp, #8]
  404868:	str	x0, [x8]
  40486c:	b	4047d4 <ferror@plt+0x1994>
  404870:	b	404778 <ferror@plt+0x1938>
  404874:	ldur	x8, [x29, #-8]
  404878:	ldrb	w9, [x8, #96]
  40487c:	and	w9, w9, #0xfffffffb
  404880:	orr	w9, w9, #0x4
  404884:	strb	w9, [x8, #96]
  404888:	ldr	x8, [sp, #48]
  40488c:	ldr	x9, [sp, #32]
  404890:	str	x8, [x9]
  404894:	mov	w10, wzr
  404898:	mov	w0, w10
  40489c:	ldp	x29, x30, [sp, #96]
  4048a0:	add	sp, sp, #0x70
  4048a4:	ret
  4048a8:	sub	sp, sp, #0x40
  4048ac:	stp	x29, x30, [sp, #48]
  4048b0:	add	x29, sp, #0x30
  4048b4:	mov	x8, xzr
  4048b8:	stur	x0, [x29, #-16]
  4048bc:	str	x8, [sp, #24]
  4048c0:	str	xzr, [sp, #16]
  4048c4:	ldur	x8, [x29, #-16]
  4048c8:	ldrb	w9, [x8, #96]
  4048cc:	mov	w10, #0x2                   	// #2
  4048d0:	lsr	w9, w9, w10
  4048d4:	and	w9, w9, #0x1
  4048d8:	and	w9, w9, #0xff
  4048dc:	cbz	w9, 4049c0 <ferror@plt+0x1b80>
  4048e0:	str	xzr, [sp, #16]
  4048e4:	ldr	x8, [sp, #16]
  4048e8:	ldur	x9, [x29, #-16]
  4048ec:	ldr	x9, [x9, #72]
  4048f0:	cmp	x8, x9
  4048f4:	b.cs	4049bc <ferror@plt+0x1b7c>  // b.hs, b.nlast
  4048f8:	ldur	x0, [x29, #-16]
  4048fc:	ldur	x8, [x29, #-16]
  404900:	ldr	x8, [x8, #64]
  404904:	ldr	x9, [sp, #16]
  404908:	mov	x10, #0x8                   	// #8
  40490c:	mul	x9, x10, x9
  404910:	add	x8, x8, x9
  404914:	ldr	x2, [x8]
  404918:	add	x1, sp, #0x18
  40491c:	bl	405098 <ferror@plt+0x2258>
  404920:	str	w0, [sp, #12]
  404924:	ldur	x8, [x29, #-16]
  404928:	ldrb	w11, [x8, #96]
  40492c:	mov	w12, #0x1                   	// #1
  404930:	lsr	w11, w11, w12
  404934:	and	w11, w11, w12
  404938:	and	w11, w11, #0xff
  40493c:	cbz	w11, 404980 <ferror@plt+0x1b40>
  404940:	ldr	x8, [sp, #24]
  404944:	cbnz	x8, 404980 <ferror@plt+0x1b40>
  404948:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  40494c:	add	x0, x0, #0x20d
  404950:	bl	402dd0 <gettext@plt>
  404954:	ldur	x8, [x29, #-16]
  404958:	ldr	x8, [x8, #64]
  40495c:	ldr	x9, [sp, #16]
  404960:	mov	x10, #0x8                   	// #8
  404964:	mul	x9, x10, x9
  404968:	add	x8, x8, x9
  40496c:	ldr	x1, [x8]
  404970:	bl	402cd0 <warnx@plt>
  404974:	mov	w11, #0xffffffff            	// #-1
  404978:	stur	w11, [x29, #-4]
  40497c:	b	4049f0 <ferror@plt+0x1bb0>
  404980:	ldr	w8, [sp, #12]
  404984:	cbnz	w8, 404990 <ferror@plt+0x1b50>
  404988:	ldr	x8, [sp, #24]
  40498c:	cbnz	x8, 404994 <ferror@plt+0x1b54>
  404990:	b	4049ac <ferror@plt+0x1b6c>
  404994:	ldr	x0, [sp, #24]
  404998:	ldur	x8, [x29, #-16]
  40499c:	add	x1, x8, #0x20
  4049a0:	adrp	x2, 405000 <ferror@plt+0x21c0>
  4049a4:	add	x2, x2, #0x140
  4049a8:	bl	402a00 <tsearch@plt>
  4049ac:	ldr	x8, [sp, #16]
  4049b0:	add	x8, x8, #0x1
  4049b4:	str	x8, [sp, #16]
  4049b8:	b	4048e4 <ferror@plt+0x1aa4>
  4049bc:	b	4049ec <ferror@plt+0x1bac>
  4049c0:	ldur	x0, [x29, #-16]
  4049c4:	bl	4051ac <ferror@plt+0x236c>
  4049c8:	str	x0, [sp, #24]
  4049cc:	cbz	x0, 4049ec <ferror@plt+0x1bac>
  4049d0:	ldr	x0, [sp, #24]
  4049d4:	ldur	x8, [x29, #-16]
  4049d8:	add	x1, x8, #0x20
  4049dc:	adrp	x2, 405000 <ferror@plt+0x21c0>
  4049e0:	add	x2, x2, #0x140
  4049e4:	bl	402a00 <tsearch@plt>
  4049e8:	b	4049c0 <ferror@plt+0x1b80>
  4049ec:	stur	wzr, [x29, #-4]
  4049f0:	ldur	w0, [x29, #-4]
  4049f4:	ldp	x29, x30, [sp, #48]
  4049f8:	add	sp, sp, #0x40
  4049fc:	ret
  404a00:	sub	sp, sp, #0x30
  404a04:	stp	x29, x30, [sp, #32]
  404a08:	add	x29, sp, #0x20
  404a0c:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  404a10:	add	x8, x8, #0x520
  404a14:	str	x0, [sp, #16]
  404a18:	ldr	x0, [sp, #16]
  404a1c:	str	x8, [sp, #8]
  404a20:	bl	40642c <ferror@plt+0x35ec>
  404a24:	ldr	x8, [sp, #8]
  404a28:	str	x0, [x8]
  404a2c:	ldr	x9, [x8]
  404a30:	cbnz	x9, 404a40 <ferror@plt+0x1c00>
  404a34:	mov	w8, #0xffffffff            	// #-1
  404a38:	stur	w8, [x29, #-4]
  404a3c:	b	404a88 <ferror@plt+0x1c48>
  404a40:	ldr	x8, [sp, #16]
  404a44:	ldr	x0, [x8, #32]
  404a48:	adrp	x1, 406000 <ferror@plt+0x31c0>
  404a4c:	add	x1, x1, #0x644
  404a50:	bl	402750 <twalk@plt>
  404a54:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  404a58:	add	x8, x8, #0x518
  404a5c:	ldr	w9, [x8]
  404a60:	cmp	w9, #0x6
  404a64:	b.ne	404a78 <ferror@plt+0x1c38>  // b.any
  404a68:	ldr	x8, [sp, #8]
  404a6c:	ldr	x0, [x8]
  404a70:	bl	406d38 <ferror@plt+0x3ef8>
  404a74:	b	404a84 <ferror@plt+0x1c44>
  404a78:	ldr	x8, [sp, #8]
  404a7c:	ldr	x0, [x8]
  404a80:	bl	402cc0 <scols_print_table@plt>
  404a84:	stur	wzr, [x29, #-4]
  404a88:	ldur	w0, [x29, #-4]
  404a8c:	ldp	x29, x30, [sp, #32]
  404a90:	add	sp, sp, #0x30
  404a94:	ret
  404a98:	sub	sp, sp, #0x20
  404a9c:	stp	x29, x30, [sp, #16]
  404aa0:	add	x29, sp, #0x10
  404aa4:	str	x0, [sp, #8]
  404aa8:	ldr	x8, [sp, #8]
  404aac:	str	x8, [sp]
  404ab0:	ldr	x8, [sp]
  404ab4:	ldr	x0, [x8]
  404ab8:	bl	402bf0 <free@plt>
  404abc:	ldr	x8, [sp]
  404ac0:	ldr	x0, [x8, #16]
  404ac4:	bl	402bf0 <free@plt>
  404ac8:	ldr	x8, [sp]
  404acc:	ldr	x0, [x8, #32]
  404ad0:	bl	402bf0 <free@plt>
  404ad4:	ldr	x8, [sp]
  404ad8:	ldr	x0, [x8, #56]
  404adc:	bl	402bf0 <free@plt>
  404ae0:	ldr	x8, [sp]
  404ae4:	ldr	x0, [x8, #72]
  404ae8:	bl	402bf0 <free@plt>
  404aec:	ldr	x8, [sp]
  404af0:	ldr	x0, [x8, #80]
  404af4:	bl	402bf0 <free@plt>
  404af8:	ldr	x8, [sp]
  404afc:	ldr	x0, [x8, #96]
  404b00:	bl	402bf0 <free@plt>
  404b04:	ldr	x8, [sp]
  404b08:	ldr	x0, [x8, #104]
  404b0c:	bl	402bf0 <free@plt>
  404b10:	ldr	x8, [sp]
  404b14:	ldr	x0, [x8, #120]
  404b18:	bl	402bf0 <free@plt>
  404b1c:	ldr	x8, [sp]
  404b20:	ldr	x0, [x8, #128]
  404b24:	bl	402bf0 <free@plt>
  404b28:	ldr	x8, [sp]
  404b2c:	ldr	x0, [x8, #136]
  404b30:	bl	402bf0 <free@plt>
  404b34:	ldr	x8, [sp]
  404b38:	ldr	x0, [x8, #144]
  404b3c:	bl	402bf0 <free@plt>
  404b40:	ldr	x8, [sp]
  404b44:	ldr	x0, [x8, #152]
  404b48:	bl	402bf0 <free@plt>
  404b4c:	ldr	x8, [sp]
  404b50:	ldr	x0, [x8, #160]
  404b54:	bl	402bf0 <free@plt>
  404b58:	ldr	x8, [sp]
  404b5c:	ldr	x0, [x8, #168]
  404b60:	bl	402bf0 <free@plt>
  404b64:	ldr	x8, [sp]
  404b68:	ldr	x0, [x8, #176]
  404b6c:	bl	402bf0 <free@plt>
  404b70:	ldr	x0, [sp]
  404b74:	bl	402bf0 <free@plt>
  404b78:	ldp	x29, x30, [sp, #16]
  404b7c:	add	sp, sp, #0x20
  404b80:	ret
  404b84:	sub	sp, sp, #0x20
  404b88:	stp	x29, x30, [sp, #16]
  404b8c:	add	x29, sp, #0x10
  404b90:	str	x0, [sp, #8]
  404b94:	str	xzr, [sp]
  404b98:	ldr	x8, [sp, #8]
  404b9c:	ldr	x0, [x8]
  404ba0:	bl	402bf0 <free@plt>
  404ba4:	ldr	x8, [sp, #8]
  404ba8:	ldr	x0, [x8, #16]
  404bac:	bl	402bf0 <free@plt>
  404bb0:	ldr	x8, [sp]
  404bb4:	ldr	x9, [sp, #8]
  404bb8:	ldr	x9, [x9, #72]
  404bbc:	cmp	x8, x9
  404bc0:	b.cs	404bf0 <ferror@plt+0x1db0>  // b.hs, b.nlast
  404bc4:	ldr	x8, [sp, #8]
  404bc8:	ldr	x8, [x8, #64]
  404bcc:	ldr	x9, [sp]
  404bd0:	add	x10, x9, #0x1
  404bd4:	str	x10, [sp]
  404bd8:	mov	x10, #0x8                   	// #8
  404bdc:	mul	x9, x10, x9
  404be0:	add	x8, x8, x9
  404be4:	ldr	x0, [x8]
  404be8:	bl	402bf0 <free@plt>
  404bec:	b	404bb0 <ferror@plt+0x1d70>
  404bf0:	ldr	x8, [sp, #8]
  404bf4:	ldr	x0, [x8, #64]
  404bf8:	bl	402bf0 <free@plt>
  404bfc:	ldr	x0, [sp, #8]
  404c00:	bl	402bf0 <free@plt>
  404c04:	ldp	x29, x30, [sp, #16]
  404c08:	add	sp, sp, #0x20
  404c0c:	ret
  404c10:	stp	x29, x30, [sp, #-16]!
  404c14:	mov	x29, sp
  404c18:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  404c1c:	add	x8, x8, #0x420
  404c20:	ldr	x0, [x8]
  404c24:	bl	404c98 <ferror@plt+0x1e58>
  404c28:	cbz	w0, 404c74 <ferror@plt+0x1e34>
  404c2c:	bl	402d80 <__errno_location@plt>
  404c30:	ldr	w8, [x0]
  404c34:	cmp	w8, #0x20
  404c38:	b.eq	404c74 <ferror@plt+0x1e34>  // b.none
  404c3c:	bl	402d80 <__errno_location@plt>
  404c40:	ldr	w8, [x0]
  404c44:	cbz	w8, 404c5c <ferror@plt+0x1e1c>
  404c48:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  404c4c:	add	x0, x0, #0x52c
  404c50:	bl	402dd0 <gettext@plt>
  404c54:	bl	402b70 <warn@plt>
  404c58:	b	404c6c <ferror@plt+0x1e2c>
  404c5c:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  404c60:	add	x0, x0, #0x52c
  404c64:	bl	402dd0 <gettext@plt>
  404c68:	bl	402cd0 <warnx@plt>
  404c6c:	mov	w0, #0x1                   	// #1
  404c70:	bl	4026a0 <_exit@plt>
  404c74:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  404c78:	add	x8, x8, #0x408
  404c7c:	ldr	x0, [x8]
  404c80:	bl	404c98 <ferror@plt+0x1e58>
  404c84:	cbz	w0, 404c90 <ferror@plt+0x1e50>
  404c88:	mov	w0, #0x1                   	// #1
  404c8c:	bl	4026a0 <_exit@plt>
  404c90:	ldp	x29, x30, [sp], #16
  404c94:	ret
  404c98:	sub	sp, sp, #0x30
  404c9c:	stp	x29, x30, [sp, #32]
  404ca0:	add	x29, sp, #0x20
  404ca4:	str	x0, [sp, #16]
  404ca8:	bl	402d80 <__errno_location@plt>
  404cac:	str	wzr, [x0]
  404cb0:	ldr	x0, [sp, #16]
  404cb4:	bl	402e40 <ferror@plt>
  404cb8:	cbnz	w0, 404cc8 <ferror@plt+0x1e88>
  404cbc:	ldr	x0, [sp, #16]
  404cc0:	bl	402c90 <fflush@plt>
  404cc4:	cbz	w0, 404ccc <ferror@plt+0x1e8c>
  404cc8:	b	404d14 <ferror@plt+0x1ed4>
  404ccc:	ldr	x0, [sp, #16]
  404cd0:	bl	4028f0 <fileno@plt>
  404cd4:	str	w0, [sp, #12]
  404cd8:	cmp	w0, #0x0
  404cdc:	cset	w8, lt  // lt = tstop
  404ce0:	tbnz	w8, #0, 404d08 <ferror@plt+0x1ec8>
  404ce4:	ldr	w0, [sp, #12]
  404ce8:	bl	402730 <dup@plt>
  404cec:	str	w0, [sp, #12]
  404cf0:	cmp	w0, #0x0
  404cf4:	cset	w8, lt  // lt = tstop
  404cf8:	tbnz	w8, #0, 404d08 <ferror@plt+0x1ec8>
  404cfc:	ldr	w0, [sp, #12]
  404d00:	bl	402ab0 <close@plt>
  404d04:	cbz	w0, 404d0c <ferror@plt+0x1ecc>
  404d08:	b	404d14 <ferror@plt+0x1ed4>
  404d0c:	stur	wzr, [x29, #-4]
  404d10:	b	404d30 <ferror@plt+0x1ef0>
  404d14:	bl	402d80 <__errno_location@plt>
  404d18:	ldr	w8, [x0]
  404d1c:	mov	w9, #0xffffffff            	// #-1
  404d20:	mov	w10, wzr
  404d24:	cmp	w8, #0x9
  404d28:	csel	w8, w10, w9, eq  // eq = none
  404d2c:	stur	w8, [x29, #-4]
  404d30:	ldur	w0, [x29, #-4]
  404d34:	ldp	x29, x30, [sp, #32]
  404d38:	add	sp, sp, #0x30
  404d3c:	ret
  404d40:	sub	sp, sp, #0x30
  404d44:	stp	x29, x30, [sp, #32]
  404d48:	add	x29, sp, #0x20
  404d4c:	stur	w0, [x29, #-12]
  404d50:	str	x1, [sp, #8]
  404d54:	ldr	x8, [sp, #8]
  404d58:	cbz	x8, 404d60 <ferror@plt+0x1f20>
  404d5c:	b	404d80 <ferror@plt+0x1f40>
  404d60:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  404d64:	add	x0, x0, #0x59a
  404d68:	adrp	x1, 40d000 <ferror@plt+0xa1c0>
  404d6c:	add	x1, x1, #0x5aa
  404d70:	mov	w2, #0xe                   	// #14
  404d74:	adrp	x3, 40d000 <ferror@plt+0xa1c0>
  404d78:	add	x3, x3, #0x5bf
  404d7c:	bl	402d70 <__assert_fail@plt>
  404d80:	ldr	x8, [sp, #8]
  404d84:	str	x8, [sp]
  404d88:	ldr	x8, [sp]
  404d8c:	ldr	x8, [x8]
  404d90:	cbz	x8, 404dc8 <ferror@plt+0x1f88>
  404d94:	ldr	x8, [sp]
  404d98:	ldr	w9, [x8, #24]
  404d9c:	ldur	w10, [x29, #-12]
  404da0:	cmp	w9, w10
  404da4:	b.ne	404db8 <ferror@plt+0x1f78>  // b.any
  404da8:	ldr	x8, [sp]
  404dac:	ldr	x8, [x8]
  404db0:	stur	x8, [x29, #-8]
  404db4:	b	404dd0 <ferror@plt+0x1f90>
  404db8:	ldr	x8, [sp]
  404dbc:	add	x8, x8, #0x20
  404dc0:	str	x8, [sp]
  404dc4:	b	404d88 <ferror@plt+0x1f48>
  404dc8:	mov	x8, xzr
  404dcc:	stur	x8, [x29, #-8]
  404dd0:	ldur	x0, [x29, #-8]
  404dd4:	ldp	x29, x30, [sp, #32]
  404dd8:	add	sp, sp, #0x30
  404ddc:	ret
  404de0:	sub	sp, sp, #0x10
  404de4:	mov	w8, #0x1                   	// #1
  404de8:	str	w0, [sp, #8]
  404dec:	ldr	w9, [sp, #8]
  404df0:	subs	w9, w9, #0x21
  404df4:	cmp	w9, #0x5d
  404df8:	cset	w9, ls  // ls = plast
  404dfc:	eor	w8, w9, w8
  404e00:	tbnz	w8, #0, 404e14 <ferror@plt+0x1fd4>
  404e04:	b	404e08 <ferror@plt+0x1fc8>
  404e08:	mov	w8, #0x1                   	// #1
  404e0c:	str	w8, [sp, #12]
  404e10:	b	404e18 <ferror@plt+0x1fd8>
  404e14:	str	wzr, [sp, #12]
  404e18:	ldr	w0, [sp, #12]
  404e1c:	add	sp, sp, #0x10
  404e20:	ret
  404e24:	sub	sp, sp, #0x50
  404e28:	stp	x29, x30, [sp, #64]
  404e2c:	add	x29, sp, #0x40
  404e30:	mov	x8, xzr
  404e34:	stur	x0, [x29, #-16]
  404e38:	stur	x1, [x29, #-24]
  404e3c:	str	x2, [sp, #32]
  404e40:	str	xzr, [sp, #24]
  404e44:	str	xzr, [sp, #16]
  404e48:	str	x8, [sp, #8]
  404e4c:	ldur	x0, [x29, #-16]
  404e50:	bl	402bc0 <utmpxname@plt>
  404e54:	cmp	w0, #0x0
  404e58:	cset	w9, ge  // ge = tcont
  404e5c:	tbnz	w9, #0, 404e78 <ferror@plt+0x2038>
  404e60:	bl	402d80 <__errno_location@plt>
  404e64:	ldr	w8, [x0]
  404e68:	mov	w9, wzr
  404e6c:	subs	w8, w9, w8
  404e70:	stur	w8, [x29, #-4]
  404e74:	b	404f44 <ferror@plt+0x2104>
  404e78:	bl	4027d0 <setutxent@plt>
  404e7c:	bl	402d80 <__errno_location@plt>
  404e80:	str	wzr, [x0]
  404e84:	bl	402db0 <getutxent@plt>
  404e88:	str	x0, [sp]
  404e8c:	cbz	x0, 404ef0 <ferror@plt+0x20b0>
  404e90:	ldr	x8, [sp, #24]
  404e94:	ldr	x9, [sp, #16]
  404e98:	cmp	x8, x9
  404e9c:	b.ne	404ec4 <ferror@plt+0x2084>  // b.any
  404ea0:	ldr	x8, [sp, #16]
  404ea4:	add	x8, x8, #0x20
  404ea8:	str	x8, [sp, #16]
  404eac:	ldr	x0, [sp, #8]
  404eb0:	ldr	x8, [sp, #16]
  404eb4:	mov	x9, #0x190                 	// #400
  404eb8:	mul	x1, x8, x9
  404ebc:	bl	404f54 <ferror@plt+0x2114>
  404ec0:	str	x0, [sp, #8]
  404ec4:	ldr	x8, [sp, #8]
  404ec8:	ldr	x9, [sp, #24]
  404ecc:	add	x10, x9, #0x1
  404ed0:	str	x10, [sp, #24]
  404ed4:	mov	x10, #0x190                 	// #400
  404ed8:	mul	x9, x10, x9
  404edc:	add	x0, x8, x9
  404ee0:	ldr	x1, [sp]
  404ee4:	mov	x2, #0x190                 	// #400
  404ee8:	bl	402690 <memcpy@plt>
  404eec:	b	404e84 <ferror@plt+0x2044>
  404ef0:	ldr	x8, [sp]
  404ef4:	cbnz	x8, 404f24 <ferror@plt+0x20e4>
  404ef8:	bl	402d80 <__errno_location@plt>
  404efc:	ldr	w8, [x0]
  404f00:	cbz	w8, 404f24 <ferror@plt+0x20e4>
  404f04:	ldr	x0, [sp, #8]
  404f08:	bl	402bf0 <free@plt>
  404f0c:	bl	402d80 <__errno_location@plt>
  404f10:	ldr	w8, [x0]
  404f14:	mov	w9, wzr
  404f18:	subs	w8, w9, w8
  404f1c:	stur	w8, [x29, #-4]
  404f20:	b	404f44 <ferror@plt+0x2104>
  404f24:	bl	402c00 <endutxent@plt>
  404f28:	ldr	x8, [sp, #24]
  404f2c:	ldur	x9, [x29, #-24]
  404f30:	str	x8, [x9]
  404f34:	ldr	x8, [sp, #8]
  404f38:	ldr	x9, [sp, #32]
  404f3c:	str	x8, [x9]
  404f40:	stur	wzr, [x29, #-4]
  404f44:	ldur	w0, [x29, #-4]
  404f48:	ldp	x29, x30, [sp, #64]
  404f4c:	add	sp, sp, #0x50
  404f50:	ret
  404f54:	sub	sp, sp, #0x30
  404f58:	stp	x29, x30, [sp, #32]
  404f5c:	add	x29, sp, #0x20
  404f60:	stur	x0, [x29, #-8]
  404f64:	str	x1, [sp, #16]
  404f68:	ldur	x0, [x29, #-8]
  404f6c:	ldr	x1, [sp, #16]
  404f70:	bl	402a50 <realloc@plt>
  404f74:	str	x0, [sp, #8]
  404f78:	ldr	x8, [sp, #8]
  404f7c:	cbnz	x8, 404f9c <ferror@plt+0x215c>
  404f80:	ldr	x8, [sp, #16]
  404f84:	cbz	x8, 404f9c <ferror@plt+0x215c>
  404f88:	ldr	x2, [sp, #16]
  404f8c:	mov	w0, #0x1                   	// #1
  404f90:	adrp	x1, 40d000 <ferror@plt+0xa1c0>
  404f94:	add	x1, x1, #0x512
  404f98:	bl	402e10 <err@plt>
  404f9c:	ldr	x0, [sp, #8]
  404fa0:	ldp	x29, x30, [sp, #32]
  404fa4:	add	sp, sp, #0x30
  404fa8:	ret
  404fac:	sub	sp, sp, #0x30
  404fb0:	stp	x29, x30, [sp, #32]
  404fb4:	add	x29, sp, #0x20
  404fb8:	str	x0, [sp, #16]
  404fbc:	str	x1, [sp, #8]
  404fc0:	ldr	x8, [sp, #16]
  404fc4:	cbz	x8, 404fd4 <ferror@plt+0x2194>
  404fc8:	ldr	x8, [sp, #16]
  404fcc:	ldrb	w9, [x8]
  404fd0:	cbnz	w9, 404fe0 <ferror@plt+0x21a0>
  404fd4:	mov	w8, #0xffffffff            	// #-1
  404fd8:	stur	w8, [x29, #-4]
  404fdc:	b	405018 <ferror@plt+0x21d8>
  404fe0:	ldr	x0, [sp, #16]
  404fe4:	mov	x1, sp
  404fe8:	mov	w8, wzr
  404fec:	mov	w2, w8
  404ff0:	bl	4026d0 <strtoul@plt>
  404ff4:	ldr	x9, [sp, #8]
  404ff8:	str	w0, [x9]
  404ffc:	ldr	x9, [sp]
  405000:	ldrb	w8, [x9]
  405004:	cbnz	w8, 405010 <ferror@plt+0x21d0>
  405008:	stur	wzr, [x29, #-4]
  40500c:	b	405018 <ferror@plt+0x21d8>
  405010:	mov	w8, #0x1                   	// #1
  405014:	stur	w8, [x29, #-4]
  405018:	ldur	w0, [x29, #-4]
  40501c:	ldp	x29, x30, [sp, #32]
  405020:	add	sp, sp, #0x30
  405024:	ret
  405028:	sub	sp, sp, #0x20
  40502c:	stp	x29, x30, [sp, #16]
  405030:	add	x29, sp, #0x10
  405034:	str	x0, [sp, #8]
  405038:	ldr	x8, [sp, #8]
  40503c:	cbz	x8, 405044 <ferror@plt+0x2204>
  405040:	b	405064 <ferror@plt+0x2224>
  405044:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  405048:	add	x0, x0, #0x1c2
  40504c:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  405050:	add	x1, x1, #0x1c6
  405054:	mov	w2, #0x4a                  	// #74
  405058:	adrp	x3, 40e000 <ferror@plt+0xb1c0>
  40505c:	add	x3, x3, #0x1d9
  405060:	bl	402d70 <__assert_fail@plt>
  405064:	ldr	x0, [sp, #8]
  405068:	bl	402a70 <strdup@plt>
  40506c:	str	x0, [sp]
  405070:	ldr	x8, [sp]
  405074:	cbnz	x8, 405088 <ferror@plt+0x2248>
  405078:	mov	w0, #0x1                   	// #1
  40507c:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  405080:	add	x1, x1, #0x1f5
  405084:	bl	402e10 <err@plt>
  405088:	ldr	x0, [sp]
  40508c:	ldp	x29, x30, [sp, #16]
  405090:	add	sp, sp, #0x20
  405094:	ret
  405098:	sub	sp, sp, #0x30
  40509c:	stp	x29, x30, [sp, #32]
  4050a0:	add	x29, sp, #0x20
  4050a4:	str	x0, [sp, #16]
  4050a8:	str	x1, [sp, #8]
  4050ac:	str	x2, [sp]
  4050b0:	ldr	x0, [sp, #16]
  4050b4:	ldr	x1, [sp]
  4050b8:	bl	405224 <ferror@plt+0x23e4>
  4050bc:	ldr	x8, [sp, #8]
  4050c0:	str	x0, [x8]
  4050c4:	ldr	x8, [sp, #8]
  4050c8:	ldr	x8, [x8]
  4050cc:	cbnz	x8, 40512c <ferror@plt+0x22ec>
  4050d0:	bl	402d80 <__errno_location@plt>
  4050d4:	ldr	w8, [x0]
  4050d8:	cmp	w8, #0x2
  4050dc:	b.eq	40512c <ferror@plt+0x22ec>  // b.none
  4050e0:	bl	402d80 <__errno_location@plt>
  4050e4:	ldr	w8, [x0]
  4050e8:	cmp	w8, #0x3
  4050ec:	b.eq	40512c <ferror@plt+0x22ec>  // b.none
  4050f0:	bl	402d80 <__errno_location@plt>
  4050f4:	ldr	w8, [x0]
  4050f8:	cmp	w8, #0x9
  4050fc:	b.eq	40512c <ferror@plt+0x22ec>  // b.none
  405100:	bl	402d80 <__errno_location@plt>
  405104:	ldr	w8, [x0]
  405108:	cmp	w8, #0x1
  40510c:	b.eq	40512c <ferror@plt+0x22ec>  // b.none
  405110:	bl	402d80 <__errno_location@plt>
  405114:	ldr	w8, [x0]
  405118:	cmp	w8, #0xb
  40511c:	b.eq	40512c <ferror@plt+0x22ec>  // b.none
  405120:	mov	w8, #0xffffffff            	// #-1
  405124:	stur	w8, [x29, #-4]
  405128:	b	405130 <ferror@plt+0x22f0>
  40512c:	stur	wzr, [x29, #-4]
  405130:	ldur	w0, [x29, #-4]
  405134:	ldp	x29, x30, [sp, #32]
  405138:	add	sp, sp, #0x30
  40513c:	ret
  405140:	sub	sp, sp, #0x20
  405144:	str	x0, [sp, #24]
  405148:	str	x1, [sp, #16]
  40514c:	ldr	x8, [sp, #24]
  405150:	ldr	w9, [x8, #8]
  405154:	str	w9, [sp, #12]
  405158:	ldr	x8, [sp, #16]
  40515c:	ldr	w9, [x8, #8]
  405160:	str	w9, [sp, #8]
  405164:	ldr	w9, [sp, #12]
  405168:	ldr	w10, [sp, #8]
  40516c:	cmp	w9, w10
  405170:	b.ls	405180 <ferror@plt+0x2340>  // b.plast
  405174:	mov	w8, #0x1                   	// #1
  405178:	str	w8, [sp, #4]
  40517c:	b	40519c <ferror@plt+0x235c>
  405180:	ldr	w8, [sp, #12]
  405184:	ldr	w9, [sp, #8]
  405188:	mov	w10, wzr
  40518c:	mov	w11, #0xffffffff            	// #-1
  405190:	cmp	w8, w9
  405194:	csel	w8, w11, w10, cc  // cc = lo, ul, last
  405198:	str	w8, [sp, #4]
  40519c:	ldr	w8, [sp, #4]
  4051a0:	mov	w0, w8
  4051a4:	add	sp, sp, #0x20
  4051a8:	ret
  4051ac:	sub	sp, sp, #0x30
  4051b0:	stp	x29, x30, [sp, #32]
  4051b4:	add	x29, sp, #0x20
  4051b8:	str	x0, [sp, #16]
  4051bc:	bl	402d80 <__errno_location@plt>
  4051c0:	str	wzr, [x0]
  4051c4:	ldr	x0, [sp, #16]
  4051c8:	mov	x8, xzr
  4051cc:	mov	x1, x8
  4051d0:	bl	405224 <ferror@plt+0x23e4>
  4051d4:	str	x0, [sp, #8]
  4051d8:	cmp	x0, #0x0
  4051dc:	cset	w9, ne  // ne = any
  4051e0:	eor	w9, w9, #0x1
  4051e4:	tbnz	w9, #0, 4051ec <ferror@plt+0x23ac>
  4051e8:	b	40520c <ferror@plt+0x23cc>
  4051ec:	bl	402d80 <__errno_location@plt>
  4051f0:	ldr	w8, [x0]
  4051f4:	cmp	w8, #0xb
  4051f8:	b.ne	405200 <ferror@plt+0x23c0>  // b.any
  4051fc:	b	4051c4 <ferror@plt+0x2384>
  405200:	mov	x8, xzr
  405204:	stur	x8, [x29, #-8]
  405208:	b	405214 <ferror@plt+0x23d4>
  40520c:	ldr	x8, [sp, #8]
  405210:	stur	x8, [x29, #-8]
  405214:	ldur	x0, [x29, #-8]
  405218:	ldp	x29, x30, [sp, #32]
  40521c:	add	sp, sp, #0x30
  405220:	ret
  405224:	sub	sp, sp, #0xd0
  405228:	stp	x29, x30, [sp, #192]
  40522c:	add	x29, sp, #0xc0
  405230:	mov	x8, xzr
  405234:	adrp	x9, 40e000 <ferror@plt+0xb1c0>
  405238:	add	x9, x9, #0x26a
  40523c:	stur	x0, [x29, #-16]
  405240:	stur	x1, [x29, #-24]
  405244:	stur	x8, [x29, #-64]
  405248:	stur	x8, [x29, #-72]
  40524c:	stur	xzr, [x29, #-80]
  405250:	str	x9, [sp, #80]
  405254:	bl	402d80 <__errno_location@plt>
  405258:	str	wzr, [x0]
  40525c:	bl	402d80 <__errno_location@plt>
  405260:	str	wzr, [x0]
  405264:	ldur	x8, [x29, #-24]
  405268:	cbz	x8, 40527c <ferror@plt+0x243c>
  40526c:	ldur	x0, [x29, #-24]
  405270:	bl	4029c0 <getpwnam@plt>
  405274:	str	x0, [sp, #72]
  405278:	b	405284 <ferror@plt+0x2444>
  40527c:	bl	402cf0 <getpwent@plt>
  405280:	str	x0, [sp, #72]
  405284:	ldr	x8, [sp, #72]
  405288:	stur	x8, [x29, #-40]
  40528c:	ldur	x8, [x29, #-40]
  405290:	cbnz	x8, 4052a0 <ferror@plt+0x2460>
  405294:	mov	x8, xzr
  405298:	stur	x8, [x29, #-8]
  40529c:	b	405a78 <ferror@plt+0x2c38>
  4052a0:	ldur	x8, [x29, #-40]
  4052a4:	ldr	w9, [x8, #16]
  4052a8:	stur	w9, [x29, #-92]
  4052ac:	ldur	x8, [x29, #-16]
  4052b0:	str	w9, [x8, #40]
  4052b4:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  4052b8:	add	x8, x8, #0x51c
  4052bc:	ldr	w9, [x8]
  4052c0:	and	w9, w9, #0x10
  4052c4:	cbz	w9, 40532c <ferror@plt+0x24ec>
  4052c8:	ldur	x8, [x29, #-40]
  4052cc:	ldr	x1, [x8]
  4052d0:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  4052d4:	add	x0, x0, #0x21f
  4052d8:	bl	402b50 <strcmp@plt>
  4052dc:	cbz	w0, 40532c <ferror@plt+0x24ec>
  4052e0:	ldur	w8, [x29, #-92]
  4052e4:	cbz	w8, 40532c <ferror@plt+0x24ec>
  4052e8:	ldur	w8, [x29, #-92]
  4052ec:	ldur	x9, [x29, #-16]
  4052f0:	ldr	w10, [x9, #44]
  4052f4:	cmp	w8, w10
  4052f8:	b.cc	405310 <ferror@plt+0x24d0>  // b.lo, b.ul, b.last
  4052fc:	ldur	w8, [x29, #-92]
  405300:	ldur	x9, [x29, #-16]
  405304:	ldr	w10, [x9, #48]
  405308:	cmp	w8, w10
  40530c:	b.ls	405328 <ferror@plt+0x24e8>  // b.plast
  405310:	bl	402d80 <__errno_location@plt>
  405314:	mov	w8, #0xb                   	// #11
  405318:	str	w8, [x0]
  40531c:	mov	x9, xzr
  405320:	stur	x9, [x29, #-8]
  405324:	b	405a78 <ferror@plt+0x2c38>
  405328:	b	405380 <ferror@plt+0x2540>
  40532c:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  405330:	add	x8, x8, #0x51c
  405334:	ldr	w9, [x8]
  405338:	and	w9, w9, #0x8
  40533c:	cbz	w9, 405380 <ferror@plt+0x2540>
  405340:	ldur	w8, [x29, #-92]
  405344:	ldur	x9, [x29, #-16]
  405348:	ldr	w10, [x9, #52]
  40534c:	cmp	w8, w10
  405350:	b.cc	405368 <ferror@plt+0x2528>  // b.lo, b.ul, b.last
  405354:	ldur	w8, [x29, #-92]
  405358:	ldur	x9, [x29, #-16]
  40535c:	ldr	w10, [x9, #56]
  405360:	cmp	w8, w10
  405364:	b.ls	405380 <ferror@plt+0x2540>  // b.plast
  405368:	bl	402d80 <__errno_location@plt>
  40536c:	mov	w8, #0xb                   	// #11
  405370:	str	w8, [x0]
  405374:	mov	x9, xzr
  405378:	stur	x9, [x29, #-8]
  40537c:	b	405a78 <ferror@plt+0x2c38>
  405380:	bl	402d80 <__errno_location@plt>
  405384:	str	wzr, [x0]
  405388:	ldur	x8, [x29, #-40]
  40538c:	ldr	w0, [x8, #20]
  405390:	bl	402da0 <getgrgid@plt>
  405394:	stur	x0, [x29, #-48]
  405398:	ldur	x8, [x29, #-48]
  40539c:	cbnz	x8, 4053ac <ferror@plt+0x256c>
  4053a0:	mov	x8, xzr
  4053a4:	stur	x8, [x29, #-8]
  4053a8:	b	405a78 <ferror@plt+0x2c38>
  4053ac:	mov	x0, #0x1                   	// #1
  4053b0:	mov	x1, #0xc8                  	// #200
  4053b4:	bl	403a80 <ferror@plt+0xc40>
  4053b8:	stur	x0, [x29, #-32]
  4053bc:	ldur	x8, [x29, #-16]
  4053c0:	ldr	x8, [x8]
  4053c4:	cbz	x8, 4053dc <ferror@plt+0x259c>
  4053c8:	ldur	x0, [x29, #-16]
  4053cc:	ldur	x8, [x29, #-40]
  4053d0:	ldr	x1, [x8]
  4053d4:	bl	405a88 <ferror@plt+0x2c48>
  4053d8:	stur	x0, [x29, #-64]
  4053dc:	ldur	x8, [x29, #-16]
  4053e0:	ldr	x8, [x8, #16]
  4053e4:	cbz	x8, 4053fc <ferror@plt+0x25bc>
  4053e8:	ldur	x0, [x29, #-16]
  4053ec:	ldur	x8, [x29, #-40]
  4053f0:	ldr	x1, [x8]
  4053f4:	bl	405b38 <ferror@plt+0x2cf8>
  4053f8:	stur	x0, [x29, #-72]
  4053fc:	bl	402a60 <lckpwdf@plt>
  405400:	ldur	x8, [x29, #-40]
  405404:	ldr	x8, [x8]
  405408:	mov	x0, x8
  40540c:	bl	402a10 <getspnam@plt>
  405410:	stur	x0, [x29, #-56]
  405414:	bl	402760 <ulckpwdf@plt>
  405418:	ldur	x8, [x29, #-40]
  40541c:	ldr	w9, [x8, #16]
  405420:	ldur	x8, [x29, #-32]
  405424:	str	w9, [x8, #8]
  405428:	ldur	x8, [x29, #-80]
  40542c:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  405430:	add	x9, x9, #0x510
  405434:	ldr	x9, [x9]
  405438:	cmp	x8, x9
  40543c:	b.cs	405a70 <ferror@plt+0x2c30>  // b.hs, b.nlast
  405440:	ldur	x8, [x29, #-80]
  405444:	add	x9, x8, #0x1
  405448:	stur	x9, [x29, #-80]
  40544c:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  405450:	add	x9, x9, #0x438
  405454:	ldr	w10, [x9, x8, lsl #2]
  405458:	subs	w10, w10, #0x0
  40545c:	mov	w8, w10
  405460:	ubfx	x8, x8, #0, #32
  405464:	cmp	x8, #0x1a
  405468:	str	x8, [sp, #64]
  40546c:	b.hi	405a5c <ferror@plt+0x2c1c>  // b.pmore
  405470:	adrp	x8, 40c000 <ferror@plt+0x91c0>
  405474:	add	x8, x8, #0x904
  405478:	ldr	x11, [sp, #64]
  40547c:	ldrsw	x10, [x8, x11, lsl #2]
  405480:	add	x9, x8, x10
  405484:	br	x9
  405488:	ldur	x8, [x29, #-40]
  40548c:	ldr	x0, [x8]
  405490:	bl	405028 <ferror@plt+0x21e8>
  405494:	ldur	x8, [x29, #-32]
  405498:	str	x0, [x8]
  40549c:	b	405a6c <ferror@plt+0x2c2c>
  4054a0:	ldur	x8, [x29, #-40]
  4054a4:	ldr	w9, [x8, #16]
  4054a8:	ldur	x8, [x29, #-32]
  4054ac:	str	w9, [x8, #8]
  4054b0:	b	405a6c <ferror@plt+0x2c2c>
  4054b4:	ldur	x8, [x29, #-48]
  4054b8:	ldr	x0, [x8]
  4054bc:	bl	405028 <ferror@plt+0x21e8>
  4054c0:	ldur	x8, [x29, #-32]
  4054c4:	str	x0, [x8, #16]
  4054c8:	b	405a6c <ferror@plt+0x2c2c>
  4054cc:	ldur	x8, [x29, #-40]
  4054d0:	ldr	w9, [x8, #20]
  4054d4:	ldur	x8, [x29, #-32]
  4054d8:	str	w9, [x8, #24]
  4054dc:	b	405a6c <ferror@plt+0x2c2c>
  4054e0:	ldur	x8, [x29, #-32]
  4054e4:	add	x0, x8, #0x38
  4054e8:	ldur	x8, [x29, #-32]
  4054ec:	add	x1, x8, #0x40
  4054f0:	ldur	x2, [x29, #-40]
  4054f4:	bl	405be8 <ferror@plt+0x2da8>
  4054f8:	cbz	w0, 40551c <ferror@plt+0x26dc>
  4054fc:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  405500:	add	x0, x0, #0x229
  405504:	bl	402dd0 <gettext@plt>
  405508:	mov	w8, #0x1                   	// #1
  40550c:	str	x0, [sp, #56]
  405510:	mov	w0, w8
  405514:	ldr	x1, [sp, #56]
  405518:	bl	402e10 <err@plt>
  40551c:	b	405a6c <ferror@plt+0x2c2c>
  405520:	ldur	x8, [x29, #-40]
  405524:	ldr	x0, [x8, #32]
  405528:	bl	405028 <ferror@plt+0x21e8>
  40552c:	ldur	x8, [x29, #-32]
  405530:	str	x0, [x8, #160]
  405534:	b	405a6c <ferror@plt+0x2c2c>
  405538:	ldur	x8, [x29, #-40]
  40553c:	ldr	x0, [x8, #40]
  405540:	bl	405028 <ferror@plt+0x21e8>
  405544:	ldur	x8, [x29, #-32]
  405548:	str	x0, [x8, #168]
  40554c:	b	405a6c <ferror@plt+0x2c2c>
  405550:	ldur	x8, [x29, #-40]
  405554:	ldr	x0, [x8, #24]
  405558:	bl	405028 <ferror@plt+0x21e8>
  40555c:	ldur	x8, [x29, #-32]
  405560:	str	x0, [x8, #32]
  405564:	b	405a6c <ferror@plt+0x2c2c>
  405568:	ldur	x8, [x29, #-64]
  40556c:	cbz	x8, 405594 <ferror@plt+0x2754>
  405570:	ldur	x8, [x29, #-64]
  405574:	ldr	x8, [x8, #344]
  405578:	stur	x8, [x29, #-88]
  40557c:	ldur	x8, [x29, #-16]
  405580:	ldr	w0, [x8, #80]
  405584:	ldur	x1, [x29, #-88]
  405588:	bl	405d4c <ferror@plt+0x2f0c>
  40558c:	ldur	x8, [x29, #-32]
  405590:	str	x0, [x8, #120]
  405594:	b	405a6c <ferror@plt+0x2c2c>
  405598:	ldur	x8, [x29, #-64]
  40559c:	cbz	x8, 4055d4 <ferror@plt+0x2794>
  4055a0:	mov	x8, #0x21                  	// #33
  4055a4:	mov	x0, x8
  4055a8:	str	x8, [sp, #48]
  4055ac:	bl	405ed4 <ferror@plt+0x3094>
  4055b0:	ldur	x8, [x29, #-32]
  4055b4:	str	x0, [x8, #128]
  4055b8:	ldur	x8, [x29, #-32]
  4055bc:	ldr	x0, [x8, #128]
  4055c0:	ldur	x8, [x29, #-64]
  4055c4:	add	x1, x8, #0x8
  4055c8:	mov	x2, #0x20                  	// #32
  4055cc:	ldr	x3, [sp, #48]
  4055d0:	bl	405f24 <ferror@plt+0x30e4>
  4055d4:	b	405a6c <ferror@plt+0x2c2c>
  4055d8:	ldur	x8, [x29, #-64]
  4055dc:	cbz	x8, 405614 <ferror@plt+0x27d4>
  4055e0:	mov	x8, #0x101                 	// #257
  4055e4:	mov	x0, x8
  4055e8:	str	x8, [sp, #40]
  4055ec:	bl	405ed4 <ferror@plt+0x3094>
  4055f0:	ldur	x8, [x29, #-32]
  4055f4:	str	x0, [x8, #136]
  4055f8:	ldur	x8, [x29, #-32]
  4055fc:	ldr	x0, [x8, #136]
  405600:	ldur	x8, [x29, #-64]
  405604:	add	x1, x8, #0x4c
  405608:	mov	x2, #0x100                 	// #256
  40560c:	ldr	x3, [sp, #40]
  405610:	bl	405f24 <ferror@plt+0x30e4>
  405614:	b	405a6c <ferror@plt+0x2c2c>
  405618:	ldur	x8, [x29, #-72]
  40561c:	cbz	x8, 405644 <ferror@plt+0x2804>
  405620:	ldur	x8, [x29, #-72]
  405624:	ldr	x8, [x8, #344]
  405628:	stur	x8, [x29, #-88]
  40562c:	ldur	x8, [x29, #-16]
  405630:	ldr	w0, [x8, #80]
  405634:	ldur	x1, [x29, #-88]
  405638:	bl	405d4c <ferror@plt+0x2f0c>
  40563c:	ldur	x8, [x29, #-32]
  405640:	str	x0, [x8, #144]
  405644:	b	405a6c <ferror@plt+0x2c2c>
  405648:	ldur	x8, [x29, #-72]
  40564c:	cbz	x8, 405684 <ferror@plt+0x2844>
  405650:	mov	x8, #0x21                  	// #33
  405654:	mov	x0, x8
  405658:	str	x8, [sp, #32]
  40565c:	bl	405ed4 <ferror@plt+0x3094>
  405660:	ldur	x8, [x29, #-32]
  405664:	str	x0, [x8, #152]
  405668:	ldur	x8, [x29, #-32]
  40566c:	ldr	x0, [x8, #152]
  405670:	ldur	x8, [x29, #-72]
  405674:	add	x1, x8, #0x8
  405678:	mov	x2, #0x20                  	// #32
  40567c:	ldr	x3, [sp, #32]
  405680:	bl	405f24 <ferror@plt+0x30e4>
  405684:	b	405a6c <ferror@plt+0x2c2c>
  405688:	ldur	x0, [x29, #-40]
  40568c:	mov	w8, wzr
  405690:	mov	w1, w8
  405694:	bl	4079b8 <ferror@plt+0x4b78>
  405698:	ldur	x9, [x29, #-32]
  40569c:	str	w0, [x9, #184]
  4056a0:	ldur	x9, [x29, #-32]
  4056a4:	ldr	w8, [x9, #184]
  4056a8:	mov	w10, #0xffffffff            	// #-1
  4056ac:	cmp	w8, w10
  4056b0:	b.ne	4056c0 <ferror@plt+0x2880>  // b.any
  4056b4:	ldur	x8, [x29, #-32]
  4056b8:	mov	w9, #0x2                   	// #2
  4056bc:	str	w9, [x8, #184]
  4056c0:	b	405a6c <ferror@plt+0x2c2c>
  4056c4:	ldur	x8, [x29, #-56]
  4056c8:	cbz	x8, 4056ec <ferror@plt+0x28ac>
  4056cc:	ldur	x8, [x29, #-56]
  4056d0:	ldr	x8, [x8, #8]
  4056d4:	ldrb	w9, [x8]
  4056d8:	cbnz	w9, 4056e8 <ferror@plt+0x28a8>
  4056dc:	ldur	x8, [x29, #-32]
  4056e0:	mov	w9, #0x1                   	// #1
  4056e4:	str	w9, [x8, #40]
  4056e8:	b	4056f8 <ferror@plt+0x28b8>
  4056ec:	ldur	x8, [x29, #-32]
  4056f0:	mov	w9, #0x2                   	// #2
  4056f4:	str	w9, [x8, #40]
  4056f8:	b	405a6c <ferror@plt+0x2c2c>
  4056fc:	ldur	x8, [x29, #-56]
  405700:	cbz	x8, 405750 <ferror@plt+0x2910>
  405704:	ldur	x8, [x29, #-56]
  405708:	ldr	x8, [x8, #8]
  40570c:	ldrsb	w9, [x8]
  405710:	cmp	w9, #0x21
  405714:	b.eq	40572c <ferror@plt+0x28ec>  // b.none
  405718:	ldur	x8, [x29, #-56]
  40571c:	ldr	x8, [x8, #8]
  405720:	ldrsb	w9, [x8]
  405724:	cmp	w9, #0x2a
  405728:	b.ne	40574c <ferror@plt+0x290c>  // b.any
  40572c:	ldur	x8, [x29, #-56]
  405730:	ldr	x8, [x8, #8]
  405734:	add	x0, x8, #0x1
  405738:	bl	405f98 <ferror@plt+0x3158>
  40573c:	cbnz	w0, 40574c <ferror@plt+0x290c>
  405740:	ldur	x8, [x29, #-32]
  405744:	mov	w9, #0x1                   	// #1
  405748:	str	w9, [x8, #52]
  40574c:	b	40575c <ferror@plt+0x291c>
  405750:	ldur	x8, [x29, #-32]
  405754:	mov	w9, #0x2                   	// #2
  405758:	str	w9, [x8, #52]
  40575c:	b	405a6c <ferror@plt+0x2c2c>
  405760:	ldur	x8, [x29, #-56]
  405764:	cbz	x8, 4057a0 <ferror@plt+0x2960>
  405768:	ldur	x8, [x29, #-56]
  40576c:	ldr	x8, [x8, #8]
  405770:	ldrsb	w9, [x8]
  405774:	cmp	w9, #0x21
  405778:	b.ne	40579c <ferror@plt+0x295c>  // b.any
  40577c:	ldur	x8, [x29, #-56]
  405780:	ldr	x8, [x8, #8]
  405784:	add	x0, x8, #0x1
  405788:	bl	405f98 <ferror@plt+0x3158>
  40578c:	cbz	w0, 40579c <ferror@plt+0x295c>
  405790:	ldur	x8, [x29, #-32]
  405794:	mov	w9, #0x1                   	// #1
  405798:	str	w9, [x8, #48]
  40579c:	b	4057ac <ferror@plt+0x296c>
  4057a0:	ldur	x8, [x29, #-32]
  4057a4:	mov	w9, #0x2                   	// #2
  4057a8:	str	w9, [x8, #48]
  4057ac:	b	405a6c <ferror@plt+0x2c2c>
  4057b0:	ldur	x8, [x29, #-56]
  4057b4:	cbz	x8, 405810 <ferror@plt+0x29d0>
  4057b8:	ldur	x8, [x29, #-56]
  4057bc:	ldr	x8, [x8, #8]
  4057c0:	str	x8, [sp, #88]
  4057c4:	ldr	x8, [sp, #88]
  4057c8:	ldrsb	w9, [x8]
  4057cc:	cmp	w9, #0x21
  4057d0:	b.eq	4057e4 <ferror@plt+0x29a4>  // b.none
  4057d4:	ldr	x8, [sp, #88]
  4057d8:	ldrsb	w9, [x8]
  4057dc:	cmp	w9, #0x2a
  4057e0:	b.ne	4057f0 <ferror@plt+0x29b0>  // b.any
  4057e4:	ldr	x8, [sp, #88]
  4057e8:	add	x8, x8, #0x1
  4057ec:	str	x8, [sp, #88]
  4057f0:	ldr	x0, [sp, #88]
  4057f4:	mov	x8, xzr
  4057f8:	mov	x1, x8
  4057fc:	mov	x2, x8
  405800:	bl	406144 <ferror@plt+0x3304>
  405804:	ldur	x8, [x29, #-32]
  405808:	str	x0, [x8, #112]
  40580c:	b	40581c <ferror@plt+0x29dc>
  405810:	ldur	x8, [x29, #-32]
  405814:	mov	x9, xzr
  405818:	str	x9, [x8, #112]
  40581c:	b	405a6c <ferror@plt+0x2c2c>
  405820:	ldur	x8, [x29, #-40]
  405824:	ldr	x0, [x8, #40]
  405828:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40582c:	add	x1, x1, #0x251
  405830:	bl	402d10 <strstr@plt>
  405834:	cbz	x0, 405848 <ferror@plt+0x2a08>
  405838:	ldur	x8, [x29, #-32]
  40583c:	mov	w9, #0x1                   	// #1
  405840:	str	w9, [x8, #44]
  405844:	b	4058a4 <ferror@plt+0x2a64>
  405848:	ldur	x8, [x29, #-40]
  40584c:	ldr	w9, [x8, #16]
  405850:	cbz	w9, 4058a4 <ferror@plt+0x2a64>
  405854:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  405858:	add	x0, x0, #0x24c
  40585c:	mov	w8, wzr
  405860:	mov	w1, w8
  405864:	bl	402b00 <access@plt>
  405868:	mov	w8, #0x1                   	// #1
  40586c:	str	w8, [sp, #28]
  405870:	cbz	w0, 405894 <ferror@plt+0x2a54>
  405874:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  405878:	add	x0, x0, #0x259
  40587c:	mov	w8, wzr
  405880:	mov	w1, w8
  405884:	bl	402b00 <access@plt>
  405888:	cmp	w0, #0x0
  40588c:	cset	w8, eq  // eq = none
  405890:	str	w8, [sp, #28]
  405894:	ldr	w8, [sp, #28]
  405898:	and	w8, w8, #0x1
  40589c:	ldur	x9, [x29, #-32]
  4058a0:	str	w8, [x9, #44]
  4058a4:	b	405a6c <ferror@plt+0x2c2c>
  4058a8:	ldur	x8, [x29, #-56]
  4058ac:	cbz	x8, 4058dc <ferror@plt+0x2a9c>
  4058b0:	ldur	x8, [x29, #-56]
  4058b4:	ldr	x8, [x8, #40]
  4058b8:	cmp	x8, #0x0
  4058bc:	cset	w9, lt  // lt = tstop
  4058c0:	tbnz	w9, #0, 4058dc <ferror@plt+0x2a9c>
  4058c4:	ldur	x8, [x29, #-32]
  4058c8:	add	x0, x8, #0x50
  4058cc:	ldur	x8, [x29, #-56]
  4058d0:	ldr	x2, [x8, #40]
  4058d4:	ldr	x1, [sp, #80]
  4058d8:	bl	4062e4 <ferror@plt+0x34a4>
  4058dc:	b	405a6c <ferror@plt+0x2c2c>
  4058e0:	ldur	x8, [x29, #-56]
  4058e4:	cbz	x8, 40594c <ferror@plt+0x2b0c>
  4058e8:	ldur	x8, [x29, #-56]
  4058ec:	ldr	x8, [x8, #56]
  4058f0:	cmp	x8, #0x0
  4058f4:	cset	w9, lt  // lt = tstop
  4058f8:	tbnz	w9, #0, 40594c <ferror@plt+0x2b0c>
  4058fc:	ldur	x8, [x29, #-16]
  405900:	ldr	w9, [x8, #80]
  405904:	cmp	w9, #0x3
  405908:	b.ne	405918 <ferror@plt+0x2ad8>  // b.any
  40590c:	mov	w8, #0x4                   	// #4
  405910:	str	w8, [sp, #24]
  405914:	b	405924 <ferror@plt+0x2ae4>
  405918:	ldur	x8, [x29, #-16]
  40591c:	ldr	w9, [x8, #80]
  405920:	str	w9, [sp, #24]
  405924:	ldr	w8, [sp, #24]
  405928:	ldur	x9, [x29, #-56]
  40592c:	ldr	x9, [x9, #56]
  405930:	mov	x10, #0x5180                	// #20864
  405934:	movk	x10, #0x1, lsl #16
  405938:	mul	x1, x9, x10
  40593c:	mov	w0, w8
  405940:	bl	405d4c <ferror@plt+0x2f0c>
  405944:	ldur	x9, [x29, #-32]
  405948:	str	x0, [x9, #88]
  40594c:	b	405a6c <ferror@plt+0x2c2c>
  405950:	ldur	x8, [x29, #-56]
  405954:	cbz	x8, 4059a8 <ferror@plt+0x2b68>
  405958:	ldur	x8, [x29, #-16]
  40595c:	ldr	w9, [x8, #80]
  405960:	cmp	w9, #0x3
  405964:	b.ne	405974 <ferror@plt+0x2b34>  // b.any
  405968:	mov	w8, #0x4                   	// #4
  40596c:	str	w8, [sp, #20]
  405970:	b	405980 <ferror@plt+0x2b40>
  405974:	ldur	x8, [x29, #-16]
  405978:	ldr	w9, [x8, #80]
  40597c:	str	w9, [sp, #20]
  405980:	ldr	w8, [sp, #20]
  405984:	ldur	x9, [x29, #-56]
  405988:	ldr	x9, [x9, #16]
  40598c:	mov	x10, #0x5180                	// #20864
  405990:	movk	x10, #0x1, lsl #16
  405994:	mul	x1, x9, x10
  405998:	mov	w0, w8
  40599c:	bl	405d4c <ferror@plt+0x2f0c>
  4059a0:	ldur	x9, [x29, #-32]
  4059a4:	str	x0, [x9, #72]
  4059a8:	b	405a6c <ferror@plt+0x2c2c>
  4059ac:	ldur	x8, [x29, #-56]
  4059b0:	cbz	x8, 4059e0 <ferror@plt+0x2ba0>
  4059b4:	ldur	x8, [x29, #-56]
  4059b8:	ldr	x8, [x8, #24]
  4059bc:	cmp	x8, #0x0
  4059c0:	cset	w9, le
  4059c4:	tbnz	w9, #0, 4059e0 <ferror@plt+0x2ba0>
  4059c8:	ldur	x8, [x29, #-32]
  4059cc:	add	x0, x8, #0x60
  4059d0:	ldur	x8, [x29, #-56]
  4059d4:	ldr	x2, [x8, #24]
  4059d8:	ldr	x1, [sp, #80]
  4059dc:	bl	4062e4 <ferror@plt+0x34a4>
  4059e0:	b	405a6c <ferror@plt+0x2c2c>
  4059e4:	ldur	x8, [x29, #-56]
  4059e8:	cbz	x8, 405a18 <ferror@plt+0x2bd8>
  4059ec:	ldur	x8, [x29, #-56]
  4059f0:	ldr	x8, [x8, #32]
  4059f4:	cmp	x8, #0x0
  4059f8:	cset	w9, le
  4059fc:	tbnz	w9, #0, 405a18 <ferror@plt+0x2bd8>
  405a00:	ldur	x8, [x29, #-32]
  405a04:	add	x0, x8, #0x68
  405a08:	ldur	x8, [x29, #-56]
  405a0c:	ldr	x2, [x8, #32]
  405a10:	ldr	x1, [sp, #80]
  405a14:	bl	4062e4 <ferror@plt+0x34a4>
  405a18:	b	405a6c <ferror@plt+0x2c2c>
  405a1c:	b	405a6c <ferror@plt+0x2c2c>
  405a20:	ldur	x8, [x29, #-32]
  405a24:	add	x0, x8, #0xc0
  405a28:	ldur	x8, [x29, #-40]
  405a2c:	ldr	w9, [x8, #16]
  405a30:	str	x0, [sp, #8]
  405a34:	mov	w0, w9
  405a38:	bl	4063bc <ferror@plt+0x357c>
  405a3c:	ldr	x8, [sp, #8]
  405a40:	str	w0, [sp, #4]
  405a44:	mov	x0, x8
  405a48:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  405a4c:	add	x1, x1, #0x621
  405a50:	ldr	w2, [sp, #4]
  405a54:	bl	4062e4 <ferror@plt+0x34a4>
  405a58:	b	405a6c <ferror@plt+0x2c2c>
  405a5c:	mov	w0, #0x1                   	// #1
  405a60:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  405a64:	add	x1, x1, #0x26e
  405a68:	bl	402e10 <err@plt>
  405a6c:	b	405428 <ferror@plt+0x25e8>
  405a70:	ldur	x8, [x29, #-32]
  405a74:	stur	x8, [x29, #-8]
  405a78:	ldur	x0, [x29, #-8]
  405a7c:	ldp	x29, x30, [sp, #192]
  405a80:	add	sp, sp, #0xd0
  405a84:	ret
  405a88:	sub	sp, sp, #0x30
  405a8c:	stp	x29, x30, [sp, #32]
  405a90:	add	x29, sp, #0x20
  405a94:	str	x0, [sp, #16]
  405a98:	str	x1, [sp, #8]
  405a9c:	str	xzr, [sp]
  405aa0:	ldr	x8, [sp, #8]
  405aa4:	cbnz	x8, 405ab4 <ferror@plt+0x2c74>
  405aa8:	mov	x8, xzr
  405aac:	stur	x8, [x29, #-8]
  405ab0:	b	405b28 <ferror@plt+0x2ce8>
  405ab4:	ldr	x8, [sp, #16]
  405ab8:	ldr	x8, [x8, #8]
  405abc:	subs	x8, x8, #0x1
  405ac0:	str	x8, [sp]
  405ac4:	ldr	x0, [sp, #8]
  405ac8:	ldr	x8, [sp, #16]
  405acc:	ldr	x8, [x8]
  405ad0:	ldr	x9, [sp]
  405ad4:	mov	x10, #0x190                 	// #400
  405ad8:	mul	x9, x10, x9
  405adc:	add	x8, x8, x9
  405ae0:	add	x1, x8, #0x2c
  405ae4:	mov	x2, #0x20                  	// #32
  405ae8:	bl	402950 <strncmp@plt>
  405aec:	cbnz	w0, 405b10 <ferror@plt+0x2cd0>
  405af0:	ldr	x8, [sp, #16]
  405af4:	ldr	x8, [x8]
  405af8:	ldr	x9, [sp]
  405afc:	mov	x10, #0x190                 	// #400
  405b00:	mul	x9, x10, x9
  405b04:	add	x8, x8, x9
  405b08:	stur	x8, [x29, #-8]
  405b0c:	b	405b28 <ferror@plt+0x2ce8>
  405b10:	ldr	x8, [sp]
  405b14:	subs	x9, x8, #0x1
  405b18:	str	x9, [sp]
  405b1c:	cbnz	x8, 405ac4 <ferror@plt+0x2c84>
  405b20:	mov	x8, xzr
  405b24:	stur	x8, [x29, #-8]
  405b28:	ldur	x0, [x29, #-8]
  405b2c:	ldp	x29, x30, [sp, #32]
  405b30:	add	sp, sp, #0x30
  405b34:	ret
  405b38:	sub	sp, sp, #0x30
  405b3c:	stp	x29, x30, [sp, #32]
  405b40:	add	x29, sp, #0x20
  405b44:	str	x0, [sp, #16]
  405b48:	str	x1, [sp, #8]
  405b4c:	str	xzr, [sp]
  405b50:	ldr	x8, [sp, #8]
  405b54:	cbnz	x8, 405b64 <ferror@plt+0x2d24>
  405b58:	mov	x8, xzr
  405b5c:	stur	x8, [x29, #-8]
  405b60:	b	405bd8 <ferror@plt+0x2d98>
  405b64:	ldr	x8, [sp, #16]
  405b68:	ldr	x8, [x8, #24]
  405b6c:	subs	x8, x8, #0x1
  405b70:	str	x8, [sp]
  405b74:	ldr	x0, [sp, #8]
  405b78:	ldr	x8, [sp, #16]
  405b7c:	ldr	x8, [x8, #16]
  405b80:	ldr	x9, [sp]
  405b84:	mov	x10, #0x190                 	// #400
  405b88:	mul	x9, x10, x9
  405b8c:	add	x8, x8, x9
  405b90:	add	x1, x8, #0x2c
  405b94:	mov	x2, #0x20                  	// #32
  405b98:	bl	402950 <strncmp@plt>
  405b9c:	cbnz	w0, 405bc0 <ferror@plt+0x2d80>
  405ba0:	ldr	x8, [sp, #16]
  405ba4:	ldr	x8, [x8, #16]
  405ba8:	ldr	x9, [sp]
  405bac:	mov	x10, #0x190                 	// #400
  405bb0:	mul	x9, x10, x9
  405bb4:	add	x8, x8, x9
  405bb8:	stur	x8, [x29, #-8]
  405bbc:	b	405bd8 <ferror@plt+0x2d98>
  405bc0:	ldr	x8, [sp]
  405bc4:	subs	x9, x8, #0x1
  405bc8:	str	x9, [sp]
  405bcc:	cbnz	x8, 405b74 <ferror@plt+0x2d34>
  405bd0:	mov	x8, xzr
  405bd4:	stur	x8, [x29, #-8]
  405bd8:	ldur	x0, [x29, #-8]
  405bdc:	ldp	x29, x30, [sp, #32]
  405be0:	add	sp, sp, #0x30
  405be4:	ret
  405be8:	sub	sp, sp, #0x50
  405bec:	stp	x29, x30, [sp, #64]
  405bf0:	add	x29, sp, #0x40
  405bf4:	mov	x8, xzr
  405bf8:	add	x3, sp, #0x14
  405bfc:	stur	x0, [x29, #-16]
  405c00:	stur	x1, [x29, #-24]
  405c04:	str	x2, [sp, #32]
  405c08:	str	xzr, [sp, #24]
  405c0c:	str	wzr, [sp, #20]
  405c10:	ldur	x9, [x29, #-24]
  405c14:	str	xzr, [x9]
  405c18:	ldur	x9, [x29, #-16]
  405c1c:	str	x8, [x9]
  405c20:	ldr	x8, [sp, #32]
  405c24:	ldr	x0, [x8]
  405c28:	ldr	x8, [sp, #32]
  405c2c:	ldr	w1, [x8, #20]
  405c30:	ldur	x8, [x29, #-16]
  405c34:	ldr	x2, [x8]
  405c38:	bl	402c10 <getgrouplist@plt>
  405c3c:	ldr	w10, [sp, #20]
  405c40:	cbnz	w10, 405c50 <ferror@plt+0x2e10>
  405c44:	mov	w8, #0xffffffff            	// #-1
  405c48:	stur	w8, [x29, #-4]
  405c4c:	b	405d3c <ferror@plt+0x2efc>
  405c50:	add	x3, sp, #0x14
  405c54:	ldrsw	x8, [sp, #20]
  405c58:	mov	x9, #0x4                   	// #4
  405c5c:	mul	x1, x8, x9
  405c60:	mov	x0, #0x1                   	// #1
  405c64:	str	x3, [sp, #8]
  405c68:	bl	403a80 <ferror@plt+0xc40>
  405c6c:	ldur	x8, [x29, #-16]
  405c70:	str	x0, [x8]
  405c74:	ldr	x8, [sp, #32]
  405c78:	ldr	x0, [x8]
  405c7c:	ldr	x8, [sp, #32]
  405c80:	ldr	w1, [x8, #20]
  405c84:	ldur	x8, [x29, #-16]
  405c88:	ldr	x2, [x8]
  405c8c:	ldr	x3, [sp, #8]
  405c90:	bl	402c10 <getgrouplist@plt>
  405c94:	mov	w10, #0xffffffff            	// #-1
  405c98:	cmp	w10, w0
  405c9c:	b.ne	405cac <ferror@plt+0x2e6c>  // b.any
  405ca0:	mov	w8, #0xffffffff            	// #-1
  405ca4:	stur	w8, [x29, #-4]
  405ca8:	b	405d3c <ferror@plt+0x2efc>
  405cac:	ldrsw	x8, [sp, #20]
  405cb0:	ldur	x9, [x29, #-24]
  405cb4:	str	x8, [x9]
  405cb8:	ldr	x8, [sp, #24]
  405cbc:	ldur	x9, [x29, #-24]
  405cc0:	ldr	x9, [x9]
  405cc4:	cmp	x8, x9
  405cc8:	b.cs	405d00 <ferror@plt+0x2ec0>  // b.hs, b.nlast
  405ccc:	ldur	x8, [x29, #-16]
  405cd0:	ldr	x8, [x8]
  405cd4:	ldr	x9, [sp, #24]
  405cd8:	ldr	w10, [x8, x9, lsl #2]
  405cdc:	ldr	x8, [sp, #32]
  405ce0:	ldr	w11, [x8, #20]
  405ce4:	cmp	w10, w11
  405ce8:	b.ne	405cf0 <ferror@plt+0x2eb0>  // b.any
  405cec:	b	405d00 <ferror@plt+0x2ec0>
  405cf0:	ldr	x8, [sp, #24]
  405cf4:	add	x8, x8, #0x1
  405cf8:	str	x8, [sp, #24]
  405cfc:	b	405cb8 <ferror@plt+0x2e78>
  405d00:	ldur	x8, [x29, #-24]
  405d04:	ldr	x8, [x8]
  405d08:	cbz	x8, 405d38 <ferror@plt+0x2ef8>
  405d0c:	ldur	x8, [x29, #-16]
  405d10:	ldr	x8, [x8]
  405d14:	ldur	x9, [x29, #-24]
  405d18:	ldr	x10, [x9]
  405d1c:	subs	x10, x10, #0x1
  405d20:	str	x10, [x9]
  405d24:	ldr	w11, [x8, x10, lsl #2]
  405d28:	ldur	x8, [x29, #-16]
  405d2c:	ldr	x8, [x8]
  405d30:	ldr	x9, [sp, #24]
  405d34:	str	w11, [x8, x9, lsl #2]
  405d38:	stur	wzr, [x29, #-4]
  405d3c:	ldur	w0, [x29, #-4]
  405d40:	ldp	x29, x30, [sp, #64]
  405d44:	add	sp, sp, #0x50
  405d48:	ret
  405d4c:	sub	sp, sp, #0xd0
  405d50:	stp	x29, x30, [sp, #192]
  405d54:	add	x29, sp, #0xc0
  405d58:	mov	w8, wzr
  405d5c:	mov	x2, #0x40                  	// #64
  405d60:	sub	x9, x29, #0x54
  405d64:	stur	w0, [x29, #-4]
  405d68:	stur	x1, [x29, #-16]
  405d6c:	stur	wzr, [x29, #-20]
  405d70:	mov	x0, x9
  405d74:	mov	w1, w8
  405d78:	bl	402990 <memset@plt>
  405d7c:	ldur	w8, [x29, #-4]
  405d80:	subs	w8, w8, #0x1
  405d84:	mov	w9, w8
  405d88:	ubfx	x9, x9, #0, #32
  405d8c:	cmp	x9, #0x3
  405d90:	str	x9, [sp, #32]
  405d94:	b.hi	405e78 <ferror@plt+0x3038>  // b.pmore
  405d98:	adrp	x8, 40c000 <ferror@plt+0x91c0>
  405d9c:	add	x8, x8, #0x970
  405da0:	ldr	x11, [sp, #32]
  405da4:	ldrsw	x10, [x8, x11, lsl #2]
  405da8:	add	x9, x8, x10
  405dac:	br	x9
  405db0:	sub	x0, x29, #0x10
  405db4:	add	x8, sp, #0x28
  405db8:	mov	x1, x8
  405dbc:	str	x8, [sp, #24]
  405dc0:	bl	4027f0 <localtime_r@plt>
  405dc4:	ldr	x8, [sp, #24]
  405dc8:	mov	x0, x8
  405dcc:	sub	x9, x29, #0x54
  405dd0:	mov	x1, x9
  405dd4:	str	x9, [sp, #16]
  405dd8:	bl	402dc0 <asctime_r@plt>
  405ddc:	ldr	x8, [sp, #16]
  405de0:	mov	x0, x8
  405de4:	bl	4026e0 <strlen@plt>
  405de8:	ldr	x8, [sp, #16]
  405dec:	add	x9, x8, x0
  405df0:	mov	x10, #0xffffffffffffffff    	// #-1
  405df4:	add	x10, x9, x10
  405df8:	str	x10, [sp, #96]
  405dfc:	ldursb	w11, [x9, #-1]
  405e00:	cmp	w11, #0xa
  405e04:	b.ne	405e14 <ferror@plt+0x2fd4>  // b.any
  405e08:	ldr	x8, [sp, #96]
  405e0c:	mov	w9, #0x0                   	// #0
  405e10:	strb	w9, [x8]
  405e14:	stur	wzr, [x29, #-20]
  405e18:	b	405e98 <ferror@plt+0x3058>
  405e1c:	sub	x0, x29, #0x10
  405e20:	adrp	x1, 41f000 <ferror@plt+0x1c1c0>
  405e24:	add	x1, x1, #0x528
  405e28:	mov	w2, #0x2                   	// #2
  405e2c:	sub	x3, x29, #0x54
  405e30:	mov	x4, #0x40                  	// #64
  405e34:	bl	40badc <ferror@plt+0x8c9c>
  405e38:	stur	w0, [x29, #-20]
  405e3c:	b	405e98 <ferror@plt+0x3058>
  405e40:	sub	x0, x29, #0x10
  405e44:	mov	w1, #0x27                  	// #39
  405e48:	sub	x2, x29, #0x54
  405e4c:	mov	x3, #0x40                  	// #64
  405e50:	bl	40ba38 <ferror@plt+0x8bf8>
  405e54:	stur	w0, [x29, #-20]
  405e58:	b	405e98 <ferror@plt+0x3058>
  405e5c:	sub	x0, x29, #0x10
  405e60:	mov	w1, #0x1                   	// #1
  405e64:	sub	x2, x29, #0x54
  405e68:	mov	x3, #0x40                  	// #64
  405e6c:	bl	40ba38 <ferror@plt+0x8bf8>
  405e70:	stur	w0, [x29, #-20]
  405e74:	b	405e98 <ferror@plt+0x3058>
  405e78:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  405e7c:	add	x0, x0, #0x283
  405e80:	bl	402dd0 <gettext@plt>
  405e84:	mov	w8, #0x1                   	// #1
  405e88:	str	x0, [sp, #8]
  405e8c:	mov	w0, w8
  405e90:	ldr	x1, [sp, #8]
  405e94:	bl	402d30 <errx@plt>
  405e98:	ldur	w8, [x29, #-20]
  405e9c:	cbz	w8, 405ec0 <ferror@plt+0x3080>
  405ea0:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  405ea4:	add	x0, x0, #0x299
  405ea8:	bl	402dd0 <gettext@plt>
  405eac:	mov	w8, #0x1                   	// #1
  405eb0:	str	x0, [sp]
  405eb4:	mov	w0, w8
  405eb8:	ldr	x1, [sp]
  405ebc:	bl	402d30 <errx@plt>
  405ec0:	sub	x0, x29, #0x54
  405ec4:	bl	405028 <ferror@plt+0x21e8>
  405ec8:	ldp	x29, x30, [sp, #192]
  405ecc:	add	sp, sp, #0xd0
  405ed0:	ret
  405ed4:	sub	sp, sp, #0x20
  405ed8:	stp	x29, x30, [sp, #16]
  405edc:	add	x29, sp, #0x10
  405ee0:	str	x0, [sp, #8]
  405ee4:	ldr	x0, [sp, #8]
  405ee8:	bl	402930 <malloc@plt>
  405eec:	str	x0, [sp]
  405ef0:	ldr	x8, [sp]
  405ef4:	cbnz	x8, 405f14 <ferror@plt+0x30d4>
  405ef8:	ldr	x8, [sp, #8]
  405efc:	cbz	x8, 405f14 <ferror@plt+0x30d4>
  405f00:	ldr	x2, [sp, #8]
  405f04:	mov	w0, #0x1                   	// #1
  405f08:	adrp	x1, 40d000 <ferror@plt+0xa1c0>
  405f0c:	add	x1, x1, #0x512
  405f10:	bl	402e10 <err@plt>
  405f14:	ldr	x0, [sp]
  405f18:	ldp	x29, x30, [sp, #16]
  405f1c:	add	sp, sp, #0x20
  405f20:	ret
  405f24:	sub	sp, sp, #0x30
  405f28:	stp	x29, x30, [sp, #32]
  405f2c:	add	x29, sp, #0x20
  405f30:	stur	x0, [x29, #-8]
  405f34:	str	x1, [sp, #16]
  405f38:	str	x2, [sp, #8]
  405f3c:	str	x3, [sp]
  405f40:	ldr	x8, [sp, #8]
  405f44:	add	x8, x8, #0x1
  405f48:	ldr	x9, [sp]
  405f4c:	cmp	x8, x9
  405f50:	b.ls	405f60 <ferror@plt+0x3120>  // b.plast
  405f54:	ldr	x8, [sp]
  405f58:	subs	x8, x8, #0x1
  405f5c:	str	x8, [sp, #8]
  405f60:	ldur	x0, [x29, #-8]
  405f64:	ldr	x1, [sp, #16]
  405f68:	ldr	x2, [sp, #8]
  405f6c:	bl	402690 <memcpy@plt>
  405f70:	ldur	x8, [x29, #-8]
  405f74:	ldr	x9, [sp]
  405f78:	subs	x9, x9, #0x1
  405f7c:	add	x8, x8, x9
  405f80:	mov	w10, #0x0                   	// #0
  405f84:	strb	w10, [x8]
  405f88:	ldur	x0, [x29, #-8]
  405f8c:	ldp	x29, x30, [sp, #32]
  405f90:	add	sp, sp, #0x30
  405f94:	ret
  405f98:	sub	sp, sp, #0x30
  405f9c:	stp	x29, x30, [sp, #32]
  405fa0:	add	x29, sp, #0x20
  405fa4:	str	x0, [sp, #16]
  405fa8:	ldr	x8, [sp, #16]
  405fac:	str	x8, [sp, #8]
  405fb0:	str	wzr, [sp, #4]
  405fb4:	ldr	x8, [sp, #16]
  405fb8:	cbz	x8, 405fc8 <ferror@plt+0x3188>
  405fbc:	ldr	x8, [sp, #16]
  405fc0:	ldrb	w9, [x8]
  405fc4:	cbnz	w9, 405fd0 <ferror@plt+0x3190>
  405fc8:	stur	wzr, [x29, #-4]
  405fcc:	b	406134 <ferror@plt+0x32f4>
  405fd0:	ldr	x0, [sp, #16]
  405fd4:	add	x1, sp, #0x8
  405fd8:	add	x2, sp, #0x4
  405fdc:	bl	406144 <ferror@plt+0x3304>
  405fe0:	cbnz	x0, 405fec <ferror@plt+0x31ac>
  405fe4:	stur	wzr, [x29, #-4]
  405fe8:	b	406134 <ferror@plt+0x32f4>
  405fec:	ldr	x8, [sp, #8]
  405ff0:	cbz	x8, 406000 <ferror@plt+0x31c0>
  405ff4:	ldr	x8, [sp, #8]
  405ff8:	ldrb	w9, [x8]
  405ffc:	cbnz	w9, 406008 <ferror@plt+0x31c8>
  406000:	stur	wzr, [x29, #-4]
  406004:	b	406134 <ferror@plt+0x32f4>
  406008:	ldr	x8, [sp, #8]
  40600c:	ldrb	w9, [x8]
  406010:	cbz	w9, 406088 <ferror@plt+0x3248>
  406014:	ldr	x8, [sp, #8]
  406018:	ldrsb	w9, [x8]
  40601c:	cmp	w9, #0x24
  406020:	b.ne	406034 <ferror@plt+0x31f4>  // b.any
  406024:	ldr	x8, [sp, #8]
  406028:	add	x8, x8, #0x1
  40602c:	str	x8, [sp, #8]
  406030:	b	406088 <ferror@plt+0x3248>
  406034:	bl	402b80 <__ctype_b_loc@plt>
  406038:	ldr	x8, [x0]
  40603c:	ldr	x9, [sp, #8]
  406040:	ldrb	w10, [x9]
  406044:	ldrh	w10, [x8, w10, sxtw #1]
  406048:	and	w10, w10, #0x8
  40604c:	cbnz	w10, 406078 <ferror@plt+0x3238>
  406050:	ldr	x8, [sp, #8]
  406054:	ldrsb	w9, [x8]
  406058:	cmp	w9, #0x2e
  40605c:	b.eq	406078 <ferror@plt+0x3238>  // b.none
  406060:	ldr	x8, [sp, #8]
  406064:	ldrsb	w9, [x8]
  406068:	cmp	w9, #0x2f
  40606c:	b.eq	406078 <ferror@plt+0x3238>  // b.none
  406070:	stur	wzr, [x29, #-4]
  406074:	b	406134 <ferror@plt+0x32f4>
  406078:	ldr	x8, [sp, #8]
  40607c:	add	x8, x8, #0x1
  406080:	str	x8, [sp, #8]
  406084:	b	406008 <ferror@plt+0x31c8>
  406088:	ldr	x8, [sp, #8]
  40608c:	ldrb	w9, [x8]
  406090:	cbnz	w9, 40609c <ferror@plt+0x325c>
  406094:	stur	wzr, [x29, #-4]
  406098:	b	406134 <ferror@plt+0x32f4>
  40609c:	str	wzr, [sp]
  4060a0:	ldr	x8, [sp, #8]
  4060a4:	ldrb	w9, [x8]
  4060a8:	cbz	w9, 40610c <ferror@plt+0x32cc>
  4060ac:	bl	402b80 <__ctype_b_loc@plt>
  4060b0:	ldr	x8, [x0]
  4060b4:	ldr	x9, [sp, #8]
  4060b8:	ldrb	w10, [x9]
  4060bc:	ldrh	w10, [x8, w10, sxtw #1]
  4060c0:	and	w10, w10, #0x8
  4060c4:	cbnz	w10, 4060f0 <ferror@plt+0x32b0>
  4060c8:	ldr	x8, [sp, #8]
  4060cc:	ldrsb	w9, [x8]
  4060d0:	cmp	w9, #0x2e
  4060d4:	b.eq	4060f0 <ferror@plt+0x32b0>  // b.none
  4060d8:	ldr	x8, [sp, #8]
  4060dc:	ldrsb	w9, [x8]
  4060e0:	cmp	w9, #0x2f
  4060e4:	b.eq	4060f0 <ferror@plt+0x32b0>  // b.none
  4060e8:	stur	wzr, [x29, #-4]
  4060ec:	b	406134 <ferror@plt+0x32f4>
  4060f0:	ldr	x8, [sp, #8]
  4060f4:	add	x8, x8, #0x1
  4060f8:	str	x8, [sp, #8]
  4060fc:	ldr	w9, [sp]
  406100:	add	w9, w9, #0x1
  406104:	str	w9, [sp]
  406108:	b	4060a0 <ferror@plt+0x3260>
  40610c:	ldr	w8, [sp, #4]
  406110:	cbz	w8, 40612c <ferror@plt+0x32ec>
  406114:	ldr	w8, [sp]
  406118:	ldr	w9, [sp, #4]
  40611c:	cmp	w8, w9
  406120:	b.eq	40612c <ferror@plt+0x32ec>  // b.none
  406124:	stur	wzr, [x29, #-4]
  406128:	b	406134 <ferror@plt+0x32f4>
  40612c:	mov	w8, #0x1                   	// #1
  406130:	stur	w8, [x29, #-4]
  406134:	ldur	w0, [x29, #-4]
  406138:	ldp	x29, x30, [sp, #32]
  40613c:	add	sp, sp, #0x30
  406140:	ret
  406144:	sub	sp, sp, #0x40
  406148:	mov	x8, xzr
  40614c:	str	x0, [sp, #48]
  406150:	str	x1, [sp, #40]
  406154:	str	x2, [sp, #32]
  406158:	ldr	x9, [sp, #48]
  40615c:	str	x9, [sp, #24]
  406160:	str	x8, [sp, #16]
  406164:	ldr	x8, [sp, #24]
  406168:	cbz	x8, 406184 <ferror@plt+0x3344>
  40616c:	ldr	x8, [sp, #24]
  406170:	add	x9, x8, #0x1
  406174:	str	x9, [sp, #24]
  406178:	ldrsb	w10, [x8]
  40617c:	cmp	w10, #0x24
  406180:	b.eq	406190 <ferror@plt+0x3350>  // b.none
  406184:	mov	x8, xzr
  406188:	str	x8, [sp, #56]
  40618c:	b	4062d8 <ferror@plt+0x3498>
  406190:	ldr	x8, [sp, #32]
  406194:	cbz	x8, 4061a0 <ferror@plt+0x3360>
  406198:	ldr	x8, [sp, #32]
  40619c:	str	wzr, [x8]
  4061a0:	ldr	x8, [sp, #24]
  4061a4:	ldrsb	w9, [x8]
  4061a8:	subs	w9, w9, #0x31
  4061ac:	mov	w8, w9
  4061b0:	ubfx	x8, x8, #0, #32
  4061b4:	cmp	x8, #0x5
  4061b8:	str	x8, [sp, #8]
  4061bc:	b.hi	406280 <ferror@plt+0x3440>  // b.pmore
  4061c0:	adrp	x8, 40c000 <ferror@plt+0x91c0>
  4061c4:	add	x8, x8, #0x980
  4061c8:	ldr	x11, [sp, #8]
  4061cc:	ldrsw	x10, [x8, x11, lsl #2]
  4061d0:	add	x9, x8, x10
  4061d4:	br	x9
  4061d8:	adrp	x8, 40e000 <ferror@plt+0xb1c0>
  4061dc:	add	x8, x8, #0x2b7
  4061e0:	str	x8, [sp, #16]
  4061e4:	ldr	x8, [sp, #32]
  4061e8:	cbz	x8, 4061f8 <ferror@plt+0x33b8>
  4061ec:	ldr	x8, [sp, #32]
  4061f0:	mov	w9, #0x16                  	// #22
  4061f4:	str	w9, [x8]
  4061f8:	b	40628c <ferror@plt+0x344c>
  4061fc:	ldr	x8, [sp, #24]
  406200:	add	x8, x8, #0x1
  406204:	str	x8, [sp, #24]
  406208:	ldr	x8, [sp, #24]
  40620c:	ldrsb	w9, [x8]
  406210:	cmp	w9, #0x61
  406214:	b.eq	406228 <ferror@plt+0x33e8>  // b.none
  406218:	ldr	x8, [sp, #24]
  40621c:	ldrsb	w9, [x8]
  406220:	cmp	w9, #0x79
  406224:	b.ne	406234 <ferror@plt+0x33f4>  // b.any
  406228:	adrp	x8, 40e000 <ferror@plt+0xb1c0>
  40622c:	add	x8, x8, #0x2bb
  406230:	str	x8, [sp, #16]
  406234:	b	40628c <ferror@plt+0x344c>
  406238:	adrp	x8, 40e000 <ferror@plt+0xb1c0>
  40623c:	add	x8, x8, #0x2c4
  406240:	str	x8, [sp, #16]
  406244:	ldr	x8, [sp, #32]
  406248:	cbz	x8, 406258 <ferror@plt+0x3418>
  40624c:	ldr	x8, [sp, #32]
  406250:	mov	w9, #0x2b                  	// #43
  406254:	str	w9, [x8]
  406258:	b	40628c <ferror@plt+0x344c>
  40625c:	adrp	x8, 40e000 <ferror@plt+0xb1c0>
  406260:	add	x8, x8, #0x2cc
  406264:	str	x8, [sp, #16]
  406268:	ldr	x8, [sp, #32]
  40626c:	cbz	x8, 40627c <ferror@plt+0x343c>
  406270:	ldr	x8, [sp, #32]
  406274:	mov	w9, #0x56                  	// #86
  406278:	str	w9, [x8]
  40627c:	b	40628c <ferror@plt+0x344c>
  406280:	mov	x8, xzr
  406284:	str	x8, [sp, #56]
  406288:	b	4062d8 <ferror@plt+0x3498>
  40628c:	ldr	x8, [sp, #24]
  406290:	add	x8, x8, #0x1
  406294:	str	x8, [sp, #24]
  406298:	ldr	x8, [sp, #24]
  40629c:	ldrsb	w9, [x8]
  4062a0:	cmp	w9, #0x24
  4062a4:	b.eq	4062b4 <ferror@plt+0x3474>  // b.none
  4062a8:	mov	x8, xzr
  4062ac:	str	x8, [sp, #56]
  4062b0:	b	4062d8 <ferror@plt+0x3498>
  4062b4:	ldr	x8, [sp, #40]
  4062b8:	cbz	x8, 4062d0 <ferror@plt+0x3490>
  4062bc:	ldr	x8, [sp, #24]
  4062c0:	add	x8, x8, #0x1
  4062c4:	str	x8, [sp, #24]
  4062c8:	ldr	x9, [sp, #40]
  4062cc:	str	x8, [x9]
  4062d0:	ldr	x8, [sp, #16]
  4062d4:	str	x8, [sp, #56]
  4062d8:	ldr	x0, [sp, #56]
  4062dc:	add	sp, sp, #0x40
  4062e0:	ret
  4062e4:	sub	sp, sp, #0x130
  4062e8:	stp	x29, x30, [sp, #272]
  4062ec:	str	x28, [sp, #288]
  4062f0:	add	x29, sp, #0x110
  4062f4:	sub	x8, x29, #0x38
  4062f8:	str	q7, [sp, #112]
  4062fc:	str	q6, [sp, #96]
  406300:	str	q5, [sp, #80]
  406304:	str	q4, [sp, #64]
  406308:	str	q3, [sp, #48]
  40630c:	str	q2, [sp, #32]
  406310:	str	q1, [sp, #16]
  406314:	str	q0, [sp]
  406318:	str	x7, [sp, #168]
  40631c:	str	x6, [sp, #160]
  406320:	str	x5, [sp, #152]
  406324:	str	x4, [sp, #144]
  406328:	str	x3, [sp, #136]
  40632c:	str	x2, [sp, #128]
  406330:	stur	x0, [x29, #-8]
  406334:	stur	x1, [x29, #-16]
  406338:	mov	w9, #0xffffff80            	// #-128
  40633c:	stur	w9, [x29, #-28]
  406340:	mov	w9, #0xffffffd0            	// #-48
  406344:	stur	w9, [x29, #-32]
  406348:	mov	x10, sp
  40634c:	add	x10, x10, #0x80
  406350:	stur	x10, [x29, #-40]
  406354:	add	x10, sp, #0x80
  406358:	add	x10, x10, #0x30
  40635c:	stur	x10, [x29, #-48]
  406360:	add	x10, x29, #0x20
  406364:	stur	x10, [x29, #-56]
  406368:	ldur	x0, [x29, #-8]
  40636c:	ldur	x1, [x29, #-16]
  406370:	ldr	q0, [x8]
  406374:	ldr	q1, [x8, #16]
  406378:	stur	q1, [x29, #-80]
  40637c:	stur	q0, [x29, #-96]
  406380:	sub	x2, x29, #0x60
  406384:	bl	402c40 <vasprintf@plt>
  406388:	stur	w0, [x29, #-20]
  40638c:	ldur	w9, [x29, #-20]
  406390:	tbz	w9, #31, 4063a8 <ferror@plt+0x3568>
  406394:	b	406398 <ferror@plt+0x3558>
  406398:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40639c:	add	x1, x1, #0x2d4
  4063a0:	mov	w0, #0x1                   	// #1
  4063a4:	bl	402e10 <err@plt>
  4063a8:	ldur	w0, [x29, #-20]
  4063ac:	ldr	x28, [sp, #288]
  4063b0:	ldp	x29, x30, [sp, #272]
  4063b4:	add	sp, sp, #0x130
  4063b8:	ret
  4063bc:	sub	sp, sp, #0x30
  4063c0:	stp	x29, x30, [sp, #32]
  4063c4:	add	x29, sp, #0x20
  4063c8:	stur	w0, [x29, #-4]
  4063cc:	stur	wzr, [x29, #-8]
  4063d0:	bl	40c130 <ferror@plt+0x92f0>
  4063d4:	str	x0, [sp, #8]
  4063d8:	ldr	x0, [sp, #8]
  4063dc:	ldur	w1, [x29, #-4]
  4063e0:	bl	40c230 <ferror@plt+0x93f0>
  4063e4:	ldr	x0, [sp, #8]
  4063e8:	sub	x1, x29, #0xc
  4063ec:	bl	40c264 <ferror@plt+0x9424>
  4063f0:	cmp	w0, #0x0
  4063f4:	cset	w8, ne  // ne = any
  4063f8:	eor	w8, w8, #0x1
  4063fc:	tbnz	w8, #0, 406404 <ferror@plt+0x35c4>
  406400:	b	406414 <ferror@plt+0x35d4>
  406404:	ldur	w8, [x29, #-8]
  406408:	add	w8, w8, #0x1
  40640c:	stur	w8, [x29, #-8]
  406410:	b	4063e4 <ferror@plt+0x35a4>
  406414:	ldr	x0, [sp, #8]
  406418:	bl	40c1a0 <ferror@plt+0x9360>
  40641c:	ldur	w0, [x29, #-8]
  406420:	ldp	x29, x30, [sp, #32]
  406424:	add	sp, sp, #0x30
  406428:	ret
  40642c:	sub	sp, sp, #0x60
  406430:	stp	x29, x30, [sp, #80]
  406434:	add	x29, sp, #0x50
  406438:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  40643c:	add	x8, x8, #0x438
  406440:	adrp	x9, 40c000 <ferror@plt+0x91c0>
  406444:	add	x9, x9, #0xee0
  406448:	stur	x0, [x29, #-16]
  40644c:	str	x8, [sp, #32]
  406450:	str	x9, [sp, #24]
  406454:	bl	4029e0 <scols_new_table@plt>
  406458:	stur	x0, [x29, #-24]
  40645c:	stur	xzr, [x29, #-32]
  406460:	ldur	x8, [x29, #-24]
  406464:	cbnz	x8, 406488 <ferror@plt+0x3648>
  406468:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  40646c:	add	x0, x0, #0x2eb
  406470:	bl	402dd0 <gettext@plt>
  406474:	mov	w8, #0x1                   	// #1
  406478:	str	x0, [sp, #16]
  40647c:	mov	w0, w8
  406480:	ldr	x1, [sp, #16]
  406484:	bl	402e10 <err@plt>
  406488:	ldur	x8, [x29, #-16]
  40648c:	ldrb	w9, [x8, #96]
  406490:	mov	w10, #0x3                   	// #3
  406494:	lsr	w9, w9, w10
  406498:	and	w9, w9, #0x1
  40649c:	and	w9, w9, #0xff
  4064a0:	cbz	w9, 4064b0 <ferror@plt+0x3670>
  4064a4:	ldur	x0, [x29, #-24]
  4064a8:	mov	w1, #0x1                   	// #1
  4064ac:	bl	4027b0 <scols_table_enable_noheadings@plt>
  4064b0:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  4064b4:	add	x8, x8, #0x518
  4064b8:	ldr	w9, [x8]
  4064bc:	subs	w9, w9, #0x1
  4064c0:	mov	w8, w9
  4064c4:	ubfx	x8, x8, #0, #32
  4064c8:	cmp	x8, #0x5
  4064cc:	str	x8, [sp, #8]
  4064d0:	b.hi	40655c <ferror@plt+0x371c>  // b.pmore
  4064d4:	adrp	x8, 40c000 <ferror@plt+0x91c0>
  4064d8:	add	x8, x8, #0x998
  4064dc:	ldr	x11, [sp, #8]
  4064e0:	ldrsw	x10, [x8, x11, lsl #2]
  4064e4:	add	x9, x8, x10
  4064e8:	br	x9
  4064ec:	ldur	x0, [x29, #-24]
  4064f0:	mov	w1, #0x1                   	// #1
  4064f4:	bl	402880 <scols_table_enable_raw@plt>
  4064f8:	ldur	x8, [x29, #-24]
  4064fc:	mov	x0, x8
  406500:	adrp	x1, 40d000 <ferror@plt+0xa1c0>
  406504:	add	x1, x1, #0x58d
  406508:	bl	4028a0 <scols_table_set_column_separator@plt>
  40650c:	b	40655c <ferror@plt+0x371c>
  406510:	ldur	x0, [x29, #-24]
  406514:	adrp	x1, 40d000 <ferror@plt+0xa1c0>
  406518:	add	x1, x1, #0x9e5
  40651c:	bl	4028a0 <scols_table_set_column_separator@plt>
  406520:	ldur	x0, [x29, #-24]
  406524:	mov	w1, #0x1                   	// #1
  406528:	bl	4029f0 <scols_table_enable_export@plt>
  40652c:	b	40655c <ferror@plt+0x371c>
  406530:	ldur	x0, [x29, #-24]
  406534:	adrp	x1, 40d000 <ferror@plt+0xa1c0>
  406538:	add	x1, x1, #0x348
  40653c:	bl	402890 <scols_table_set_line_separator@plt>
  406540:	ldur	x0, [x29, #-24]
  406544:	mov	w1, #0x1                   	// #1
  406548:	bl	402880 <scols_table_enable_raw@plt>
  40654c:	b	40655c <ferror@plt+0x371c>
  406550:	ldur	x0, [x29, #-24]
  406554:	mov	w1, #0x1                   	// #1
  406558:	bl	4027b0 <scols_table_enable_noheadings@plt>
  40655c:	ldur	x8, [x29, #-32]
  406560:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  406564:	add	x9, x9, #0x510
  406568:	ldr	x9, [x9]
  40656c:	cmp	x8, x9
  406570:	b.cs	406618 <ferror@plt+0x37d8>  // b.hs, b.nlast
  406574:	ldur	x8, [x29, #-32]
  406578:	ldr	x9, [sp, #32]
  40657c:	ldrsw	x8, [x9, x8, lsl #2]
  406580:	mov	x10, #0x28                  	// #40
  406584:	mul	x8, x10, x8
  406588:	ldr	x10, [sp, #24]
  40658c:	add	x8, x10, x8
  406590:	ldr	x8, [x8, #32]
  406594:	stur	w8, [x29, #-36]
  406598:	ldur	x11, [x29, #-16]
  40659c:	ldrb	w8, [x11, #96]
  4065a0:	mov	w12, #0x4                   	// #4
  4065a4:	lsr	w8, w8, w12
  4065a8:	and	w8, w8, #0x1
  4065ac:	and	w8, w8, #0xff
  4065b0:	cbz	w8, 4065c0 <ferror@plt+0x3780>
  4065b4:	ldur	w8, [x29, #-36]
  4065b8:	and	w8, w8, #0xfffffffe
  4065bc:	stur	w8, [x29, #-36]
  4065c0:	ldur	x0, [x29, #-24]
  4065c4:	ldur	x8, [x29, #-32]
  4065c8:	ldr	x9, [sp, #32]
  4065cc:	ldrsw	x8, [x9, x8, lsl #2]
  4065d0:	mov	x10, #0x28                  	// #40
  4065d4:	mul	x8, x10, x8
  4065d8:	ldr	x11, [sp, #24]
  4065dc:	add	x8, x11, x8
  4065e0:	ldr	x1, [x8]
  4065e4:	ldur	x8, [x29, #-32]
  4065e8:	ldrsw	x8, [x9, x8, lsl #2]
  4065ec:	mul	x8, x10, x8
  4065f0:	add	x8, x11, x8
  4065f4:	ldr	d0, [x8, #24]
  4065f8:	ldur	w2, [x29, #-36]
  4065fc:	bl	4027c0 <scols_table_new_column@plt>
  406600:	cbnz	x0, 406608 <ferror@plt+0x37c8>
  406604:	b	406624 <ferror@plt+0x37e4>
  406608:	ldur	x8, [x29, #-32]
  40660c:	add	x8, x8, #0x1
  406610:	stur	x8, [x29, #-32]
  406614:	b	40655c <ferror@plt+0x371c>
  406618:	ldur	x8, [x29, #-24]
  40661c:	stur	x8, [x29, #-8]
  406620:	b	406634 <ferror@plt+0x37f4>
  406624:	ldur	x0, [x29, #-24]
  406628:	bl	402aa0 <scols_unref_table@plt>
  40662c:	mov	x8, xzr
  406630:	stur	x8, [x29, #-8]
  406634:	ldur	x0, [x29, #-8]
  406638:	ldp	x29, x30, [sp, #80]
  40663c:	add	sp, sp, #0x60
  406640:	ret
  406644:	sub	sp, sp, #0x160
  406648:	stp	x29, x30, [sp, #320]
  40664c:	str	x28, [sp, #336]
  406650:	add	x29, sp, #0x140
  406654:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  406658:	add	x8, x8, #0x518
  40665c:	adrp	x9, 40d000 <ferror@plt+0xa1c0>
  406660:	add	x9, x9, #0x368
  406664:	adrp	x10, 40d000 <ferror@plt+0xa1c0>
  406668:	add	x10, x10, #0x350
  40666c:	stur	x0, [x29, #-8]
  406670:	stur	w1, [x29, #-12]
  406674:	stur	w2, [x29, #-16]
  406678:	ldur	x11, [x29, #-8]
  40667c:	ldr	x11, [x11]
  406680:	stur	x11, [x29, #-32]
  406684:	stur	xzr, [x29, #-40]
  406688:	ldur	w12, [x29, #-12]
  40668c:	stur	x8, [x29, #-56]
  406690:	stur	x9, [x29, #-64]
  406694:	stur	x10, [x29, #-72]
  406698:	cbz	w12, 4066a8 <ferror@plt+0x3868>
  40669c:	ldur	w8, [x29, #-12]
  4066a0:	cmp	w8, #0x2
  4066a4:	b.ne	4066ac <ferror@plt+0x386c>  // b.any
  4066a8:	b	406d28 <ferror@plt+0x3ee8>
  4066ac:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  4066b0:	add	x8, x8, #0x520
  4066b4:	ldr	x0, [x8]
  4066b8:	mov	x8, xzr
  4066bc:	mov	x1, x8
  4066c0:	bl	402a80 <scols_table_new_line@plt>
  4066c4:	stur	x0, [x29, #-24]
  4066c8:	ldur	x8, [x29, #-24]
  4066cc:	cbnz	x8, 4066f0 <ferror@plt+0x38b0>
  4066d0:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  4066d4:	add	x0, x0, #0x30b
  4066d8:	bl	402dd0 <gettext@plt>
  4066dc:	mov	w8, #0x1                   	// #1
  4066e0:	stur	x0, [x29, #-80]
  4066e4:	mov	w0, w8
  4066e8:	ldur	x1, [x29, #-80]
  4066ec:	bl	402e10 <err@plt>
  4066f0:	ldur	x8, [x29, #-40]
  4066f4:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  4066f8:	add	x9, x9, #0x510
  4066fc:	ldr	x9, [x9]
  406700:	cmp	x8, x9
  406704:	b.cs	406d28 <ferror@plt+0x3ee8>  // b.hs, b.nlast
  406708:	stur	wzr, [x29, #-44]
  40670c:	ldur	x8, [x29, #-40]
  406710:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  406714:	add	x9, x9, #0x438
  406718:	ldr	w10, [x9, x8, lsl #2]
  40671c:	subs	w10, w10, #0x0
  406720:	mov	w8, w10
  406724:	ubfx	x8, x8, #0, #32
  406728:	cmp	x8, #0x1a
  40672c:	stur	x8, [x29, #-88]
  406730:	b.hi	406cd0 <ferror@plt+0x3e90>  // b.pmore
  406734:	adrp	x8, 40c000 <ferror@plt+0x91c0>
  406738:	add	x8, x8, #0x9b0
  40673c:	ldur	x11, [x29, #-88]
  406740:	ldrsw	x10, [x8, x11, lsl #2]
  406744:	add	x9, x8, x10
  406748:	br	x9
  40674c:	ldur	x0, [x29, #-24]
  406750:	ldur	x1, [x29, #-40]
  406754:	ldur	x8, [x29, #-32]
  406758:	ldr	x2, [x8]
  40675c:	bl	402710 <scols_line_set_data@plt>
  406760:	stur	w0, [x29, #-44]
  406764:	b	406cf0 <ferror@plt+0x3eb0>
  406768:	ldur	x0, [x29, #-24]
  40676c:	ldur	x1, [x29, #-40]
  406770:	ldur	x8, [x29, #-32]
  406774:	ldr	w9, [x8, #8]
  406778:	stur	x0, [x29, #-96]
  40677c:	mov	w0, w9
  406780:	stur	x1, [x29, #-104]
  406784:	bl	406e48 <ferror@plt+0x4008>
  406788:	ldur	x8, [x29, #-96]
  40678c:	stur	x0, [x29, #-112]
  406790:	mov	x0, x8
  406794:	ldur	x1, [x29, #-104]
  406798:	ldur	x2, [x29, #-112]
  40679c:	bl	402740 <scols_line_refer_data@plt>
  4067a0:	stur	w0, [x29, #-44]
  4067a4:	b	406cf0 <ferror@plt+0x3eb0>
  4067a8:	ldur	x0, [x29, #-24]
  4067ac:	ldur	x1, [x29, #-40]
  4067b0:	ldur	x8, [x29, #-56]
  4067b4:	ldr	w9, [x8]
  4067b8:	cmp	w9, #0x6
  4067bc:	stur	x0, [x29, #-120]
  4067c0:	stur	x1, [x29, #-128]
  4067c4:	b.ne	4067ec <ferror@plt+0x39ac>  // b.any
  4067c8:	ldur	x8, [x29, #-32]
  4067cc:	ldrsw	x8, [x8, #40]
  4067d0:	mov	x9, #0x8                   	// #8
  4067d4:	mul	x8, x9, x8
  4067d8:	ldur	x9, [x29, #-72]
  4067dc:	add	x8, x9, x8
  4067e0:	ldr	x8, [x8]
  4067e4:	stur	x8, [x29, #-136]
  4067e8:	b	40680c <ferror@plt+0x39cc>
  4067ec:	ldur	x8, [x29, #-32]
  4067f0:	ldrsw	x8, [x8, #40]
  4067f4:	mov	x9, #0x8                   	// #8
  4067f8:	mul	x8, x9, x8
  4067fc:	ldur	x9, [x29, #-64]
  406800:	add	x8, x9, x8
  406804:	ldr	x8, [x8]
  406808:	stur	x8, [x29, #-136]
  40680c:	ldur	x8, [x29, #-136]
  406810:	ldur	x0, [x29, #-120]
  406814:	ldur	x1, [x29, #-128]
  406818:	mov	x2, x8
  40681c:	bl	402710 <scols_line_set_data@plt>
  406820:	stur	w0, [x29, #-44]
  406824:	b	406cf0 <ferror@plt+0x3eb0>
  406828:	ldur	x0, [x29, #-24]
  40682c:	ldur	x1, [x29, #-40]
  406830:	ldur	x8, [x29, #-56]
  406834:	ldr	w9, [x8]
  406838:	cmp	w9, #0x6
  40683c:	stur	x0, [x29, #-144]
  406840:	stur	x1, [x29, #-152]
  406844:	b.ne	40686c <ferror@plt+0x3a2c>  // b.any
  406848:	ldur	x8, [x29, #-32]
  40684c:	ldrsw	x8, [x8, #44]
  406850:	mov	x9, #0x8                   	// #8
  406854:	mul	x8, x9, x8
  406858:	ldur	x9, [x29, #-72]
  40685c:	add	x8, x9, x8
  406860:	ldr	x8, [x8]
  406864:	str	x8, [sp, #160]
  406868:	b	40688c <ferror@plt+0x3a4c>
  40686c:	ldur	x8, [x29, #-32]
  406870:	ldrsw	x8, [x8, #44]
  406874:	mov	x9, #0x8                   	// #8
  406878:	mul	x8, x9, x8
  40687c:	ldur	x9, [x29, #-64]
  406880:	add	x8, x9, x8
  406884:	ldr	x8, [x8]
  406888:	str	x8, [sp, #160]
  40688c:	ldr	x8, [sp, #160]
  406890:	ldur	x0, [x29, #-144]
  406894:	ldur	x1, [x29, #-152]
  406898:	mov	x2, x8
  40689c:	bl	402710 <scols_line_set_data@plt>
  4068a0:	stur	w0, [x29, #-44]
  4068a4:	b	406cf0 <ferror@plt+0x3eb0>
  4068a8:	ldur	x0, [x29, #-24]
  4068ac:	ldur	x1, [x29, #-40]
  4068b0:	ldur	x8, [x29, #-56]
  4068b4:	ldr	w9, [x8]
  4068b8:	cmp	w9, #0x6
  4068bc:	str	x0, [sp, #152]
  4068c0:	str	x1, [sp, #144]
  4068c4:	b.ne	4068ec <ferror@plt+0x3aac>  // b.any
  4068c8:	ldur	x8, [x29, #-32]
  4068cc:	ldrsw	x8, [x8, #48]
  4068d0:	mov	x9, #0x8                   	// #8
  4068d4:	mul	x8, x9, x8
  4068d8:	ldur	x9, [x29, #-72]
  4068dc:	add	x8, x9, x8
  4068e0:	ldr	x8, [x8]
  4068e4:	str	x8, [sp, #136]
  4068e8:	b	40690c <ferror@plt+0x3acc>
  4068ec:	ldur	x8, [x29, #-32]
  4068f0:	ldrsw	x8, [x8, #48]
  4068f4:	mov	x9, #0x8                   	// #8
  4068f8:	mul	x8, x9, x8
  4068fc:	ldur	x9, [x29, #-64]
  406900:	add	x8, x9, x8
  406904:	ldr	x8, [x8]
  406908:	str	x8, [sp, #136]
  40690c:	ldr	x8, [sp, #136]
  406910:	ldr	x0, [sp, #152]
  406914:	ldr	x1, [sp, #144]
  406918:	mov	x2, x8
  40691c:	bl	402710 <scols_line_set_data@plt>
  406920:	stur	w0, [x29, #-44]
  406924:	b	406cf0 <ferror@plt+0x3eb0>
  406928:	ldur	x0, [x29, #-24]
  40692c:	ldur	x1, [x29, #-40]
  406930:	ldur	x8, [x29, #-56]
  406934:	ldr	w9, [x8]
  406938:	cmp	w9, #0x6
  40693c:	str	x0, [sp, #128]
  406940:	str	x1, [sp, #120]
  406944:	b.ne	40696c <ferror@plt+0x3b2c>  // b.any
  406948:	ldur	x8, [x29, #-32]
  40694c:	ldrsw	x8, [x8, #52]
  406950:	mov	x9, #0x8                   	// #8
  406954:	mul	x8, x9, x8
  406958:	ldur	x9, [x29, #-72]
  40695c:	add	x8, x9, x8
  406960:	ldr	x8, [x8]
  406964:	str	x8, [sp, #112]
  406968:	b	40698c <ferror@plt+0x3b4c>
  40696c:	ldur	x8, [x29, #-32]
  406970:	ldrsw	x8, [x8, #52]
  406974:	mov	x9, #0x8                   	// #8
  406978:	mul	x8, x9, x8
  40697c:	ldur	x9, [x29, #-64]
  406980:	add	x8, x9, x8
  406984:	ldr	x8, [x8]
  406988:	str	x8, [sp, #112]
  40698c:	ldr	x8, [sp, #112]
  406990:	ldr	x0, [sp, #128]
  406994:	ldr	x1, [sp, #120]
  406998:	mov	x2, x8
  40699c:	bl	402710 <scols_line_set_data@plt>
  4069a0:	stur	w0, [x29, #-44]
  4069a4:	b	406cf0 <ferror@plt+0x3eb0>
  4069a8:	ldur	x0, [x29, #-24]
  4069ac:	ldur	x1, [x29, #-40]
  4069b0:	ldur	x8, [x29, #-32]
  4069b4:	ldr	x2, [x8, #112]
  4069b8:	bl	402710 <scols_line_set_data@plt>
  4069bc:	stur	w0, [x29, #-44]
  4069c0:	b	406cf0 <ferror@plt+0x3eb0>
  4069c4:	ldur	x0, [x29, #-24]
  4069c8:	ldur	x1, [x29, #-40]
  4069cc:	ldur	x8, [x29, #-32]
  4069d0:	ldr	x2, [x8, #16]
  4069d4:	bl	402710 <scols_line_set_data@plt>
  4069d8:	stur	w0, [x29, #-44]
  4069dc:	b	406cf0 <ferror@plt+0x3eb0>
  4069e0:	ldur	x0, [x29, #-24]
  4069e4:	ldur	x1, [x29, #-40]
  4069e8:	ldur	x8, [x29, #-32]
  4069ec:	ldr	w9, [x8, #24]
  4069f0:	str	x0, [sp, #104]
  4069f4:	mov	w0, w9
  4069f8:	str	x1, [sp, #96]
  4069fc:	bl	406e8c <ferror@plt+0x404c>
  406a00:	ldr	x8, [sp, #104]
  406a04:	str	x0, [sp, #88]
  406a08:	mov	x0, x8
  406a0c:	ldr	x1, [sp, #96]
  406a10:	ldr	x2, [sp, #88]
  406a14:	bl	402740 <scols_line_refer_data@plt>
  406a18:	stur	w0, [x29, #-44]
  406a1c:	b	406cf0 <ferror@plt+0x3eb0>
  406a20:	ldur	x0, [x29, #-24]
  406a24:	ldur	x1, [x29, #-40]
  406a28:	ldur	x8, [x29, #-32]
  406a2c:	ldr	x8, [x8, #56]
  406a30:	ldur	x9, [x29, #-32]
  406a34:	ldr	x9, [x9, #64]
  406a38:	str	x0, [sp, #80]
  406a3c:	mov	x0, x8
  406a40:	str	x1, [sp, #72]
  406a44:	mov	x1, x9
  406a48:	mov	w2, #0x1                   	// #1
  406a4c:	bl	406ed0 <ferror@plt+0x4090>
  406a50:	ldr	x8, [sp, #80]
  406a54:	str	x0, [sp, #64]
  406a58:	mov	x0, x8
  406a5c:	ldr	x1, [sp, #72]
  406a60:	ldr	x2, [sp, #64]
  406a64:	bl	402740 <scols_line_refer_data@plt>
  406a68:	stur	w0, [x29, #-44]
  406a6c:	b	406cf0 <ferror@plt+0x3eb0>
  406a70:	ldur	x0, [x29, #-24]
  406a74:	ldur	x1, [x29, #-40]
  406a78:	ldur	x8, [x29, #-32]
  406a7c:	ldr	x8, [x8, #56]
  406a80:	ldur	x9, [x29, #-32]
  406a84:	ldr	x9, [x9, #64]
  406a88:	str	x0, [sp, #56]
  406a8c:	mov	x0, x8
  406a90:	str	x1, [sp, #48]
  406a94:	mov	x1, x9
  406a98:	mov	w10, wzr
  406a9c:	mov	w2, w10
  406aa0:	bl	406ed0 <ferror@plt+0x4090>
  406aa4:	ldr	x8, [sp, #56]
  406aa8:	str	x0, [sp, #40]
  406aac:	mov	x0, x8
  406ab0:	ldr	x1, [sp, #48]
  406ab4:	ldr	x2, [sp, #40]
  406ab8:	bl	402740 <scols_line_refer_data@plt>
  406abc:	stur	w0, [x29, #-44]
  406ac0:	b	406cf0 <ferror@plt+0x3eb0>
  406ac4:	ldur	x0, [x29, #-24]
  406ac8:	ldur	x1, [x29, #-40]
  406acc:	ldur	x8, [x29, #-32]
  406ad0:	ldr	x2, [x8, #160]
  406ad4:	bl	402710 <scols_line_set_data@plt>
  406ad8:	stur	w0, [x29, #-44]
  406adc:	b	406cf0 <ferror@plt+0x3eb0>
  406ae0:	ldur	x0, [x29, #-24]
  406ae4:	ldur	x1, [x29, #-40]
  406ae8:	ldur	x8, [x29, #-32]
  406aec:	ldr	x2, [x8, #168]
  406af0:	bl	402710 <scols_line_set_data@plt>
  406af4:	stur	w0, [x29, #-44]
  406af8:	b	406cf0 <ferror@plt+0x3eb0>
  406afc:	ldur	x0, [x29, #-24]
  406b00:	ldur	x1, [x29, #-40]
  406b04:	ldur	x8, [x29, #-32]
  406b08:	ldr	x2, [x8, #32]
  406b0c:	bl	402710 <scols_line_set_data@plt>
  406b10:	stur	w0, [x29, #-44]
  406b14:	b	406cf0 <ferror@plt+0x3eb0>
  406b18:	ldur	x0, [x29, #-24]
  406b1c:	ldur	x1, [x29, #-40]
  406b20:	ldur	x8, [x29, #-32]
  406b24:	ldr	x2, [x8, #120]
  406b28:	bl	402710 <scols_line_set_data@plt>
  406b2c:	stur	w0, [x29, #-44]
  406b30:	b	406cf0 <ferror@plt+0x3eb0>
  406b34:	ldur	x0, [x29, #-24]
  406b38:	ldur	x1, [x29, #-40]
  406b3c:	ldur	x8, [x29, #-32]
  406b40:	ldr	x2, [x8, #128]
  406b44:	bl	402710 <scols_line_set_data@plt>
  406b48:	stur	w0, [x29, #-44]
  406b4c:	b	406cf0 <ferror@plt+0x3eb0>
  406b50:	ldur	x0, [x29, #-24]
  406b54:	ldur	x1, [x29, #-40]
  406b58:	ldur	x8, [x29, #-32]
  406b5c:	ldr	x2, [x8, #136]
  406b60:	bl	402710 <scols_line_set_data@plt>
  406b64:	stur	w0, [x29, #-44]
  406b68:	b	406cf0 <ferror@plt+0x3eb0>
  406b6c:	ldur	x0, [x29, #-24]
  406b70:	ldur	x1, [x29, #-40]
  406b74:	ldur	x8, [x29, #-32]
  406b78:	ldr	x2, [x8, #144]
  406b7c:	bl	402710 <scols_line_set_data@plt>
  406b80:	stur	w0, [x29, #-44]
  406b84:	b	406cf0 <ferror@plt+0x3eb0>
  406b88:	ldur	x0, [x29, #-24]
  406b8c:	ldur	x1, [x29, #-40]
  406b90:	ldur	x8, [x29, #-32]
  406b94:	ldr	x2, [x8, #152]
  406b98:	bl	402710 <scols_line_set_data@plt>
  406b9c:	stur	w0, [x29, #-44]
  406ba0:	b	406cf0 <ferror@plt+0x3eb0>
  406ba4:	ldur	x0, [x29, #-24]
  406ba8:	ldur	x1, [x29, #-40]
  406bac:	ldur	x8, [x29, #-56]
  406bb0:	ldr	w9, [x8]
  406bb4:	cmp	w9, #0x6
  406bb8:	str	x0, [sp, #32]
  406bbc:	str	x1, [sp, #24]
  406bc0:	b.ne	406be8 <ferror@plt+0x3da8>  // b.any
  406bc4:	ldur	x8, [x29, #-32]
  406bc8:	ldrsw	x8, [x8, #184]
  406bcc:	mov	x9, #0x8                   	// #8
  406bd0:	mul	x8, x9, x8
  406bd4:	ldur	x9, [x29, #-72]
  406bd8:	add	x8, x9, x8
  406bdc:	ldr	x8, [x8]
  406be0:	str	x8, [sp, #16]
  406be4:	b	406c08 <ferror@plt+0x3dc8>
  406be8:	ldur	x8, [x29, #-32]
  406bec:	ldrsw	x8, [x8, #184]
  406bf0:	mov	x9, #0x8                   	// #8
  406bf4:	mul	x8, x9, x8
  406bf8:	ldur	x9, [x29, #-64]
  406bfc:	add	x8, x9, x8
  406c00:	ldr	x8, [x8]
  406c04:	str	x8, [sp, #16]
  406c08:	ldr	x8, [sp, #16]
  406c0c:	ldr	x0, [sp, #32]
  406c10:	ldr	x1, [sp, #24]
  406c14:	mov	x2, x8
  406c18:	bl	402710 <scols_line_set_data@plt>
  406c1c:	stur	w0, [x29, #-44]
  406c20:	b	406cf0 <ferror@plt+0x3eb0>
  406c24:	ldur	x0, [x29, #-24]
  406c28:	ldur	x1, [x29, #-40]
  406c2c:	ldur	x8, [x29, #-32]
  406c30:	ldr	x2, [x8, #80]
  406c34:	bl	402710 <scols_line_set_data@plt>
  406c38:	stur	w0, [x29, #-44]
  406c3c:	b	406cf0 <ferror@plt+0x3eb0>
  406c40:	ldur	x0, [x29, #-24]
  406c44:	ldur	x1, [x29, #-40]
  406c48:	ldur	x8, [x29, #-32]
  406c4c:	ldr	x2, [x8, #88]
  406c50:	bl	402710 <scols_line_set_data@plt>
  406c54:	stur	w0, [x29, #-44]
  406c58:	b	406cf0 <ferror@plt+0x3eb0>
  406c5c:	ldur	x0, [x29, #-24]
  406c60:	ldur	x1, [x29, #-40]
  406c64:	ldur	x8, [x29, #-32]
  406c68:	ldr	x2, [x8, #72]
  406c6c:	bl	402710 <scols_line_set_data@plt>
  406c70:	stur	w0, [x29, #-44]
  406c74:	b	406cf0 <ferror@plt+0x3eb0>
  406c78:	ldur	x0, [x29, #-24]
  406c7c:	ldur	x1, [x29, #-40]
  406c80:	ldur	x8, [x29, #-32]
  406c84:	ldr	x2, [x8, #96]
  406c88:	bl	402710 <scols_line_set_data@plt>
  406c8c:	stur	w0, [x29, #-44]
  406c90:	b	406cf0 <ferror@plt+0x3eb0>
  406c94:	ldur	x0, [x29, #-24]
  406c98:	ldur	x1, [x29, #-40]
  406c9c:	ldur	x8, [x29, #-32]
  406ca0:	ldr	x2, [x8, #104]
  406ca4:	bl	402710 <scols_line_set_data@plt>
  406ca8:	stur	w0, [x29, #-44]
  406cac:	b	406cf0 <ferror@plt+0x3eb0>
  406cb0:	b	406cf0 <ferror@plt+0x3eb0>
  406cb4:	ldur	x0, [x29, #-24]
  406cb8:	ldur	x1, [x29, #-40]
  406cbc:	ldur	x8, [x29, #-32]
  406cc0:	ldr	x2, [x8, #192]
  406cc4:	bl	402710 <scols_line_set_data@plt>
  406cc8:	stur	w0, [x29, #-44]
  406ccc:	b	406cf0 <ferror@plt+0x3eb0>
  406cd0:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  406cd4:	add	x0, x0, #0x32a
  406cd8:	bl	402dd0 <gettext@plt>
  406cdc:	mov	w8, #0x1                   	// #1
  406ce0:	str	x0, [sp, #8]
  406ce4:	mov	w0, w8
  406ce8:	ldr	x1, [sp, #8]
  406cec:	bl	402e10 <err@plt>
  406cf0:	ldur	w8, [x29, #-44]
  406cf4:	cbz	w8, 406d18 <ferror@plt+0x3ed8>
  406cf8:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  406cfc:	add	x0, x0, #0x349
  406d00:	bl	402dd0 <gettext@plt>
  406d04:	mov	w8, #0x1                   	// #1
  406d08:	str	x0, [sp]
  406d0c:	mov	w0, w8
  406d10:	ldr	x1, [sp]
  406d14:	bl	402e10 <err@plt>
  406d18:	ldur	x8, [x29, #-40]
  406d1c:	add	x8, x8, #0x1
  406d20:	stur	x8, [x29, #-40]
  406d24:	b	4066f0 <ferror@plt+0x38b0>
  406d28:	ldr	x28, [sp, #336]
  406d2c:	ldp	x29, x30, [sp, #320]
  406d30:	add	sp, sp, #0x160
  406d34:	ret
  406d38:	sub	sp, sp, #0x60
  406d3c:	stp	x29, x30, [sp, #80]
  406d40:	add	x29, sp, #0x50
  406d44:	mov	w8, wzr
  406d48:	mov	x9, xzr
  406d4c:	stur	x0, [x29, #-8]
  406d50:	mov	w0, w8
  406d54:	str	x9, [sp, #8]
  406d58:	bl	402d00 <scols_new_iter@plt>
  406d5c:	stur	x0, [x29, #-16]
  406d60:	str	wzr, [sp, #20]
  406d64:	ldur	x0, [x29, #-8]
  406d68:	ldr	x1, [sp, #8]
  406d6c:	bl	402ca0 <scols_table_get_line@plt>
  406d70:	str	x0, [sp, #40]
  406d74:	ldur	x0, [x29, #-8]
  406d78:	ldur	x1, [x29, #-16]
  406d7c:	sub	x2, x29, #0x18
  406d80:	bl	402bb0 <scols_table_next_column@plt>
  406d84:	cmp	w0, #0x0
  406d88:	cset	w8, ne  // ne = any
  406d8c:	eor	w8, w8, #0x1
  406d90:	tbnz	w8, #0, 406d98 <ferror@plt+0x3f58>
  406d94:	b	406e2c <ferror@plt+0x3fec>
  406d98:	ldr	x0, [sp, #40]
  406d9c:	ldrsw	x1, [sp, #20]
  406da0:	bl	402b90 <scols_line_get_cell@plt>
  406da4:	stur	x0, [x29, #-32]
  406da8:	ldrsw	x8, [sp, #20]
  406dac:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  406db0:	add	x9, x9, #0x438
  406db4:	ldrsw	x8, [x9, x8, lsl #2]
  406db8:	mov	x9, #0x28                  	// #40
  406dbc:	mul	x8, x9, x8
  406dc0:	adrp	x9, 40c000 <ferror@plt+0x91c0>
  406dc4:	add	x9, x9, #0xee0
  406dc8:	add	x8, x9, x8
  406dcc:	ldr	x0, [x8, #16]
  406dd0:	bl	402dd0 <gettext@plt>
  406dd4:	str	x0, [sp, #32]
  406dd8:	ldur	x0, [x29, #-32]
  406ddc:	bl	402be0 <scols_cell_get_data@plt>
  406de0:	str	x0, [sp, #24]
  406de4:	ldr	x8, [sp, #24]
  406de8:	cbz	x8, 406e1c <ferror@plt+0x3fdc>
  406dec:	ldr	x1, [sp, #32]
  406df0:	ldr	x0, [sp, #32]
  406df4:	str	x1, [sp]
  406df8:	bl	4026e0 <strlen@plt>
  406dfc:	mov	w8, #0x23                  	// #35
  406e00:	subs	w2, w8, w0
  406e04:	ldr	x4, [sp, #24]
  406e08:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  406e0c:	add	x0, x0, #0x375
  406e10:	ldr	x1, [sp]
  406e14:	mov	w3, #0x20                  	// #32
  406e18:	bl	402d60 <printf@plt>
  406e1c:	ldr	w8, [sp, #20]
  406e20:	add	w8, w8, #0x1
  406e24:	str	w8, [sp, #20]
  406e28:	b	406d74 <ferror@plt+0x3f34>
  406e2c:	ldur	x0, [x29, #-16]
  406e30:	bl	4027e0 <scols_free_iter@plt>
  406e34:	mov	w8, wzr
  406e38:	mov	w0, w8
  406e3c:	ldp	x29, x30, [sp, #80]
  406e40:	add	sp, sp, #0x60
  406e44:	ret
  406e48:	sub	sp, sp, #0x20
  406e4c:	stp	x29, x30, [sp, #16]
  406e50:	add	x29, sp, #0x10
  406e54:	mov	x8, xzr
  406e58:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  406e5c:	add	x1, x1, #0x363
  406e60:	mov	x9, sp
  406e64:	stur	w0, [x29, #-4]
  406e68:	str	x8, [sp]
  406e6c:	ldur	w2, [x29, #-4]
  406e70:	mov	x0, x9
  406e74:	bl	4062e4 <ferror@plt+0x34a4>
  406e78:	ldr	x8, [sp]
  406e7c:	mov	x0, x8
  406e80:	ldp	x29, x30, [sp, #16]
  406e84:	add	sp, sp, #0x20
  406e88:	ret
  406e8c:	sub	sp, sp, #0x20
  406e90:	stp	x29, x30, [sp, #16]
  406e94:	add	x29, sp, #0x10
  406e98:	mov	x8, xzr
  406e9c:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  406ea0:	add	x1, x1, #0x363
  406ea4:	mov	x9, sp
  406ea8:	stur	w0, [x29, #-4]
  406eac:	str	x8, [sp]
  406eb0:	ldur	w2, [x29, #-4]
  406eb4:	mov	x0, x9
  406eb8:	bl	4062e4 <ferror@plt+0x34a4>
  406ebc:	ldr	x8, [sp]
  406ec0:	mov	x0, x8
  406ec4:	ldp	x29, x30, [sp, #16]
  406ec8:	add	sp, sp, #0x20
  406ecc:	ret
  406ed0:	sub	sp, sp, #0x70
  406ed4:	stp	x29, x30, [sp, #96]
  406ed8:	add	x29, sp, #0x60
  406edc:	stur	x0, [x29, #-16]
  406ee0:	stur	x1, [x29, #-24]
  406ee4:	stur	w2, [x29, #-28]
  406ee8:	stur	xzr, [x29, #-40]
  406eec:	ldur	x8, [x29, #-24]
  406ef0:	cbnz	x8, 406f00 <ferror@plt+0x40c0>
  406ef4:	mov	x8, xzr
  406ef8:	stur	x8, [x29, #-8]
  406efc:	b	407084 <ferror@plt+0x4244>
  406f00:	ldur	x8, [x29, #-24]
  406f04:	mov	x9, #0xa                   	// #10
  406f08:	mul	x8, x8, x9
  406f0c:	str	x8, [sp, #48]
  406f10:	str	x8, [sp, #40]
  406f14:	ldr	x0, [sp, #48]
  406f18:	bl	405ed4 <ferror@plt+0x3094>
  406f1c:	str	x0, [sp, #24]
  406f20:	str	x0, [sp, #32]
  406f24:	ldur	x8, [x29, #-40]
  406f28:	ldur	x9, [x29, #-24]
  406f2c:	cmp	x8, x9
  406f30:	b.cs	407058 <ferror@plt+0x4218>  // b.hs, b.nlast
  406f34:	ldur	w8, [x29, #-28]
  406f38:	cbnz	w8, 406f64 <ferror@plt+0x4124>
  406f3c:	ldr	x0, [sp, #24]
  406f40:	ldr	x1, [sp, #40]
  406f44:	ldur	x8, [x29, #-16]
  406f48:	ldur	x9, [x29, #-40]
  406f4c:	ldr	w3, [x8, x9, lsl #2]
  406f50:	adrp	x2, 40e000 <ferror@plt+0xb1c0>
  406f54:	add	x2, x2, #0x36d
  406f58:	bl	4028c0 <snprintf@plt>
  406f5c:	str	w0, [sp, #20]
  406f60:	b	406fb4 <ferror@plt+0x4174>
  406f64:	ldur	x8, [x29, #-16]
  406f68:	ldur	x9, [x29, #-40]
  406f6c:	ldr	w0, [x8, x9, lsl #2]
  406f70:	bl	402da0 <getgrgid@plt>
  406f74:	str	x0, [sp, #8]
  406f78:	ldr	x8, [sp, #8]
  406f7c:	cbnz	x8, 406f94 <ferror@plt+0x4154>
  406f80:	ldr	x0, [sp, #32]
  406f84:	bl	402bf0 <free@plt>
  406f88:	mov	x8, xzr
  406f8c:	stur	x8, [x29, #-8]
  406f90:	b	407084 <ferror@plt+0x4244>
  406f94:	ldr	x0, [sp, #24]
  406f98:	ldr	x1, [sp, #40]
  406f9c:	ldr	x8, [sp, #8]
  406fa0:	ldr	x3, [x8]
  406fa4:	adrp	x2, 40e000 <ferror@plt+0xb1c0>
  406fa8:	add	x2, x2, #0x371
  406fac:	bl	4028c0 <snprintf@plt>
  406fb0:	str	w0, [sp, #20]
  406fb4:	ldr	w8, [sp, #20]
  406fb8:	cmp	w8, #0x0
  406fbc:	cset	w8, lt  // lt = tstop
  406fc0:	tbnz	w8, #0, 406fd4 <ferror@plt+0x4194>
  406fc4:	ldrsw	x8, [sp, #20]
  406fc8:	ldr	x9, [sp, #40]
  406fcc:	cmp	x8, x9
  406fd0:	b.cc	407028 <ferror@plt+0x41e8>  // b.lo, b.ul, b.last
  406fd4:	ldr	x8, [sp, #24]
  406fd8:	ldr	x9, [sp, #32]
  406fdc:	subs	x8, x8, x9
  406fe0:	str	x8, [sp]
  406fe4:	ldr	x8, [sp, #48]
  406fe8:	mov	x9, #0x2                   	// #2
  406fec:	mul	x8, x8, x9
  406ff0:	str	x8, [sp, #48]
  406ff4:	ldr	x0, [sp, #32]
  406ff8:	ldr	x1, [sp, #48]
  406ffc:	bl	404f54 <ferror@plt+0x2114>
  407000:	str	x0, [sp, #32]
  407004:	ldr	x8, [sp, #32]
  407008:	ldr	x9, [sp]
  40700c:	add	x8, x8, x9
  407010:	str	x8, [sp, #24]
  407014:	ldr	x8, [sp, #48]
  407018:	ldr	x9, [sp]
  40701c:	subs	x8, x8, x9
  407020:	str	x8, [sp, #40]
  407024:	b	406f34 <ferror@plt+0x40f4>
  407028:	ldrsw	x8, [sp, #20]
  40702c:	ldr	x9, [sp, #40]
  407030:	subs	x8, x9, x8
  407034:	str	x8, [sp, #40]
  407038:	ldrsw	x8, [sp, #20]
  40703c:	ldr	x9, [sp, #24]
  407040:	add	x8, x9, x8
  407044:	str	x8, [sp, #24]
  407048:	ldur	x8, [x29, #-40]
  40704c:	add	x8, x8, #0x1
  407050:	stur	x8, [x29, #-40]
  407054:	b	406f24 <ferror@plt+0x40e4>
  407058:	ldr	x8, [sp, #24]
  40705c:	ldr	x9, [sp, #32]
  407060:	cmp	x8, x9
  407064:	b.ls	40707c <ferror@plt+0x423c>  // b.plast
  407068:	ldr	x8, [sp, #24]
  40706c:	mov	x9, #0xffffffffffffffff    	// #-1
  407070:	add	x8, x8, x9
  407074:	mov	w10, #0x0                   	// #0
  407078:	strb	w10, [x8]
  40707c:	ldr	x8, [sp, #32]
  407080:	stur	x8, [x29, #-8]
  407084:	ldur	x0, [x29, #-8]
  407088:	ldp	x29, x30, [sp, #96]
  40708c:	add	sp, sp, #0x70
  407090:	ret
  407094:	sub	sp, sp, #0x20
  407098:	stp	x29, x30, [sp, #16]
  40709c:	add	x29, sp, #0x10
  4070a0:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  4070a4:	add	x8, x8, #0x538
  4070a8:	ldr	x8, [x8]
  4070ac:	str	x8, [sp, #8]
  4070b0:	ldr	x8, [sp, #8]
  4070b4:	cbz	x8, 4070fc <ferror@plt+0x42bc>
  4070b8:	ldr	x8, [sp, #8]
  4070bc:	ldr	x8, [x8, #24]
  4070c0:	str	x8, [sp]
  4070c4:	ldr	x8, [sp, #8]
  4070c8:	ldr	x0, [x8, #16]
  4070cc:	bl	402bf0 <free@plt>
  4070d0:	ldr	x8, [sp, #8]
  4070d4:	ldr	x0, [x8]
  4070d8:	bl	402bf0 <free@plt>
  4070dc:	ldr	x8, [sp, #8]
  4070e0:	ldr	x0, [x8, #8]
  4070e4:	bl	402bf0 <free@plt>
  4070e8:	ldr	x0, [sp, #8]
  4070ec:	bl	402bf0 <free@plt>
  4070f0:	ldr	x8, [sp]
  4070f4:	str	x8, [sp, #8]
  4070f8:	b	4070b0 <ferror@plt+0x4270>
  4070fc:	mov	x8, xzr
  407100:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  407104:	add	x9, x9, #0x538
  407108:	str	x8, [x9]
  40710c:	ldp	x29, x30, [sp, #16]
  407110:	add	sp, sp, #0x20
  407114:	ret
  407118:	stp	x29, x30, [sp, #-32]!
  40711c:	str	x28, [sp, #16]
  407120:	mov	x29, sp
  407124:	sub	sp, sp, #0x2, lsl #12
  407128:	sub	sp, sp, #0x60
  40712c:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  407130:	add	x1, x1, #0x6bc
  407134:	stur	x0, [x29, #-8]
  407138:	ldur	x0, [x29, #-8]
  40713c:	bl	402910 <fopen@plt>
  407140:	stur	x0, [x29, #-16]
  407144:	ldur	x8, [x29, #-16]
  407148:	cbnz	x8, 407150 <ferror@plt+0x4310>
  40714c:	b	407488 <ferror@plt+0x4648>
  407150:	ldur	x2, [x29, #-16]
  407154:	add	x0, sp, #0x50
  407158:	mov	w1, #0x2000                	// #8192
  40715c:	bl	402df0 <fgets@plt>
  407160:	cbz	x0, 407480 <ferror@plt+0x4640>
  407164:	mov	x8, xzr
  407168:	str	x8, [sp, #56]
  40716c:	ldrsb	w9, [sp, #80]
  407170:	cmp	w9, #0x23
  407174:	b.eq	407184 <ferror@plt+0x4344>  // b.none
  407178:	ldrsb	w8, [sp, #80]
  40717c:	cmp	w8, #0xa
  407180:	b.ne	407188 <ferror@plt+0x4348>  // b.any
  407184:	b	407150 <ferror@plt+0x4310>
  407188:	add	x0, sp, #0x50
  40718c:	mov	w1, #0x23                  	// #35
  407190:	bl	402c80 <strchr@plt>
  407194:	str	x0, [sp, #72]
  407198:	ldr	x8, [sp, #72]
  40719c:	cbz	x8, 4071b0 <ferror@plt+0x4370>
  4071a0:	ldr	x8, [sp, #72]
  4071a4:	mov	w9, #0x0                   	// #0
  4071a8:	strb	w9, [x8]
  4071ac:	b	4071f8 <ferror@plt+0x43b8>
  4071b0:	add	x0, sp, #0x50
  4071b4:	bl	4026e0 <strlen@plt>
  4071b8:	str	x0, [sp, #48]
  4071bc:	ldr	x8, [sp, #48]
  4071c0:	cbz	x8, 4071f8 <ferror@plt+0x43b8>
  4071c4:	ldr	x8, [sp, #48]
  4071c8:	add	x9, sp, #0x50
  4071cc:	add	x8, x9, x8
  4071d0:	ldursb	w10, [x8, #-1]
  4071d4:	cmp	w10, #0xa
  4071d8:	b.ne	4071f8 <ferror@plt+0x43b8>  // b.any
  4071dc:	ldr	x8, [sp, #48]
  4071e0:	add	x9, sp, #0x50
  4071e4:	add	x8, x9, x8
  4071e8:	mov	x9, #0xffffffffffffffff    	// #-1
  4071ec:	add	x8, x8, x9
  4071f0:	mov	w10, #0x0                   	// #0
  4071f4:	strb	w10, [x8]
  4071f8:	ldrb	w8, [sp, #80]
  4071fc:	cbnz	w8, 407204 <ferror@plt+0x43c4>
  407200:	b	407150 <ferror@plt+0x4310>
  407204:	add	x8, sp, #0x50
  407208:	str	x8, [sp, #64]
  40720c:	ldr	x8, [sp, #64]
  407210:	ldrsb	w9, [x8]
  407214:	mov	w10, #0x0                   	// #0
  407218:	str	w10, [sp, #44]
  40721c:	cbz	w9, 407240 <ferror@plt+0x4400>
  407220:	bl	402b80 <__ctype_b_loc@plt>
  407224:	ldr	x8, [x0]
  407228:	ldr	x9, [sp, #64]
  40722c:	ldrsb	x9, [x9]
  407230:	ldrh	w10, [x8, x9, lsl #1]
  407234:	tst	w10, #0x2000
  407238:	cset	w10, ne  // ne = any
  40723c:	str	w10, [sp, #44]
  407240:	ldr	w8, [sp, #44]
  407244:	tbnz	w8, #0, 40724c <ferror@plt+0x440c>
  407248:	b	40725c <ferror@plt+0x441c>
  40724c:	ldr	x8, [sp, #64]
  407250:	add	x8, x8, #0x1
  407254:	str	x8, [sp, #64]
  407258:	b	40720c <ferror@plt+0x43cc>
  40725c:	ldr	x8, [sp, #64]
  407260:	str	x8, [sp, #56]
  407264:	ldr	x8, [sp, #56]
  407268:	ldrsb	w9, [x8]
  40726c:	mov	w10, #0x0                   	// #0
  407270:	str	w10, [sp, #40]
  407274:	cbz	w9, 4072bc <ferror@plt+0x447c>
  407278:	bl	402b80 <__ctype_b_loc@plt>
  40727c:	ldr	x8, [x0]
  407280:	ldr	x9, [sp, #56]
  407284:	ldrsb	x9, [x9]
  407288:	ldrh	w10, [x8, x9, lsl #1]
  40728c:	and	w10, w10, #0x2000
  407290:	mov	w11, #0x1                   	// #1
  407294:	str	w11, [sp, #36]
  407298:	cbnz	w10, 4072b0 <ferror@plt+0x4470>
  40729c:	ldr	x8, [sp, #56]
  4072a0:	ldrsb	w9, [x8]
  4072a4:	cmp	w9, #0x3d
  4072a8:	cset	w9, eq  // eq = none
  4072ac:	str	w9, [sp, #36]
  4072b0:	ldr	w8, [sp, #36]
  4072b4:	eor	w8, w8, #0x1
  4072b8:	str	w8, [sp, #40]
  4072bc:	ldr	w8, [sp, #40]
  4072c0:	tbnz	w8, #0, 4072c8 <ferror@plt+0x4488>
  4072c4:	b	4072d8 <ferror@plt+0x4498>
  4072c8:	ldr	x8, [sp, #56]
  4072cc:	add	x8, x8, #0x1
  4072d0:	str	x8, [sp, #56]
  4072d4:	b	407264 <ferror@plt+0x4424>
  4072d8:	ldr	x8, [sp, #56]
  4072dc:	ldr	x9, [sp, #64]
  4072e0:	cmp	x8, x9
  4072e4:	b.ls	407308 <ferror@plt+0x44c8>  // b.plast
  4072e8:	ldr	x8, [sp, #56]
  4072ec:	ldrsb	w9, [x8]
  4072f0:	cbz	w9, 407308 <ferror@plt+0x44c8>
  4072f4:	ldr	x8, [sp, #56]
  4072f8:	add	x9, x8, #0x1
  4072fc:	str	x9, [sp, #56]
  407300:	mov	w10, #0x0                   	// #0
  407304:	strb	w10, [x8]
  407308:	ldr	x8, [sp, #64]
  40730c:	ldrb	w9, [x8]
  407310:	cbz	w9, 407324 <ferror@plt+0x44e4>
  407314:	ldr	x8, [sp, #56]
  407318:	ldr	x9, [sp, #64]
  40731c:	cmp	x8, x9
  407320:	b.ne	407328 <ferror@plt+0x44e8>  // b.any
  407324:	b	407150 <ferror@plt+0x4310>
  407328:	ldr	x8, [sp, #56]
  40732c:	ldrsb	w9, [x8]
  407330:	mov	w10, #0x0                   	// #0
  407334:	str	w10, [sp, #32]
  407338:	cbz	w9, 407394 <ferror@plt+0x4554>
  40733c:	bl	402b80 <__ctype_b_loc@plt>
  407340:	ldr	x8, [x0]
  407344:	ldr	x9, [sp, #56]
  407348:	ldrsb	x9, [x9]
  40734c:	ldrh	w10, [x8, x9, lsl #1]
  407350:	and	w10, w10, #0x2000
  407354:	mov	w11, #0x1                   	// #1
  407358:	str	w11, [sp, #28]
  40735c:	cbnz	w10, 40738c <ferror@plt+0x454c>
  407360:	ldr	x8, [sp, #56]
  407364:	ldrsb	w9, [x8]
  407368:	mov	w10, #0x1                   	// #1
  40736c:	cmp	w9, #0x3d
  407370:	str	w10, [sp, #28]
  407374:	b.eq	40738c <ferror@plt+0x454c>  // b.none
  407378:	ldr	x8, [sp, #56]
  40737c:	ldrsb	w9, [x8]
  407380:	cmp	w9, #0x22
  407384:	cset	w9, eq  // eq = none
  407388:	str	w9, [sp, #28]
  40738c:	ldr	w8, [sp, #28]
  407390:	str	w8, [sp, #32]
  407394:	ldr	w8, [sp, #32]
  407398:	tbnz	w8, #0, 4073a0 <ferror@plt+0x4560>
  40739c:	b	4073b0 <ferror@plt+0x4570>
  4073a0:	ldr	x8, [sp, #56]
  4073a4:	add	x8, x8, #0x1
  4073a8:	str	x8, [sp, #56]
  4073ac:	b	407328 <ferror@plt+0x44e8>
  4073b0:	ldr	x8, [sp, #56]
  4073b4:	ldr	x0, [sp, #56]
  4073b8:	str	x8, [sp, #16]
  4073bc:	bl	4026e0 <strlen@plt>
  4073c0:	ldr	x8, [sp, #16]
  4073c4:	add	x9, x8, x0
  4073c8:	str	x9, [sp, #72]
  4073cc:	ldr	x9, [sp, #72]
  4073d0:	ldr	x10, [sp, #56]
  4073d4:	cmp	x9, x10
  4073d8:	b.ls	4073ec <ferror@plt+0x45ac>  // b.plast
  4073dc:	ldr	x8, [sp, #72]
  4073e0:	mov	x9, #0xffffffffffffffff    	// #-1
  4073e4:	add	x8, x8, x9
  4073e8:	str	x8, [sp, #72]
  4073ec:	ldr	x8, [sp, #72]
  4073f0:	ldr	x9, [sp, #56]
  4073f4:	mov	w10, #0x0                   	// #0
  4073f8:	cmp	x8, x9
  4073fc:	str	w10, [sp, #12]
  407400:	b.ls	407444 <ferror@plt+0x4604>  // b.plast
  407404:	bl	402b80 <__ctype_b_loc@plt>
  407408:	ldr	x8, [x0]
  40740c:	ldr	x9, [sp, #72]
  407410:	ldrsb	x9, [x9]
  407414:	ldrh	w10, [x8, x9, lsl #1]
  407418:	and	w10, w10, #0x2000
  40741c:	mov	w11, #0x1                   	// #1
  407420:	str	w11, [sp, #8]
  407424:	cbnz	w10, 40743c <ferror@plt+0x45fc>
  407428:	ldr	x8, [sp, #72]
  40742c:	ldrsb	w9, [x8]
  407430:	cmp	w9, #0x22
  407434:	cset	w9, eq  // eq = none
  407438:	str	w9, [sp, #8]
  40743c:	ldr	w8, [sp, #8]
  407440:	str	w8, [sp, #12]
  407444:	ldr	w8, [sp, #12]
  407448:	tbnz	w8, #0, 407450 <ferror@plt+0x4610>
  40744c:	b	40746c <ferror@plt+0x462c>
  407450:	ldr	x8, [sp, #72]
  407454:	mov	x9, #0xffffffffffffffff    	// #-1
  407458:	add	x9, x8, x9
  40745c:	str	x9, [sp, #72]
  407460:	mov	w10, #0x0                   	// #0
  407464:	strb	w10, [x8]
  407468:	b	4073ec <ferror@plt+0x45ac>
  40746c:	ldr	x0, [sp, #64]
  407470:	ldr	x1, [sp, #56]
  407474:	ldur	x2, [x29, #-8]
  407478:	bl	40749c <ferror@plt+0x465c>
  40747c:	b	407150 <ferror@plt+0x4310>
  407480:	ldur	x0, [x29, #-16]
  407484:	bl	402900 <fclose@plt>
  407488:	add	sp, sp, #0x2, lsl #12
  40748c:	add	sp, sp, #0x60
  407490:	ldr	x28, [sp, #16]
  407494:	ldp	x29, x30, [sp], #32
  407498:	ret
  40749c:	sub	sp, sp, #0x40
  4074a0:	stp	x29, x30, [sp, #48]
  4074a4:	add	x29, sp, #0x30
  4074a8:	mov	x8, #0x20                  	// #32
  4074ac:	stur	x0, [x29, #-8]
  4074b0:	stur	x1, [x29, #-16]
  4074b4:	str	x2, [sp, #24]
  4074b8:	mov	x0, x8
  4074bc:	bl	407d78 <ferror@plt+0x4f38>
  4074c0:	str	x0, [sp, #16]
  4074c4:	ldur	x8, [x29, #-8]
  4074c8:	cbnz	x8, 4074d0 <ferror@plt+0x4690>
  4074cc:	bl	402af0 <abort@plt>
  4074d0:	ldur	x0, [x29, #-8]
  4074d4:	bl	407dc8 <ferror@plt+0x4f88>
  4074d8:	ldr	x8, [sp, #16]
  4074dc:	str	x0, [x8]
  4074e0:	ldur	x8, [x29, #-16]
  4074e4:	cbz	x8, 407504 <ferror@plt+0x46c4>
  4074e8:	ldur	x8, [x29, #-16]
  4074ec:	ldrsb	w9, [x8]
  4074f0:	cbz	w9, 407504 <ferror@plt+0x46c4>
  4074f4:	ldur	x0, [x29, #-16]
  4074f8:	bl	407dc8 <ferror@plt+0x4f88>
  4074fc:	str	x0, [sp, #8]
  407500:	b	40750c <ferror@plt+0x46cc>
  407504:	mov	x8, xzr
  407508:	str	x8, [sp, #8]
  40750c:	ldr	x8, [sp, #8]
  407510:	ldr	x9, [sp, #16]
  407514:	str	x8, [x9, #8]
  407518:	ldr	x0, [sp, #24]
  40751c:	bl	407dc8 <ferror@plt+0x4f88>
  407520:	ldr	x8, [sp, #16]
  407524:	str	x0, [x8, #16]
  407528:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  40752c:	add	x8, x8, #0x538
  407530:	ldr	x9, [x8]
  407534:	ldr	x10, [sp, #16]
  407538:	str	x9, [x10, #24]
  40753c:	ldr	x9, [sp, #16]
  407540:	str	x9, [x8]
  407544:	ldp	x29, x30, [sp, #48]
  407548:	add	sp, sp, #0x40
  40754c:	ret
  407550:	sub	sp, sp, #0x10
  407554:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  407558:	add	x8, x8, #0x540
  40755c:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  407560:	add	x9, x9, #0x548
  407564:	str	x0, [sp, #8]
  407568:	str	x1, [sp]
  40756c:	ldr	x10, [sp, #8]
  407570:	str	x10, [x8]
  407574:	ldr	x8, [sp]
  407578:	str	x8, [x9]
  40757c:	add	sp, sp, #0x10
  407580:	ret
  407584:	sub	sp, sp, #0x30
  407588:	stp	x29, x30, [sp, #32]
  40758c:	add	x29, sp, #0x20
  407590:	stur	x0, [x29, #-8]
  407594:	stur	w1, [x29, #-12]
  407598:	ldur	x0, [x29, #-8]
  40759c:	bl	4075fc <ferror@plt+0x47bc>
  4075a0:	str	x0, [sp, #8]
  4075a4:	ldr	x8, [sp, #8]
  4075a8:	cbz	x8, 4075e0 <ferror@plt+0x47a0>
  4075ac:	ldr	x8, [sp, #8]
  4075b0:	ldr	x8, [x8, #8]
  4075b4:	cbz	x8, 4075e0 <ferror@plt+0x47a0>
  4075b8:	ldr	x8, [sp, #8]
  4075bc:	ldr	x0, [x8, #8]
  4075c0:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  4075c4:	add	x1, x1, #0x369
  4075c8:	bl	402a30 <strcasecmp@plt>
  4075cc:	cmp	w0, #0x0
  4075d0:	cset	w9, eq  // eq = none
  4075d4:	and	w9, w9, #0x1
  4075d8:	str	w9, [sp, #4]
  4075dc:	b	4075e8 <ferror@plt+0x47a8>
  4075e0:	ldur	w8, [x29, #-12]
  4075e4:	str	w8, [sp, #4]
  4075e8:	ldr	w8, [sp, #4]
  4075ec:	mov	w0, w8
  4075f0:	ldp	x29, x30, [sp, #32]
  4075f4:	add	sp, sp, #0x30
  4075f8:	ret
  4075fc:	sub	sp, sp, #0x30
  407600:	stp	x29, x30, [sp, #32]
  407604:	add	x29, sp, #0x20
  407608:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  40760c:	add	x8, x8, #0x538
  407610:	str	x0, [sp, #16]
  407614:	ldr	x8, [x8]
  407618:	cbnz	x8, 407620 <ferror@plt+0x47e0>
  40761c:	bl	407e38 <ferror@plt+0x4ff8>
  407620:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  407624:	add	x8, x8, #0x538
  407628:	ldr	x8, [x8]
  40762c:	str	x8, [sp, #8]
  407630:	ldr	x8, [sp, #8]
  407634:	cbz	x8, 407668 <ferror@plt+0x4828>
  407638:	ldr	x0, [sp, #16]
  40763c:	ldr	x8, [sp, #8]
  407640:	ldr	x1, [x8]
  407644:	bl	402a30 <strcasecmp@plt>
  407648:	cbnz	w0, 407658 <ferror@plt+0x4818>
  40764c:	ldr	x8, [sp, #8]
  407650:	stur	x8, [x29, #-8]
  407654:	b	407670 <ferror@plt+0x4830>
  407658:	ldr	x8, [sp, #8]
  40765c:	ldr	x8, [x8, #24]
  407660:	str	x8, [sp, #8]
  407664:	b	407630 <ferror@plt+0x47f0>
  407668:	mov	x8, xzr
  40766c:	stur	x8, [x29, #-8]
  407670:	ldur	x0, [x29, #-8]
  407674:	ldp	x29, x30, [sp, #32]
  407678:	add	sp, sp, #0x30
  40767c:	ret
  407680:	sub	sp, sp, #0x60
  407684:	stp	x29, x30, [sp, #80]
  407688:	add	x29, sp, #0x50
  40768c:	mov	x8, xzr
  407690:	stur	x0, [x29, #-16]
  407694:	stur	x1, [x29, #-24]
  407698:	ldur	x0, [x29, #-16]
  40769c:	str	x8, [sp, #24]
  4076a0:	bl	4075fc <ferror@plt+0x47bc>
  4076a4:	stur	x0, [x29, #-32]
  4076a8:	ldr	x8, [sp, #24]
  4076ac:	str	x8, [sp, #40]
  4076b0:	ldur	x9, [x29, #-32]
  4076b4:	cbz	x9, 4076c4 <ferror@plt+0x4884>
  4076b8:	ldur	x8, [x29, #-32]
  4076bc:	ldr	x8, [x8, #8]
  4076c0:	cbnz	x8, 4076d0 <ferror@plt+0x4890>
  4076c4:	ldur	x8, [x29, #-24]
  4076c8:	stur	x8, [x29, #-8]
  4076cc:	b	407768 <ferror@plt+0x4928>
  4076d0:	bl	402d80 <__errno_location@plt>
  4076d4:	mov	w8, wzr
  4076d8:	str	wzr, [x0]
  4076dc:	ldur	x9, [x29, #-32]
  4076e0:	ldr	x0, [x9, #8]
  4076e4:	add	x1, sp, #0x28
  4076e8:	mov	w2, w8
  4076ec:	bl	4026d0 <strtoul@plt>
  4076f0:	str	x0, [sp, #32]
  4076f4:	ldr	x9, [sp, #40]
  4076f8:	cbz	x9, 407720 <ferror@plt+0x48e0>
  4076fc:	ldr	x8, [sp, #40]
  407700:	ldrsb	w9, [x8]
  407704:	cbnz	w9, 407720 <ferror@plt+0x48e0>
  407708:	bl	402d80 <__errno_location@plt>
  40770c:	ldr	w8, [x0]
  407710:	cbnz	w8, 407720 <ferror@plt+0x48e0>
  407714:	ldr	x8, [sp, #32]
  407718:	stur	x8, [x29, #-8]
  40771c:	b	407768 <ferror@plt+0x4928>
  407720:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  407724:	add	x0, x0, #0x382
  407728:	bl	402dd0 <gettext@plt>
  40772c:	ldur	x8, [x29, #-16]
  407730:	str	x0, [sp, #16]
  407734:	mov	x0, x8
  407738:	bl	407778 <ferror@plt+0x4938>
  40773c:	ldur	x3, [x29, #-16]
  407740:	ldur	x8, [x29, #-32]
  407744:	ldr	x4, [x8, #8]
  407748:	mov	w9, #0x5                   	// #5
  40774c:	str	x0, [sp, #8]
  407750:	mov	w0, w9
  407754:	ldr	x1, [sp, #16]
  407758:	ldr	x2, [sp, #8]
  40775c:	bl	402700 <syslog@plt>
  407760:	ldur	x8, [x29, #-24]
  407764:	stur	x8, [x29, #-8]
  407768:	ldur	x0, [x29, #-8]
  40776c:	ldp	x29, x30, [sp, #80]
  407770:	add	sp, sp, #0x60
  407774:	ret
  407778:	sub	sp, sp, #0x30
  40777c:	stp	x29, x30, [sp, #32]
  407780:	add	x29, sp, #0x20
  407784:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  407788:	add	x8, x8, #0x538
  40778c:	str	x0, [sp, #16]
  407790:	ldr	x8, [x8]
  407794:	str	x8, [sp, #8]
  407798:	ldr	x8, [sp, #8]
  40779c:	cbz	x8, 4077d4 <ferror@plt+0x4994>
  4077a0:	ldr	x0, [sp, #16]
  4077a4:	ldr	x8, [sp, #8]
  4077a8:	ldr	x1, [x8]
  4077ac:	bl	402a30 <strcasecmp@plt>
  4077b0:	cbnz	w0, 4077c4 <ferror@plt+0x4984>
  4077b4:	ldr	x8, [sp, #8]
  4077b8:	ldr	x8, [x8, #16]
  4077bc:	stur	x8, [x29, #-8]
  4077c0:	b	4077dc <ferror@plt+0x499c>
  4077c4:	ldr	x8, [sp, #8]
  4077c8:	ldr	x8, [x8, #24]
  4077cc:	str	x8, [sp, #8]
  4077d0:	b	407798 <ferror@plt+0x4958>
  4077d4:	mov	x8, xzr
  4077d8:	stur	x8, [x29, #-8]
  4077dc:	ldur	x0, [x29, #-8]
  4077e0:	ldp	x29, x30, [sp, #32]
  4077e4:	add	sp, sp, #0x30
  4077e8:	ret
  4077ec:	sub	sp, sp, #0x30
  4077f0:	stp	x29, x30, [sp, #32]
  4077f4:	add	x29, sp, #0x20
  4077f8:	str	x0, [sp, #16]
  4077fc:	str	x1, [sp, #8]
  407800:	ldr	x0, [sp, #16]
  407804:	bl	4075fc <ferror@plt+0x47bc>
  407808:	str	x0, [sp]
  40780c:	ldr	x8, [sp]
  407810:	cbnz	x8, 407820 <ferror@plt+0x49e0>
  407814:	ldr	x8, [sp, #8]
  407818:	stur	x8, [x29, #-8]
  40781c:	b	407848 <ferror@plt+0x4a08>
  407820:	ldr	x8, [sp]
  407824:	ldr	x8, [x8, #8]
  407828:	cbnz	x8, 40783c <ferror@plt+0x49fc>
  40782c:	adrp	x8, 40d000 <ferror@plt+0xa1c0>
  407830:	add	x8, x8, #0x9e6
  407834:	stur	x8, [x29, #-8]
  407838:	b	407848 <ferror@plt+0x4a08>
  40783c:	ldr	x8, [sp]
  407840:	ldr	x8, [x8, #8]
  407844:	stur	x8, [x29, #-8]
  407848:	ldur	x0, [x29, #-8]
  40784c:	ldp	x29, x30, [sp, #32]
  407850:	add	sp, sp, #0x30
  407854:	ret
  407858:	sub	sp, sp, #0x50
  40785c:	stp	x29, x30, [sp, #64]
  407860:	add	x29, sp, #0x40
  407864:	stur	x0, [x29, #-16]
  407868:	stur	x1, [x29, #-24]
  40786c:	str	x2, [sp, #32]
  407870:	ldur	x0, [x29, #-24]
  407874:	ldr	x1, [sp, #32]
  407878:	bl	4077ec <ferror@plt+0x49ac>
  40787c:	str	x0, [sp, #24]
  407880:	ldr	x8, [sp, #24]
  407884:	cbnz	x8, 407894 <ferror@plt+0x4a54>
  407888:	mov	w8, #0xffffffff            	// #-1
  40788c:	stur	w8, [x29, #-4]
  407890:	b	407944 <ferror@plt+0x4b04>
  407894:	ldr	x0, [sp, #24]
  407898:	mov	w1, #0x3d                  	// #61
  40789c:	bl	402c80 <strchr@plt>
  4078a0:	str	x0, [sp, #16]
  4078a4:	ldr	x8, [sp, #16]
  4078a8:	cbz	x8, 407914 <ferror@plt+0x4ad4>
  4078ac:	ldur	x0, [x29, #-16]
  4078b0:	bl	4026e0 <strlen@plt>
  4078b4:	str	x0, [sp, #8]
  4078b8:	ldr	x0, [sp, #24]
  4078bc:	ldur	x1, [x29, #-16]
  4078c0:	ldr	x2, [sp, #8]
  4078c4:	bl	402950 <strncmp@plt>
  4078c8:	cbnz	w0, 407914 <ferror@plt+0x4ad4>
  4078cc:	ldr	x8, [sp, #16]
  4078d0:	ldrsb	w9, [x8, #1]
  4078d4:	cbz	w9, 407914 <ferror@plt+0x4ad4>
  4078d8:	ldr	x8, [sp, #16]
  4078dc:	add	x8, x8, #0x1
  4078e0:	str	x8, [sp, #24]
  4078e4:	ldr	x8, [sp, #24]
  4078e8:	ldrsb	w9, [x8]
  4078ec:	cmp	w9, #0x22
  4078f0:	b.ne	407900 <ferror@plt+0x4ac0>  // b.any
  4078f4:	ldr	x8, [sp, #24]
  4078f8:	add	x8, x8, #0x1
  4078fc:	str	x8, [sp, #24]
  407900:	ldr	x8, [sp, #24]
  407904:	ldrb	w9, [x8]
  407908:	cbnz	w9, 407914 <ferror@plt+0x4ad4>
  40790c:	ldr	x8, [sp, #32]
  407910:	str	x8, [sp, #24]
  407914:	ldr	x8, [sp, #24]
  407918:	cbz	x8, 407934 <ferror@plt+0x4af4>
  40791c:	ldur	x0, [x29, #-16]
  407920:	ldr	x1, [sp, #24]
  407924:	mov	w2, #0x1                   	// #1
  407928:	bl	402800 <setenv@plt>
  40792c:	str	w0, [sp, #4]
  407930:	b	40793c <ferror@plt+0x4afc>
  407934:	mov	w8, #0xffffffff            	// #-1
  407938:	str	w8, [sp, #4]
  40793c:	ldr	w8, [sp, #4]
  407940:	stur	w8, [x29, #-4]
  407944:	ldur	w0, [x29, #-4]
  407948:	ldp	x29, x30, [sp, #64]
  40794c:	add	sp, sp, #0x50
  407950:	ret
  407954:	sub	sp, sp, #0x30
  407958:	stp	x29, x30, [sp, #32]
  40795c:	add	x29, sp, #0x20
  407960:	mov	w8, #0xffffffff            	// #-1
  407964:	stur	x0, [x29, #-8]
  407968:	stur	w1, [x29, #-12]
  40796c:	ldur	x0, [x29, #-8]
  407970:	ldur	w1, [x29, #-12]
  407974:	str	w8, [sp, #12]
  407978:	bl	402940 <open@plt>
  40797c:	str	w0, [sp, #16]
  407980:	ldr	w8, [sp, #16]
  407984:	ldr	w9, [sp, #12]
  407988:	cmp	w8, w9
  40798c:	b.eq	407998 <ferror@plt+0x4b58>  // b.none
  407990:	ldr	w0, [sp, #16]
  407994:	bl	402ab0 <close@plt>
  407998:	ldr	w8, [sp, #16]
  40799c:	mov	w9, #0xffffffff            	// #-1
  4079a0:	mov	w10, wzr
  4079a4:	cmp	w8, w9
  4079a8:	csel	w0, w9, w10, eq  // eq = none
  4079ac:	ldp	x29, x30, [sp, #32]
  4079b0:	add	sp, sp, #0x30
  4079b4:	ret
  4079b8:	stp	x29, x30, [sp, #-32]!
  4079bc:	str	x28, [sp, #16]
  4079c0:	mov	x29, sp
  4079c4:	sub	sp, sp, #0x2, lsl #12
  4079c8:	sub	sp, sp, #0x110
  4079cc:	sub	x8, x29, #0x38
  4079d0:	adrp	x9, 40e000 <ferror@plt+0xb1c0>
  4079d4:	add	x9, x9, #0x420
  4079d8:	adrp	x10, 40e000 <ferror@plt+0xb1c0>
  4079dc:	add	x10, x10, #0x3c9
  4079e0:	mov	x11, xzr
  4079e4:	str	x0, [x8, #40]
  4079e8:	stur	w1, [x29, #-20]
  4079ec:	ldr	q0, [x9]
  4079f0:	stur	q0, [x8, #8]
  4079f4:	ldr	x9, [x9, #16]
  4079f8:	str	x9, [x8, #24]
  4079fc:	mov	x0, x10
  407a00:	mov	x1, x11
  407a04:	str	x8, [sp, #48]
  407a08:	bl	4077ec <ferror@plt+0x49ac>
  407a0c:	ldr	x8, [sp, #48]
  407a10:	str	x0, [x8]
  407a14:	ldr	x9, [x8]
  407a18:	cbz	x9, 407a4c <ferror@plt+0x4c0c>
  407a1c:	ldr	x8, [sp, #48]
  407a20:	ldr	x9, [x8]
  407a24:	ldrb	w10, [x9]
  407a28:	cbnz	w10, 407a34 <ferror@plt+0x4bf4>
  407a2c:	stur	wzr, [x29, #-4]
  407a30:	b	407d60 <ferror@plt+0x4f20>
  407a34:	ldr	x8, [sp, #48]
  407a38:	ldr	x9, [x8]
  407a3c:	sub	x10, x29, #0x30
  407a40:	str	x9, [x8, #8]
  407a44:	mov	x9, xzr
  407a48:	str	x9, [x10, #8]
  407a4c:	str	wzr, [sp, #212]
  407a50:	ldrsw	x8, [sp, #212]
  407a54:	mov	x9, #0x8                   	// #8
  407a58:	mul	x8, x9, x8
  407a5c:	sub	x9, x29, #0x30
  407a60:	add	x8, x9, x8
  407a64:	ldr	x8, [x8]
  407a68:	cbz	x8, 407d5c <ferror@plt+0x4f1c>
  407a6c:	str	wzr, [sp, #208]
  407a70:	ldrsw	x8, [sp, #212]
  407a74:	mov	x9, #0x8                   	// #8
  407a78:	mul	x8, x9, x8
  407a7c:	sub	x9, x29, #0x30
  407a80:	add	x8, x9, x8
  407a84:	ldr	x8, [x8]
  407a88:	ldr	x9, [sp, #48]
  407a8c:	str	x8, [x9]
  407a90:	ldr	x8, [x9]
  407a94:	ldrsb	w10, [x8]
  407a98:	cmp	w10, #0x2f
  407a9c:	b.ne	407bd0 <ferror@plt+0x4d90>  // b.any
  407aa0:	ldr	x8, [sp, #48]
  407aa4:	ldr	x0, [x8]
  407aa8:	add	x1, sp, #0x50
  407aac:	bl	40c7b0 <ferror@plt+0x9970>
  407ab0:	cbz	w0, 407ab8 <ferror@plt+0x4c78>
  407ab4:	b	407d4c <ferror@plt+0x4f0c>
  407ab8:	ldr	x8, [sp, #128]
  407abc:	cbnz	x8, 407acc <ferror@plt+0x4c8c>
  407ac0:	mov	w8, #0x1                   	// #1
  407ac4:	stur	w8, [x29, #-4]
  407ac8:	b	407d60 <ferror@plt+0x4f20>
  407acc:	ldr	x8, [sp, #48]
  407ad0:	ldr	x0, [x8]
  407ad4:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  407ad8:	add	x1, x1, #0x6bc
  407adc:	bl	402910 <fopen@plt>
  407ae0:	str	x0, [sp, #72]
  407ae4:	ldr	x8, [sp, #72]
  407ae8:	cbnz	x8, 407af0 <ferror@plt+0x4cb0>
  407aec:	b	407d4c <ferror@plt+0x4f0c>
  407af0:	ldr	w8, [sp, #208]
  407af4:	mov	w9, #0x0                   	// #0
  407af8:	str	w9, [sp, #44]
  407afc:	cbnz	w8, 407b1c <ferror@plt+0x4cdc>
  407b00:	ldr	x2, [sp, #72]
  407b04:	add	x0, sp, #0xd8
  407b08:	mov	w1, #0x2000                	// #8192
  407b0c:	bl	402df0 <fgets@plt>
  407b10:	cmp	x0, #0x0
  407b14:	cset	w8, ne  // ne = any
  407b18:	str	w8, [sp, #44]
  407b1c:	ldr	w8, [sp, #44]
  407b20:	tbnz	w8, #0, 407b28 <ferror@plt+0x4ce8>
  407b24:	b	407bac <ferror@plt+0x4d6c>
  407b28:	ldrsb	w8, [sp, #216]
  407b2c:	cbz	w8, 407b54 <ferror@plt+0x4d14>
  407b30:	add	x8, sp, #0xd8
  407b34:	mov	x0, x8
  407b38:	str	x8, [sp, #32]
  407b3c:	bl	4026e0 <strlen@plt>
  407b40:	subs	x8, x0, #0x1
  407b44:	ldr	x9, [sp, #32]
  407b48:	add	x8, x9, x8
  407b4c:	mov	w10, #0x0                   	// #0
  407b50:	strb	w10, [x8]
  407b54:	ldrsb	w8, [sp, #216]
  407b58:	cmp	w8, #0x2f
  407b5c:	b.ne	407b74 <ferror@plt+0x4d34>  // b.any
  407b60:	ldr	x8, [sp, #48]
  407b64:	ldr	x9, [x8, #40]
  407b68:	ldr	x9, [x9, #40]
  407b6c:	str	x9, [sp, #24]
  407b70:	b	407b84 <ferror@plt+0x4d44>
  407b74:	ldr	x8, [sp, #48]
  407b78:	ldr	x9, [x8, #40]
  407b7c:	ldr	x9, [x9]
  407b80:	str	x9, [sp, #24]
  407b84:	ldr	x8, [sp, #24]
  407b88:	add	x0, sp, #0xd8
  407b8c:	mov	x1, x8
  407b90:	bl	402b50 <strcmp@plt>
  407b94:	cmp	w0, #0x0
  407b98:	cset	w9, ne  // ne = any
  407b9c:	eor	w9, w9, #0x1
  407ba0:	and	w9, w9, #0x1
  407ba4:	str	w9, [sp, #208]
  407ba8:	b	407af0 <ferror@plt+0x4cb0>
  407bac:	ldr	x0, [sp, #72]
  407bb0:	bl	402900 <fclose@plt>
  407bb4:	ldr	w8, [sp, #208]
  407bb8:	cbz	w8, 407bc8 <ferror@plt+0x4d88>
  407bbc:	mov	w8, #0x1                   	// #1
  407bc0:	stur	w8, [x29, #-4]
  407bc4:	b	407d60 <ferror@plt+0x4f20>
  407bc8:	stur	wzr, [x29, #-4]
  407bcc:	b	407d60 <ferror@plt+0x4f20>
  407bd0:	ldr	x8, [sp, #48]
  407bd4:	ldr	x9, [x8, #40]
  407bd8:	ldr	x0, [x9, #32]
  407bdc:	bl	4026e0 <strlen@plt>
  407be0:	add	x8, x0, #0x8
  407be4:	add	x8, x8, #0x2
  407be8:	cmp	x8, #0x2, lsl #12
  407bec:	b.ls	407bf4 <ferror@plt+0x4db4>  // b.plast
  407bf0:	b	407d4c <ferror@plt+0x4f0c>
  407bf4:	ldr	x8, [sp, #48]
  407bf8:	ldr	x9, [x8, #40]
  407bfc:	ldr	x2, [x9, #32]
  407c00:	ldr	x3, [x8]
  407c04:	add	x0, sp, #0xd8
  407c08:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  407c0c:	add	x1, x1, #0x3d8
  407c10:	bl	402820 <sprintf@plt>
  407c14:	ldur	w10, [x29, #-20]
  407c18:	cbz	w10, 407cf8 <ferror@plt+0x4eb8>
  407c1c:	bl	402830 <getuid@plt>
  407c20:	str	w0, [sp, #68]
  407c24:	bl	402780 <getegid@plt>
  407c28:	str	w0, [sp, #64]
  407c2c:	ldr	x8, [sp, #48]
  407c30:	ldr	x9, [x8, #40]
  407c34:	ldr	w1, [x9, #20]
  407c38:	mov	w0, #0xffffffff            	// #-1
  407c3c:	bl	402c50 <setregid@plt>
  407c40:	cbnz	w0, 407c80 <ferror@plt+0x4e40>
  407c44:	ldr	x8, [sp, #48]
  407c48:	ldr	x9, [x8, #40]
  407c4c:	ldr	w1, [x9, #16]
  407c50:	mov	w10, wzr
  407c54:	mov	w0, w10
  407c58:	bl	402bd0 <setreuid@plt>
  407c5c:	cbnz	w0, 407c80 <ferror@plt+0x4e40>
  407c60:	add	x0, sp, #0xd8
  407c64:	mov	w8, wzr
  407c68:	mov	w1, w8
  407c6c:	bl	407954 <ferror@plt+0x4b14>
  407c70:	cmp	w0, #0x0
  407c74:	cset	w8, eq  // eq = none
  407c78:	and	w8, w8, #0x1
  407c7c:	str	w8, [sp, #208]
  407c80:	mov	w8, wzr
  407c84:	mov	w0, w8
  407c88:	bl	4026b0 <setuid@plt>
  407c8c:	cbnz	w0, 407cb4 <ferror@plt+0x4e74>
  407c90:	ldr	w0, [sp, #68]
  407c94:	mov	w8, wzr
  407c98:	mov	w1, w8
  407c9c:	bl	402bd0 <setreuid@plt>
  407ca0:	cbnz	w0, 407cb4 <ferror@plt+0x4e74>
  407ca4:	ldr	w1, [sp, #64]
  407ca8:	mov	w0, #0xffffffff            	// #-1
  407cac:	bl	402c50 <setregid@plt>
  407cb0:	cbz	w0, 407ce0 <ferror@plt+0x4ea0>
  407cb4:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  407cb8:	add	x0, x0, #0x3de
  407cbc:	bl	402dd0 <gettext@plt>
  407cc0:	mov	w8, #0x1                   	// #1
  407cc4:	str	x0, [sp, #16]
  407cc8:	mov	w0, w8
  407ccc:	ldr	x1, [sp, #16]
  407cd0:	str	w8, [sp, #12]
  407cd4:	bl	402700 <syslog@plt>
  407cd8:	ldr	w0, [sp, #12]
  407cdc:	bl	402720 <exit@plt>
  407ce0:	ldr	w8, [sp, #208]
  407ce4:	cbz	w8, 407cf4 <ferror@plt+0x4eb4>
  407ce8:	mov	w8, #0x1                   	// #1
  407cec:	stur	w8, [x29, #-4]
  407cf0:	b	407d60 <ferror@plt+0x4f20>
  407cf4:	b	407d4c <ferror@plt+0x4f0c>
  407cf8:	add	x0, sp, #0xd8
  407cfc:	mov	w8, wzr
  407d00:	mov	w1, w8
  407d04:	bl	407954 <ferror@plt+0x4b14>
  407d08:	str	w0, [sp, #60]
  407d0c:	ldr	w8, [sp, #60]
  407d10:	cbnz	w8, 407d20 <ferror@plt+0x4ee0>
  407d14:	mov	w8, #0x1                   	// #1
  407d18:	stur	w8, [x29, #-4]
  407d1c:	b	407d60 <ferror@plt+0x4f20>
  407d20:	ldr	w8, [sp, #60]
  407d24:	mov	w9, #0xffffffff            	// #-1
  407d28:	cmp	w8, w9
  407d2c:	b.ne	407d4c <ferror@plt+0x4f0c>  // b.any
  407d30:	bl	402d80 <__errno_location@plt>
  407d34:	ldr	w8, [x0]
  407d38:	cmp	w8, #0xd
  407d3c:	b.ne	407d4c <ferror@plt+0x4f0c>  // b.any
  407d40:	mov	w8, #0xffffffff            	// #-1
  407d44:	stur	w8, [x29, #-4]
  407d48:	b	407d60 <ferror@plt+0x4f20>
  407d4c:	ldr	w8, [sp, #212]
  407d50:	add	w8, w8, #0x1
  407d54:	str	w8, [sp, #212]
  407d58:	b	407a50 <ferror@plt+0x4c10>
  407d5c:	stur	wzr, [x29, #-4]
  407d60:	ldur	w0, [x29, #-4]
  407d64:	add	sp, sp, #0x2, lsl #12
  407d68:	add	sp, sp, #0x110
  407d6c:	ldr	x28, [sp, #16]
  407d70:	ldp	x29, x30, [sp], #32
  407d74:	ret
  407d78:	sub	sp, sp, #0x20
  407d7c:	stp	x29, x30, [sp, #16]
  407d80:	add	x29, sp, #0x10
  407d84:	str	x0, [sp, #8]
  407d88:	ldr	x0, [sp, #8]
  407d8c:	bl	402930 <malloc@plt>
  407d90:	str	x0, [sp]
  407d94:	ldr	x8, [sp]
  407d98:	cbnz	x8, 407db8 <ferror@plt+0x4f78>
  407d9c:	ldr	x8, [sp, #8]
  407da0:	cbz	x8, 407db8 <ferror@plt+0x4f78>
  407da4:	ldr	x2, [sp, #8]
  407da8:	mov	w0, #0x1                   	// #1
  407dac:	adrp	x1, 40d000 <ferror@plt+0xa1c0>
  407db0:	add	x1, x1, #0x512
  407db4:	bl	402e10 <err@plt>
  407db8:	ldr	x0, [sp]
  407dbc:	ldp	x29, x30, [sp, #16]
  407dc0:	add	sp, sp, #0x20
  407dc4:	ret
  407dc8:	sub	sp, sp, #0x20
  407dcc:	stp	x29, x30, [sp, #16]
  407dd0:	add	x29, sp, #0x10
  407dd4:	str	x0, [sp, #8]
  407dd8:	ldr	x8, [sp, #8]
  407ddc:	cbz	x8, 407de4 <ferror@plt+0x4fa4>
  407de0:	b	407e04 <ferror@plt+0x4fc4>
  407de4:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  407de8:	add	x0, x0, #0x1c2
  407dec:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  407df0:	add	x1, x1, #0x1c6
  407df4:	mov	w2, #0x4a                  	// #74
  407df8:	adrp	x3, 40e000 <ferror@plt+0xb1c0>
  407dfc:	add	x3, x3, #0x1d9
  407e00:	bl	402d70 <__assert_fail@plt>
  407e04:	ldr	x0, [sp, #8]
  407e08:	bl	402a70 <strdup@plt>
  407e0c:	str	x0, [sp]
  407e10:	ldr	x8, [sp]
  407e14:	cbnz	x8, 407e28 <ferror@plt+0x4fe8>
  407e18:	mov	w0, #0x1                   	// #1
  407e1c:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  407e20:	add	x1, x1, #0x1f5
  407e24:	bl	402e10 <err@plt>
  407e28:	ldr	x0, [sp]
  407e2c:	ldp	x29, x30, [sp, #16]
  407e30:	add	sp, sp, #0x20
  407e34:	ret
  407e38:	stp	x29, x30, [sp, #-16]!
  407e3c:	mov	x29, sp
  407e40:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  407e44:	add	x8, x8, #0x540
  407e48:	ldr	x8, [x8]
  407e4c:	cbz	x8, 407e70 <ferror@plt+0x5030>
  407e50:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  407e54:	add	x8, x8, #0x540
  407e58:	ldr	x8, [x8]
  407e5c:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  407e60:	add	x9, x9, #0x548
  407e64:	ldr	x0, [x9]
  407e68:	blr	x8
  407e6c:	b	407e7c <ferror@plt+0x503c>
  407e70:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  407e74:	add	x0, x0, #0x40d
  407e78:	bl	407118 <ferror@plt+0x42d8>
  407e7c:	ldp	x29, x30, [sp], #16
  407e80:	ret
  407e84:	sub	sp, sp, #0x10
  407e88:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  407e8c:	add	x8, x8, #0x3f0
  407e90:	str	w0, [sp, #12]
  407e94:	ldr	w9, [sp, #12]
  407e98:	str	w9, [x8]
  407e9c:	add	sp, sp, #0x10
  407ea0:	ret
  407ea4:	sub	sp, sp, #0xd0
  407ea8:	stp	x29, x30, [sp, #192]
  407eac:	add	x29, sp, #0xc0
  407eb0:	mov	w8, #0x400                 	// #1024
  407eb4:	stur	x0, [x29, #-8]
  407eb8:	stur	x1, [x29, #-16]
  407ebc:	stur	x2, [x29, #-24]
  407ec0:	stur	xzr, [x29, #-56]
  407ec4:	stur	w8, [x29, #-60]
  407ec8:	stur	wzr, [x29, #-64]
  407ecc:	stur	wzr, [x29, #-68]
  407ed0:	stur	wzr, [x29, #-72]
  407ed4:	ldur	x9, [x29, #-16]
  407ed8:	str	xzr, [x9]
  407edc:	ldur	x9, [x29, #-8]
  407ee0:	cbz	x9, 407ef0 <ferror@plt+0x50b0>
  407ee4:	ldur	x8, [x29, #-8]
  407ee8:	ldrb	w9, [x8]
  407eec:	cbnz	w9, 407efc <ferror@plt+0x50bc>
  407ef0:	mov	w8, #0xffffffea            	// #-22
  407ef4:	stur	w8, [x29, #-64]
  407ef8:	b	408424 <ferror@plt+0x55e4>
  407efc:	ldur	x8, [x29, #-8]
  407f00:	stur	x8, [x29, #-32]
  407f04:	bl	402b80 <__ctype_b_loc@plt>
  407f08:	ldr	x8, [x0]
  407f0c:	ldur	x9, [x29, #-32]
  407f10:	ldrb	w10, [x9]
  407f14:	ldrh	w10, [x8, w10, sxtw #1]
  407f18:	and	w10, w10, #0x2000
  407f1c:	cbz	w10, 407f30 <ferror@plt+0x50f0>
  407f20:	ldur	x8, [x29, #-32]
  407f24:	add	x8, x8, #0x1
  407f28:	stur	x8, [x29, #-32]
  407f2c:	b	407f04 <ferror@plt+0x50c4>
  407f30:	ldur	x8, [x29, #-32]
  407f34:	ldrsb	w9, [x8]
  407f38:	cmp	w9, #0x2d
  407f3c:	b.ne	407f4c <ferror@plt+0x510c>  // b.any
  407f40:	mov	w8, #0xffffffea            	// #-22
  407f44:	stur	w8, [x29, #-64]
  407f48:	b	408424 <ferror@plt+0x55e4>
  407f4c:	bl	402d80 <__errno_location@plt>
  407f50:	mov	w8, wzr
  407f54:	str	wzr, [x0]
  407f58:	sub	x1, x29, #0x28
  407f5c:	mov	x9, xzr
  407f60:	stur	x9, [x29, #-40]
  407f64:	ldur	x0, [x29, #-8]
  407f68:	mov	w2, w8
  407f6c:	bl	402ae0 <strtoumax@plt>
  407f70:	stur	x0, [x29, #-48]
  407f74:	ldur	x9, [x29, #-40]
  407f78:	ldur	x10, [x29, #-8]
  407f7c:	cmp	x9, x10
  407f80:	b.eq	407fa8 <ferror@plt+0x5168>  // b.none
  407f84:	bl	402d80 <__errno_location@plt>
  407f88:	ldr	w8, [x0]
  407f8c:	cbz	w8, 407fe0 <ferror@plt+0x51a0>
  407f90:	ldur	x8, [x29, #-48]
  407f94:	mov	x9, #0xffffffffffffffff    	// #-1
  407f98:	cmp	x8, x9
  407f9c:	b.eq	407fa8 <ferror@plt+0x5168>  // b.none
  407fa0:	ldur	x8, [x29, #-48]
  407fa4:	cbnz	x8, 407fe0 <ferror@plt+0x51a0>
  407fa8:	bl	402d80 <__errno_location@plt>
  407fac:	ldr	w8, [x0]
  407fb0:	cbz	w8, 407fcc <ferror@plt+0x518c>
  407fb4:	bl	402d80 <__errno_location@plt>
  407fb8:	ldr	w8, [x0]
  407fbc:	mov	w9, wzr
  407fc0:	subs	w8, w9, w8
  407fc4:	str	w8, [sp, #28]
  407fc8:	b	407fd4 <ferror@plt+0x5194>
  407fcc:	mov	w8, #0xffffffea            	// #-22
  407fd0:	str	w8, [sp, #28]
  407fd4:	ldr	w8, [sp, #28]
  407fd8:	stur	w8, [x29, #-64]
  407fdc:	b	408424 <ferror@plt+0x55e4>
  407fe0:	ldur	x8, [x29, #-40]
  407fe4:	cbz	x8, 407ff4 <ferror@plt+0x51b4>
  407fe8:	ldur	x8, [x29, #-40]
  407fec:	ldrb	w9, [x8]
  407ff0:	cbnz	w9, 407ff8 <ferror@plt+0x51b8>
  407ff4:	b	408418 <ferror@plt+0x55d8>
  407ff8:	ldur	x8, [x29, #-40]
  407ffc:	stur	x8, [x29, #-32]
  408000:	ldur	x8, [x29, #-32]
  408004:	ldrsb	w9, [x8, #1]
  408008:	cmp	w9, #0x69
  40800c:	b.ne	408048 <ferror@plt+0x5208>  // b.any
  408010:	ldur	x8, [x29, #-32]
  408014:	ldrsb	w9, [x8, #2]
  408018:	cmp	w9, #0x42
  40801c:	b.eq	408030 <ferror@plt+0x51f0>  // b.none
  408020:	ldur	x8, [x29, #-32]
  408024:	ldrsb	w9, [x8, #2]
  408028:	cmp	w9, #0x62
  40802c:	b.ne	408048 <ferror@plt+0x5208>  // b.any
  408030:	ldur	x8, [x29, #-32]
  408034:	ldrb	w9, [x8, #3]
  408038:	cbnz	w9, 408048 <ferror@plt+0x5208>
  40803c:	mov	w8, #0x400                 	// #1024
  408040:	stur	w8, [x29, #-60]
  408044:	b	40825c <ferror@plt+0x541c>
  408048:	ldur	x8, [x29, #-32]
  40804c:	ldrsb	w9, [x8, #1]
  408050:	cmp	w9, #0x42
  408054:	b.eq	408068 <ferror@plt+0x5228>  // b.none
  408058:	ldur	x8, [x29, #-32]
  40805c:	ldrsb	w9, [x8, #1]
  408060:	cmp	w9, #0x62
  408064:	b.ne	408080 <ferror@plt+0x5240>  // b.any
  408068:	ldur	x8, [x29, #-32]
  40806c:	ldrb	w9, [x8, #2]
  408070:	cbnz	w9, 408080 <ferror@plt+0x5240>
  408074:	mov	w8, #0x3e8                 	// #1000
  408078:	stur	w8, [x29, #-60]
  40807c:	b	40825c <ferror@plt+0x541c>
  408080:	ldur	x8, [x29, #-32]
  408084:	ldrb	w9, [x8, #1]
  408088:	cbz	w9, 40825c <ferror@plt+0x541c>
  40808c:	bl	4028e0 <localeconv@plt>
  408090:	stur	x0, [x29, #-88]
  408094:	ldur	x8, [x29, #-88]
  408098:	cbz	x8, 4080ac <ferror@plt+0x526c>
  40809c:	ldur	x8, [x29, #-88]
  4080a0:	ldr	x8, [x8]
  4080a4:	str	x8, [sp, #16]
  4080a8:	b	4080b4 <ferror@plt+0x5274>
  4080ac:	mov	x8, xzr
  4080b0:	str	x8, [sp, #16]
  4080b4:	ldr	x8, [sp, #16]
  4080b8:	str	x8, [sp, #96]
  4080bc:	ldr	x8, [sp, #96]
  4080c0:	cbz	x8, 4080d4 <ferror@plt+0x5294>
  4080c4:	ldr	x0, [sp, #96]
  4080c8:	bl	4026e0 <strlen@plt>
  4080cc:	str	x0, [sp, #8]
  4080d0:	b	4080dc <ferror@plt+0x529c>
  4080d4:	mov	x8, xzr
  4080d8:	str	x8, [sp, #8]
  4080dc:	ldr	x8, [sp, #8]
  4080e0:	str	x8, [sp, #88]
  4080e4:	ldur	x8, [x29, #-56]
  4080e8:	cbnz	x8, 408250 <ferror@plt+0x5410>
  4080ec:	ldur	x8, [x29, #-32]
  4080f0:	ldrsb	w9, [x8]
  4080f4:	cbz	w9, 408250 <ferror@plt+0x5410>
  4080f8:	ldr	x8, [sp, #96]
  4080fc:	cbz	x8, 408250 <ferror@plt+0x5410>
  408100:	ldr	x0, [sp, #96]
  408104:	ldur	x1, [x29, #-32]
  408108:	ldr	x2, [sp, #88]
  40810c:	bl	402950 <strncmp@plt>
  408110:	cbnz	w0, 408250 <ferror@plt+0x5410>
  408114:	ldur	x8, [x29, #-32]
  408118:	ldr	x9, [sp, #88]
  40811c:	add	x8, x8, x9
  408120:	str	x8, [sp, #80]
  408124:	ldr	x8, [sp, #80]
  408128:	stur	x8, [x29, #-32]
  40812c:	ldur	x8, [x29, #-32]
  408130:	ldrsb	w9, [x8]
  408134:	cmp	w9, #0x30
  408138:	b.ne	408158 <ferror@plt+0x5318>  // b.any
  40813c:	ldur	w8, [x29, #-72]
  408140:	add	w8, w8, #0x1
  408144:	stur	w8, [x29, #-72]
  408148:	ldur	x8, [x29, #-32]
  40814c:	add	x8, x8, #0x1
  408150:	stur	x8, [x29, #-32]
  408154:	b	40812c <ferror@plt+0x52ec>
  408158:	ldur	x8, [x29, #-32]
  40815c:	str	x8, [sp, #80]
  408160:	bl	402b80 <__ctype_b_loc@plt>
  408164:	ldr	x8, [x0]
  408168:	ldr	x9, [sp, #80]
  40816c:	ldrsb	x9, [x9]
  408170:	ldrh	w10, [x8, x9, lsl #1]
  408174:	and	w10, w10, #0x800
  408178:	cbz	w10, 408214 <ferror@plt+0x53d4>
  40817c:	bl	402d80 <__errno_location@plt>
  408180:	mov	w8, wzr
  408184:	str	wzr, [x0]
  408188:	sub	x1, x29, #0x28
  40818c:	mov	x9, xzr
  408190:	stur	x9, [x29, #-40]
  408194:	ldr	x0, [sp, #80]
  408198:	mov	w2, w8
  40819c:	bl	402ae0 <strtoumax@plt>
  4081a0:	stur	x0, [x29, #-56]
  4081a4:	ldur	x9, [x29, #-40]
  4081a8:	ldr	x10, [sp, #80]
  4081ac:	cmp	x9, x10
  4081b0:	b.eq	4081d8 <ferror@plt+0x5398>  // b.none
  4081b4:	bl	402d80 <__errno_location@plt>
  4081b8:	ldr	w8, [x0]
  4081bc:	cbz	w8, 408210 <ferror@plt+0x53d0>
  4081c0:	ldur	x8, [x29, #-56]
  4081c4:	mov	x9, #0xffffffffffffffff    	// #-1
  4081c8:	cmp	x8, x9
  4081cc:	b.eq	4081d8 <ferror@plt+0x5398>  // b.none
  4081d0:	ldur	x8, [x29, #-56]
  4081d4:	cbnz	x8, 408210 <ferror@plt+0x53d0>
  4081d8:	bl	402d80 <__errno_location@plt>
  4081dc:	ldr	w8, [x0]
  4081e0:	cbz	w8, 4081fc <ferror@plt+0x53bc>
  4081e4:	bl	402d80 <__errno_location@plt>
  4081e8:	ldr	w8, [x0]
  4081ec:	mov	w9, wzr
  4081f0:	subs	w8, w9, w8
  4081f4:	str	w8, [sp, #4]
  4081f8:	b	408204 <ferror@plt+0x53c4>
  4081fc:	mov	w8, #0xffffffea            	// #-22
  408200:	str	w8, [sp, #4]
  408204:	ldr	w8, [sp, #4]
  408208:	stur	w8, [x29, #-64]
  40820c:	b	408424 <ferror@plt+0x55e4>
  408210:	b	40821c <ferror@plt+0x53dc>
  408214:	ldur	x8, [x29, #-32]
  408218:	stur	x8, [x29, #-40]
  40821c:	ldur	x8, [x29, #-56]
  408220:	cbz	x8, 408244 <ferror@plt+0x5404>
  408224:	ldur	x8, [x29, #-40]
  408228:	cbz	x8, 408238 <ferror@plt+0x53f8>
  40822c:	ldur	x8, [x29, #-40]
  408230:	ldrb	w9, [x8]
  408234:	cbnz	w9, 408244 <ferror@plt+0x5404>
  408238:	mov	w8, #0xffffffea            	// #-22
  40823c:	stur	w8, [x29, #-64]
  408240:	b	408424 <ferror@plt+0x55e4>
  408244:	ldur	x8, [x29, #-40]
  408248:	stur	x8, [x29, #-32]
  40824c:	b	408000 <ferror@plt+0x51c0>
  408250:	mov	w8, #0xffffffea            	// #-22
  408254:	stur	w8, [x29, #-64]
  408258:	b	408424 <ferror@plt+0x55e4>
  40825c:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  408260:	add	x8, x8, #0x3f8
  408264:	ldr	x0, [x8]
  408268:	ldur	x8, [x29, #-32]
  40826c:	ldrsb	w1, [x8]
  408270:	bl	402c80 <strchr@plt>
  408274:	stur	x0, [x29, #-80]
  408278:	ldur	x8, [x29, #-80]
  40827c:	cbz	x8, 4082a0 <ferror@plt+0x5460>
  408280:	ldur	x8, [x29, #-80]
  408284:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  408288:	add	x9, x9, #0x3f8
  40828c:	ldr	x9, [x9]
  408290:	subs	x8, x8, x9
  408294:	add	x8, x8, #0x1
  408298:	stur	w8, [x29, #-68]
  40829c:	b	4082f0 <ferror@plt+0x54b0>
  4082a0:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  4082a4:	add	x8, x8, #0x400
  4082a8:	ldr	x0, [x8]
  4082ac:	ldur	x8, [x29, #-32]
  4082b0:	ldrsb	w1, [x8]
  4082b4:	bl	402c80 <strchr@plt>
  4082b8:	stur	x0, [x29, #-80]
  4082bc:	ldur	x8, [x29, #-80]
  4082c0:	cbz	x8, 4082e4 <ferror@plt+0x54a4>
  4082c4:	ldur	x8, [x29, #-80]
  4082c8:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  4082cc:	add	x9, x9, #0x400
  4082d0:	ldr	x9, [x9]
  4082d4:	subs	x8, x8, x9
  4082d8:	add	x8, x8, #0x1
  4082dc:	stur	w8, [x29, #-68]
  4082e0:	b	4082f0 <ferror@plt+0x54b0>
  4082e4:	mov	w8, #0xffffffea            	// #-22
  4082e8:	stur	w8, [x29, #-64]
  4082ec:	b	408424 <ferror@plt+0x55e4>
  4082f0:	ldur	w1, [x29, #-60]
  4082f4:	ldur	w2, [x29, #-68]
  4082f8:	sub	x0, x29, #0x30
  4082fc:	bl	408460 <ferror@plt+0x5620>
  408300:	stur	w0, [x29, #-64]
  408304:	ldur	x8, [x29, #-24]
  408308:	cbz	x8, 408318 <ferror@plt+0x54d8>
  40830c:	ldur	w8, [x29, #-68]
  408310:	ldur	x9, [x29, #-24]
  408314:	str	w8, [x9]
  408318:	ldur	x8, [x29, #-56]
  40831c:	cbz	x8, 408418 <ferror@plt+0x55d8>
  408320:	ldur	w8, [x29, #-68]
  408324:	cbz	w8, 408418 <ferror@plt+0x55d8>
  408328:	mov	x8, #0xa                   	// #10
  40832c:	str	x8, [sp, #64]
  408330:	mov	x8, #0x1                   	// #1
  408334:	str	x8, [sp, #56]
  408338:	add	x0, sp, #0x30
  40833c:	str	x8, [sp, #48]
  408340:	ldur	w1, [x29, #-60]
  408344:	ldur	w2, [x29, #-68]
  408348:	bl	408460 <ferror@plt+0x5620>
  40834c:	ldr	x8, [sp, #64]
  408350:	ldur	x9, [x29, #-56]
  408354:	cmp	x8, x9
  408358:	b.cs	408370 <ferror@plt+0x5530>  // b.hs, b.nlast
  40835c:	ldr	x8, [sp, #64]
  408360:	mov	x9, #0xa                   	// #10
  408364:	mul	x8, x8, x9
  408368:	str	x8, [sp, #64]
  40836c:	b	40834c <ferror@plt+0x550c>
  408370:	str	wzr, [sp, #76]
  408374:	ldr	w8, [sp, #76]
  408378:	ldur	w9, [x29, #-72]
  40837c:	cmp	w8, w9
  408380:	b.ge	4083a4 <ferror@plt+0x5564>  // b.tcont
  408384:	ldr	x8, [sp, #64]
  408388:	mov	x9, #0xa                   	// #10
  40838c:	mul	x8, x8, x9
  408390:	str	x8, [sp, #64]
  408394:	ldr	w8, [sp, #76]
  408398:	add	w8, w8, #0x1
  40839c:	str	w8, [sp, #76]
  4083a0:	b	408374 <ferror@plt+0x5534>
  4083a4:	ldur	x8, [x29, #-56]
  4083a8:	mov	x9, #0xa                   	// #10
  4083ac:	udiv	x10, x8, x9
  4083b0:	mul	x10, x10, x9
  4083b4:	subs	x8, x8, x10
  4083b8:	str	w8, [sp, #44]
  4083bc:	ldr	x10, [sp, #64]
  4083c0:	ldr	x11, [sp, #56]
  4083c4:	udiv	x10, x10, x11
  4083c8:	str	x10, [sp, #32]
  4083cc:	ldur	x10, [x29, #-56]
  4083d0:	udiv	x10, x10, x9
  4083d4:	stur	x10, [x29, #-56]
  4083d8:	ldr	x10, [sp, #56]
  4083dc:	mul	x9, x10, x9
  4083e0:	str	x9, [sp, #56]
  4083e4:	ldr	w8, [sp, #44]
  4083e8:	cbz	w8, 408410 <ferror@plt+0x55d0>
  4083ec:	ldr	x8, [sp, #48]
  4083f0:	ldr	x9, [sp, #32]
  4083f4:	ldr	w10, [sp, #44]
  4083f8:	mov	w11, w10
  4083fc:	udiv	x9, x9, x11
  408400:	udiv	x8, x8, x9
  408404:	ldur	x9, [x29, #-48]
  408408:	add	x8, x9, x8
  40840c:	stur	x8, [x29, #-48]
  408410:	ldur	x8, [x29, #-56]
  408414:	cbnz	x8, 4083a4 <ferror@plt+0x5564>
  408418:	ldur	x8, [x29, #-48]
  40841c:	ldur	x9, [x29, #-16]
  408420:	str	x8, [x9]
  408424:	ldur	w8, [x29, #-64]
  408428:	cmp	w8, #0x0
  40842c:	cset	w8, ge  // ge = tcont
  408430:	tbnz	w8, #0, 408450 <ferror@plt+0x5610>
  408434:	ldur	w8, [x29, #-64]
  408438:	mov	w9, wzr
  40843c:	subs	w8, w9, w8
  408440:	str	w8, [sp]
  408444:	bl	402d80 <__errno_location@plt>
  408448:	ldr	w8, [sp]
  40844c:	str	w8, [x0]
  408450:	ldur	w0, [x29, #-64]
  408454:	ldp	x29, x30, [sp, #192]
  408458:	add	sp, sp, #0xd0
  40845c:	ret
  408460:	sub	sp, sp, #0x20
  408464:	str	x0, [sp, #16]
  408468:	str	w1, [sp, #12]
  40846c:	str	w2, [sp, #8]
  408470:	ldr	w8, [sp, #8]
  408474:	subs	w9, w8, #0x1
  408478:	str	w9, [sp, #8]
  40847c:	cbz	w8, 4084c0 <ferror@plt+0x5680>
  408480:	ldrsw	x8, [sp, #12]
  408484:	mov	x9, #0xffffffffffffffff    	// #-1
  408488:	udiv	x8, x9, x8
  40848c:	ldr	x9, [sp, #16]
  408490:	ldr	x9, [x9]
  408494:	cmp	x8, x9
  408498:	b.cs	4084a8 <ferror@plt+0x5668>  // b.hs, b.nlast
  40849c:	mov	w8, #0xffffffde            	// #-34
  4084a0:	str	w8, [sp, #28]
  4084a4:	b	4084c4 <ferror@plt+0x5684>
  4084a8:	ldrsw	x8, [sp, #12]
  4084ac:	ldr	x9, [sp, #16]
  4084b0:	ldr	x10, [x9]
  4084b4:	mul	x8, x10, x8
  4084b8:	str	x8, [x9]
  4084bc:	b	408470 <ferror@plt+0x5630>
  4084c0:	str	wzr, [sp, #28]
  4084c4:	ldr	w0, [sp, #28]
  4084c8:	add	sp, sp, #0x20
  4084cc:	ret
  4084d0:	sub	sp, sp, #0x20
  4084d4:	stp	x29, x30, [sp, #16]
  4084d8:	add	x29, sp, #0x10
  4084dc:	mov	x8, xzr
  4084e0:	str	x0, [sp, #8]
  4084e4:	str	x1, [sp]
  4084e8:	ldr	x0, [sp, #8]
  4084ec:	ldr	x1, [sp]
  4084f0:	mov	x2, x8
  4084f4:	bl	407ea4 <ferror@plt+0x5064>
  4084f8:	ldp	x29, x30, [sp, #16]
  4084fc:	add	sp, sp, #0x20
  408500:	ret
  408504:	sub	sp, sp, #0x30
  408508:	stp	x29, x30, [sp, #32]
  40850c:	add	x29, sp, #0x20
  408510:	stur	x0, [x29, #-8]
  408514:	str	x1, [sp, #16]
  408518:	ldur	x8, [x29, #-8]
  40851c:	str	x8, [sp, #8]
  408520:	ldr	x8, [sp, #8]
  408524:	mov	w9, #0x0                   	// #0
  408528:	str	w9, [sp, #4]
  40852c:	cbz	x8, 408564 <ferror@plt+0x5724>
  408530:	ldr	x8, [sp, #8]
  408534:	ldrsb	w9, [x8]
  408538:	mov	w10, #0x0                   	// #0
  40853c:	str	w10, [sp, #4]
  408540:	cbz	w9, 408564 <ferror@plt+0x5724>
  408544:	bl	402b80 <__ctype_b_loc@plt>
  408548:	ldr	x8, [x0]
  40854c:	ldr	x9, [sp, #8]
  408550:	ldrb	w10, [x9]
  408554:	ldrh	w10, [x8, w10, sxtw #1]
  408558:	tst	w10, #0x800
  40855c:	cset	w10, ne  // ne = any
  408560:	str	w10, [sp, #4]
  408564:	ldr	w8, [sp, #4]
  408568:	tbnz	w8, #0, 408570 <ferror@plt+0x5730>
  40856c:	b	408580 <ferror@plt+0x5740>
  408570:	ldr	x8, [sp, #8]
  408574:	add	x8, x8, #0x1
  408578:	str	x8, [sp, #8]
  40857c:	b	408520 <ferror@plt+0x56e0>
  408580:	ldr	x8, [sp, #16]
  408584:	cbz	x8, 408594 <ferror@plt+0x5754>
  408588:	ldr	x8, [sp, #8]
  40858c:	ldr	x9, [sp, #16]
  408590:	str	x8, [x9]
  408594:	ldr	x8, [sp, #8]
  408598:	mov	w9, #0x0                   	// #0
  40859c:	str	w9, [sp]
  4085a0:	cbz	x8, 4085d4 <ferror@plt+0x5794>
  4085a4:	ldr	x8, [sp, #8]
  4085a8:	ldur	x9, [x29, #-8]
  4085ac:	mov	w10, #0x0                   	// #0
  4085b0:	cmp	x8, x9
  4085b4:	str	w10, [sp]
  4085b8:	b.ls	4085d4 <ferror@plt+0x5794>  // b.plast
  4085bc:	ldr	x8, [sp, #8]
  4085c0:	ldrb	w9, [x8]
  4085c4:	cmp	w9, #0x0
  4085c8:	cset	w9, ne  // ne = any
  4085cc:	eor	w9, w9, #0x1
  4085d0:	str	w9, [sp]
  4085d4:	ldr	w8, [sp]
  4085d8:	and	w0, w8, #0x1
  4085dc:	ldp	x29, x30, [sp, #32]
  4085e0:	add	sp, sp, #0x30
  4085e4:	ret
  4085e8:	sub	sp, sp, #0x30
  4085ec:	stp	x29, x30, [sp, #32]
  4085f0:	add	x29, sp, #0x20
  4085f4:	stur	x0, [x29, #-8]
  4085f8:	str	x1, [sp, #16]
  4085fc:	ldur	x8, [x29, #-8]
  408600:	str	x8, [sp, #8]
  408604:	ldr	x8, [sp, #8]
  408608:	mov	w9, #0x0                   	// #0
  40860c:	str	w9, [sp, #4]
  408610:	cbz	x8, 408648 <ferror@plt+0x5808>
  408614:	ldr	x8, [sp, #8]
  408618:	ldrsb	w9, [x8]
  40861c:	mov	w10, #0x0                   	// #0
  408620:	str	w10, [sp, #4]
  408624:	cbz	w9, 408648 <ferror@plt+0x5808>
  408628:	bl	402b80 <__ctype_b_loc@plt>
  40862c:	ldr	x8, [x0]
  408630:	ldr	x9, [sp, #8]
  408634:	ldrb	w10, [x9]
  408638:	ldrh	w10, [x8, w10, sxtw #1]
  40863c:	tst	w10, #0x1000
  408640:	cset	w10, ne  // ne = any
  408644:	str	w10, [sp, #4]
  408648:	ldr	w8, [sp, #4]
  40864c:	tbnz	w8, #0, 408654 <ferror@plt+0x5814>
  408650:	b	408664 <ferror@plt+0x5824>
  408654:	ldr	x8, [sp, #8]
  408658:	add	x8, x8, #0x1
  40865c:	str	x8, [sp, #8]
  408660:	b	408604 <ferror@plt+0x57c4>
  408664:	ldr	x8, [sp, #16]
  408668:	cbz	x8, 408678 <ferror@plt+0x5838>
  40866c:	ldr	x8, [sp, #8]
  408670:	ldr	x9, [sp, #16]
  408674:	str	x8, [x9]
  408678:	ldr	x8, [sp, #8]
  40867c:	mov	w9, #0x0                   	// #0
  408680:	str	w9, [sp]
  408684:	cbz	x8, 4086b8 <ferror@plt+0x5878>
  408688:	ldr	x8, [sp, #8]
  40868c:	ldur	x9, [x29, #-8]
  408690:	mov	w10, #0x0                   	// #0
  408694:	cmp	x8, x9
  408698:	str	w10, [sp]
  40869c:	b.ls	4086b8 <ferror@plt+0x5878>  // b.plast
  4086a0:	ldr	x8, [sp, #8]
  4086a4:	ldrb	w9, [x8]
  4086a8:	cmp	w9, #0x0
  4086ac:	cset	w9, ne  // ne = any
  4086b0:	eor	w9, w9, #0x1
  4086b4:	str	w9, [sp]
  4086b8:	ldr	w8, [sp]
  4086bc:	and	w0, w8, #0x1
  4086c0:	ldp	x29, x30, [sp, #32]
  4086c4:	add	sp, sp, #0x30
  4086c8:	ret
  4086cc:	sub	sp, sp, #0x150
  4086d0:	stp	x29, x30, [sp, #304]
  4086d4:	str	x28, [sp, #320]
  4086d8:	add	x29, sp, #0x130
  4086dc:	str	q7, [sp, #160]
  4086e0:	str	q6, [sp, #144]
  4086e4:	str	q5, [sp, #128]
  4086e8:	str	q4, [sp, #112]
  4086ec:	str	q3, [sp, #96]
  4086f0:	str	q2, [sp, #80]
  4086f4:	str	q1, [sp, #64]
  4086f8:	str	q0, [sp, #48]
  4086fc:	stur	x7, [x29, #-80]
  408700:	stur	x6, [x29, #-88]
  408704:	stur	x5, [x29, #-96]
  408708:	stur	x4, [x29, #-104]
  40870c:	stur	x3, [x29, #-112]
  408710:	stur	x2, [x29, #-120]
  408714:	stur	x0, [x29, #-16]
  408718:	stur	x1, [x29, #-24]
  40871c:	mov	w8, #0xffffff80            	// #-128
  408720:	stur	w8, [x29, #-44]
  408724:	mov	w8, #0xffffffd0            	// #-48
  408728:	stur	w8, [x29, #-48]
  40872c:	add	x9, sp, #0x30
  408730:	add	x9, x9, #0x80
  408734:	stur	x9, [x29, #-56]
  408738:	sub	x9, x29, #0x78
  40873c:	add	x9, x9, #0x30
  408740:	stur	x9, [x29, #-64]
  408744:	add	x9, x29, #0x20
  408748:	stur	x9, [x29, #-72]
  40874c:	b	408750 <ferror@plt+0x5910>
  408750:	sub	x8, x29, #0x48
  408754:	add	x8, x8, #0x18
  408758:	ldur	w9, [x29, #-48]
  40875c:	mov	w10, w9
  408760:	str	x8, [sp, #40]
  408764:	str	w10, [sp, #36]
  408768:	tbz	w9, #31, 4087a0 <ferror@plt+0x5960>
  40876c:	b	408770 <ferror@plt+0x5930>
  408770:	ldr	w8, [sp, #36]
  408774:	add	w9, w8, #0x8
  408778:	ldr	x10, [sp, #40]
  40877c:	str	w9, [x10]
  408780:	subs	w9, w9, #0x0
  408784:	b.gt	4087a0 <ferror@plt+0x5960>
  408788:	b	40878c <ferror@plt+0x594c>
  40878c:	ldur	x8, [x29, #-64]
  408790:	ldr	w9, [sp, #36]
  408794:	add	x8, x8, w9, sxtw
  408798:	str	x8, [sp, #24]
  40879c:	b	4087b4 <ferror@plt+0x5974>
  4087a0:	ldur	x8, [x29, #-72]
  4087a4:	add	x9, x8, #0x8
  4087a8:	stur	x9, [x29, #-72]
  4087ac:	str	x8, [sp, #24]
  4087b0:	b	4087b4 <ferror@plt+0x5974>
  4087b4:	ldr	x8, [sp, #24]
  4087b8:	ldr	x8, [x8]
  4087bc:	stur	x8, [x29, #-32]
  4087c0:	ldur	x8, [x29, #-32]
  4087c4:	cbnz	x8, 4087d0 <ferror@plt+0x5990>
  4087c8:	b	4087cc <ferror@plt+0x598c>
  4087cc:	b	4088a4 <ferror@plt+0x5a64>
  4087d0:	sub	x8, x29, #0x48
  4087d4:	add	x8, x8, #0x18
  4087d8:	ldur	w9, [x29, #-48]
  4087dc:	mov	w10, w9
  4087e0:	str	x8, [sp, #16]
  4087e4:	str	w10, [sp, #12]
  4087e8:	tbz	w9, #31, 408820 <ferror@plt+0x59e0>
  4087ec:	b	4087f0 <ferror@plt+0x59b0>
  4087f0:	ldr	w8, [sp, #12]
  4087f4:	add	w9, w8, #0x8
  4087f8:	ldr	x10, [sp, #16]
  4087fc:	str	w9, [x10]
  408800:	subs	w9, w9, #0x0
  408804:	b.gt	408820 <ferror@plt+0x59e0>
  408808:	b	40880c <ferror@plt+0x59cc>
  40880c:	ldur	x8, [x29, #-64]
  408810:	ldr	w9, [sp, #12]
  408814:	add	x8, x8, w9, sxtw
  408818:	str	x8, [sp]
  40881c:	b	408834 <ferror@plt+0x59f4>
  408820:	ldur	x8, [x29, #-72]
  408824:	add	x9, x8, #0x8
  408828:	stur	x9, [x29, #-72]
  40882c:	str	x8, [sp]
  408830:	b	408834 <ferror@plt+0x59f4>
  408834:	ldr	x8, [sp]
  408838:	ldr	x8, [x8]
  40883c:	stur	x8, [x29, #-40]
  408840:	ldur	x8, [x29, #-40]
  408844:	cbnz	x8, 408850 <ferror@plt+0x5a10>
  408848:	b	40884c <ferror@plt+0x5a0c>
  40884c:	b	4088a4 <ferror@plt+0x5a64>
  408850:	ldur	x0, [x29, #-16]
  408854:	ldur	x1, [x29, #-32]
  408858:	bl	402b50 <strcmp@plt>
  40885c:	cbnz	w0, 408870 <ferror@plt+0x5a30>
  408860:	b	408864 <ferror@plt+0x5a24>
  408864:	mov	w8, #0x1                   	// #1
  408868:	stur	w8, [x29, #-4]
  40886c:	b	4088c0 <ferror@plt+0x5a80>
  408870:	ldur	x0, [x29, #-16]
  408874:	ldur	x1, [x29, #-40]
  408878:	bl	402b50 <strcmp@plt>
  40887c:	cbnz	w0, 408890 <ferror@plt+0x5a50>
  408880:	b	408884 <ferror@plt+0x5a44>
  408884:	mov	w8, wzr
  408888:	stur	w8, [x29, #-4]
  40888c:	b	4088c0 <ferror@plt+0x5a80>
  408890:	b	408894 <ferror@plt+0x5a54>
  408894:	b	408898 <ferror@plt+0x5a58>
  408898:	mov	w8, #0x1                   	// #1
  40889c:	cbnz	w8, 408750 <ferror@plt+0x5910>
  4088a0:	b	4088a4 <ferror@plt+0x5a64>
  4088a4:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  4088a8:	ldr	w0, [x8, #1008]
  4088ac:	ldur	x2, [x29, #-24]
  4088b0:	ldur	x3, [x29, #-16]
  4088b4:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  4088b8:	add	x1, x1, #0x44a
  4088bc:	bl	402d30 <errx@plt>
  4088c0:	ldur	w0, [x29, #-4]
  4088c4:	ldr	x28, [sp, #320]
  4088c8:	ldp	x29, x30, [sp, #304]
  4088cc:	add	sp, sp, #0x150
  4088d0:	ret
  4088d4:	sub	sp, sp, #0x20
  4088d8:	str	x0, [sp, #16]
  4088dc:	str	x1, [sp, #8]
  4088e0:	str	w2, [sp, #4]
  4088e4:	ldr	x8, [sp, #8]
  4088e8:	subs	x9, x8, #0x1
  4088ec:	str	x9, [sp, #8]
  4088f0:	mov	w10, #0x0                   	// #0
  4088f4:	str	w10, [sp]
  4088f8:	cbz	x8, 408910 <ferror@plt+0x5ad0>
  4088fc:	ldr	x8, [sp, #16]
  408900:	ldrsb	w9, [x8]
  408904:	cmp	w9, #0x0
  408908:	cset	w9, ne  // ne = any
  40890c:	str	w9, [sp]
  408910:	ldr	w8, [sp]
  408914:	tbnz	w8, #0, 40891c <ferror@plt+0x5adc>
  408918:	b	408954 <ferror@plt+0x5b14>
  40891c:	ldr	x8, [sp, #16]
  408920:	ldrsb	w9, [x8]
  408924:	ldr	w10, [sp, #4]
  408928:	lsl	w10, w10, #24
  40892c:	asr	w10, w10, #24
  408930:	cmp	w9, w10
  408934:	b.ne	408944 <ferror@plt+0x5b04>  // b.any
  408938:	ldr	x8, [sp, #16]
  40893c:	str	x8, [sp, #24]
  408940:	b	40895c <ferror@plt+0x5b1c>
  408944:	ldr	x8, [sp, #16]
  408948:	add	x8, x8, #0x1
  40894c:	str	x8, [sp, #16]
  408950:	b	4088e4 <ferror@plt+0x5aa4>
  408954:	mov	x8, xzr
  408958:	str	x8, [sp, #24]
  40895c:	ldr	x0, [sp, #24]
  408960:	add	sp, sp, #0x20
  408964:	ret
  408968:	sub	sp, sp, #0x30
  40896c:	stp	x29, x30, [sp, #32]
  408970:	add	x29, sp, #0x20
  408974:	mov	w8, #0xffff8000            	// #-32768
  408978:	stur	x0, [x29, #-8]
  40897c:	str	x1, [sp, #16]
  408980:	ldur	x0, [x29, #-8]
  408984:	ldr	x1, [sp, #16]
  408988:	str	w8, [sp, #8]
  40898c:	bl	4089f4 <ferror@plt+0x5bb4>
  408990:	str	w0, [sp, #12]
  408994:	ldr	w8, [sp, #12]
  408998:	ldr	w9, [sp, #8]
  40899c:	cmp	w8, w9
  4089a0:	b.lt	4089b4 <ferror@plt+0x5b74>  // b.tstop
  4089a4:	ldr	w8, [sp, #12]
  4089a8:	mov	w9, #0x7fff                	// #32767
  4089ac:	cmp	w8, w9
  4089b0:	b.le	4089e0 <ferror@plt+0x5ba0>
  4089b4:	bl	402d80 <__errno_location@plt>
  4089b8:	mov	w8, #0x22                  	// #34
  4089bc:	str	w8, [x0]
  4089c0:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  4089c4:	add	x9, x9, #0x3f0
  4089c8:	ldr	w0, [x9]
  4089cc:	ldr	x2, [sp, #16]
  4089d0:	ldur	x3, [x29, #-8]
  4089d4:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  4089d8:	add	x1, x1, #0x44a
  4089dc:	bl	402e10 <err@plt>
  4089e0:	ldr	w8, [sp, #12]
  4089e4:	mov	w0, w8
  4089e8:	ldp	x29, x30, [sp, #32]
  4089ec:	add	sp, sp, #0x30
  4089f0:	ret
  4089f4:	sub	sp, sp, #0x30
  4089f8:	stp	x29, x30, [sp, #32]
  4089fc:	add	x29, sp, #0x20
  408a00:	mov	x8, #0xffffffff80000000    	// #-2147483648
  408a04:	stur	x0, [x29, #-8]
  408a08:	str	x1, [sp, #16]
  408a0c:	ldur	x0, [x29, #-8]
  408a10:	ldr	x1, [sp, #16]
  408a14:	str	x8, [sp]
  408a18:	bl	408b64 <ferror@plt+0x5d24>
  408a1c:	str	x0, [sp, #8]
  408a20:	ldr	x8, [sp, #8]
  408a24:	ldr	x9, [sp]
  408a28:	cmp	x8, x9
  408a2c:	b.lt	408a40 <ferror@plt+0x5c00>  // b.tstop
  408a30:	ldr	x8, [sp, #8]
  408a34:	mov	x9, #0x7fffffff            	// #2147483647
  408a38:	cmp	x8, x9
  408a3c:	b.le	408a6c <ferror@plt+0x5c2c>
  408a40:	bl	402d80 <__errno_location@plt>
  408a44:	mov	w8, #0x22                  	// #34
  408a48:	str	w8, [x0]
  408a4c:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  408a50:	add	x9, x9, #0x3f0
  408a54:	ldr	w0, [x9]
  408a58:	ldr	x2, [sp, #16]
  408a5c:	ldur	x3, [x29, #-8]
  408a60:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  408a64:	add	x1, x1, #0x44a
  408a68:	bl	402e10 <err@plt>
  408a6c:	ldr	x8, [sp, #8]
  408a70:	mov	w0, w8
  408a74:	ldp	x29, x30, [sp, #32]
  408a78:	add	sp, sp, #0x30
  408a7c:	ret
  408a80:	sub	sp, sp, #0x20
  408a84:	stp	x29, x30, [sp, #16]
  408a88:	add	x29, sp, #0x10
  408a8c:	mov	w2, #0xa                   	// #10
  408a90:	str	x0, [sp, #8]
  408a94:	str	x1, [sp]
  408a98:	ldr	x0, [sp, #8]
  408a9c:	ldr	x1, [sp]
  408aa0:	bl	408ab0 <ferror@plt+0x5c70>
  408aa4:	ldp	x29, x30, [sp, #16]
  408aa8:	add	sp, sp, #0x20
  408aac:	ret
  408ab0:	sub	sp, sp, #0x30
  408ab4:	stp	x29, x30, [sp, #32]
  408ab8:	add	x29, sp, #0x20
  408abc:	mov	w8, #0xffff                	// #65535
  408ac0:	stur	x0, [x29, #-8]
  408ac4:	str	x1, [sp, #16]
  408ac8:	str	w2, [sp, #12]
  408acc:	ldur	x0, [x29, #-8]
  408ad0:	ldr	x1, [sp, #16]
  408ad4:	ldr	w2, [sp, #12]
  408ad8:	str	w8, [sp, #4]
  408adc:	bl	408c78 <ferror@plt+0x5e38>
  408ae0:	str	w0, [sp, #8]
  408ae4:	ldr	w8, [sp, #8]
  408ae8:	ldr	w9, [sp, #4]
  408aec:	cmp	w8, w9
  408af0:	b.ls	408b20 <ferror@plt+0x5ce0>  // b.plast
  408af4:	bl	402d80 <__errno_location@plt>
  408af8:	mov	w8, #0x22                  	// #34
  408afc:	str	w8, [x0]
  408b00:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  408b04:	add	x9, x9, #0x3f0
  408b08:	ldr	w0, [x9]
  408b0c:	ldr	x2, [sp, #16]
  408b10:	ldur	x3, [x29, #-8]
  408b14:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  408b18:	add	x1, x1, #0x44a
  408b1c:	bl	402e10 <err@plt>
  408b20:	ldr	w8, [sp, #8]
  408b24:	mov	w0, w8
  408b28:	ldp	x29, x30, [sp, #32]
  408b2c:	add	sp, sp, #0x30
  408b30:	ret
  408b34:	sub	sp, sp, #0x20
  408b38:	stp	x29, x30, [sp, #16]
  408b3c:	add	x29, sp, #0x10
  408b40:	mov	w2, #0x10                  	// #16
  408b44:	str	x0, [sp, #8]
  408b48:	str	x1, [sp]
  408b4c:	ldr	x0, [sp, #8]
  408b50:	ldr	x1, [sp]
  408b54:	bl	408ab0 <ferror@plt+0x5c70>
  408b58:	ldp	x29, x30, [sp, #16]
  408b5c:	add	sp, sp, #0x20
  408b60:	ret
  408b64:	sub	sp, sp, #0x30
  408b68:	stp	x29, x30, [sp, #32]
  408b6c:	add	x29, sp, #0x20
  408b70:	mov	x8, xzr
  408b74:	stur	x0, [x29, #-8]
  408b78:	str	x1, [sp, #16]
  408b7c:	str	x8, [sp]
  408b80:	bl	402d80 <__errno_location@plt>
  408b84:	str	wzr, [x0]
  408b88:	ldur	x8, [x29, #-8]
  408b8c:	cbz	x8, 408b9c <ferror@plt+0x5d5c>
  408b90:	ldur	x8, [x29, #-8]
  408b94:	ldrsb	w9, [x8]
  408b98:	cbnz	w9, 408ba0 <ferror@plt+0x5d60>
  408b9c:	b	408bf8 <ferror@plt+0x5db8>
  408ba0:	ldur	x0, [x29, #-8]
  408ba4:	mov	x1, sp
  408ba8:	mov	w2, #0xa                   	// #10
  408bac:	bl	402770 <strtoimax@plt>
  408bb0:	str	x0, [sp, #8]
  408bb4:	bl	402d80 <__errno_location@plt>
  408bb8:	ldr	w8, [x0]
  408bbc:	cbnz	w8, 408be4 <ferror@plt+0x5da4>
  408bc0:	ldur	x8, [x29, #-8]
  408bc4:	ldr	x9, [sp]
  408bc8:	cmp	x8, x9
  408bcc:	b.eq	408be4 <ferror@plt+0x5da4>  // b.none
  408bd0:	ldr	x8, [sp]
  408bd4:	cbz	x8, 408be8 <ferror@plt+0x5da8>
  408bd8:	ldr	x8, [sp]
  408bdc:	ldrsb	w9, [x8]
  408be0:	cbz	w9, 408be8 <ferror@plt+0x5da8>
  408be4:	b	408bf8 <ferror@plt+0x5db8>
  408be8:	ldr	x0, [sp, #8]
  408bec:	ldp	x29, x30, [sp, #32]
  408bf0:	add	sp, sp, #0x30
  408bf4:	ret
  408bf8:	bl	402d80 <__errno_location@plt>
  408bfc:	ldr	w8, [x0]
  408c00:	cmp	w8, #0x22
  408c04:	b.ne	408c28 <ferror@plt+0x5de8>  // b.any
  408c08:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  408c0c:	add	x8, x8, #0x3f0
  408c10:	ldr	w0, [x8]
  408c14:	ldr	x2, [sp, #16]
  408c18:	ldur	x3, [x29, #-8]
  408c1c:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  408c20:	add	x1, x1, #0x44a
  408c24:	bl	402e10 <err@plt>
  408c28:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  408c2c:	add	x8, x8, #0x3f0
  408c30:	ldr	w0, [x8]
  408c34:	ldr	x2, [sp, #16]
  408c38:	ldur	x3, [x29, #-8]
  408c3c:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  408c40:	add	x1, x1, #0x44a
  408c44:	bl	402d30 <errx@plt>
  408c48:	sub	sp, sp, #0x20
  408c4c:	stp	x29, x30, [sp, #16]
  408c50:	add	x29, sp, #0x10
  408c54:	mov	w2, #0xa                   	// #10
  408c58:	str	x0, [sp, #8]
  408c5c:	str	x1, [sp]
  408c60:	ldr	x0, [sp, #8]
  408c64:	ldr	x1, [sp]
  408c68:	bl	408c78 <ferror@plt+0x5e38>
  408c6c:	ldp	x29, x30, [sp, #16]
  408c70:	add	sp, sp, #0x20
  408c74:	ret
  408c78:	sub	sp, sp, #0x40
  408c7c:	stp	x29, x30, [sp, #48]
  408c80:	add	x29, sp, #0x30
  408c84:	mov	x8, #0xffffffff            	// #4294967295
  408c88:	stur	x0, [x29, #-8]
  408c8c:	stur	x1, [x29, #-16]
  408c90:	stur	w2, [x29, #-20]
  408c94:	ldur	x0, [x29, #-8]
  408c98:	ldur	x1, [x29, #-16]
  408c9c:	ldur	w2, [x29, #-20]
  408ca0:	str	x8, [sp, #8]
  408ca4:	bl	408d5c <ferror@plt+0x5f1c>
  408ca8:	str	x0, [sp, #16]
  408cac:	ldr	x8, [sp, #16]
  408cb0:	ldr	x9, [sp, #8]
  408cb4:	cmp	x8, x9
  408cb8:	b.ls	408ce8 <ferror@plt+0x5ea8>  // b.plast
  408cbc:	bl	402d80 <__errno_location@plt>
  408cc0:	mov	w8, #0x22                  	// #34
  408cc4:	str	w8, [x0]
  408cc8:	adrp	x9, 41f000 <ferror@plt+0x1c1c0>
  408ccc:	add	x9, x9, #0x3f0
  408cd0:	ldr	w0, [x9]
  408cd4:	ldur	x2, [x29, #-16]
  408cd8:	ldur	x3, [x29, #-8]
  408cdc:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  408ce0:	add	x1, x1, #0x44a
  408ce4:	bl	402e10 <err@plt>
  408ce8:	ldr	x8, [sp, #16]
  408cec:	mov	w0, w8
  408cf0:	ldp	x29, x30, [sp, #48]
  408cf4:	add	sp, sp, #0x40
  408cf8:	ret
  408cfc:	sub	sp, sp, #0x20
  408d00:	stp	x29, x30, [sp, #16]
  408d04:	add	x29, sp, #0x10
  408d08:	mov	w2, #0x10                  	// #16
  408d0c:	str	x0, [sp, #8]
  408d10:	str	x1, [sp]
  408d14:	ldr	x0, [sp, #8]
  408d18:	ldr	x1, [sp]
  408d1c:	bl	408c78 <ferror@plt+0x5e38>
  408d20:	ldp	x29, x30, [sp, #16]
  408d24:	add	sp, sp, #0x20
  408d28:	ret
  408d2c:	sub	sp, sp, #0x20
  408d30:	stp	x29, x30, [sp, #16]
  408d34:	add	x29, sp, #0x10
  408d38:	mov	w2, #0xa                   	// #10
  408d3c:	str	x0, [sp, #8]
  408d40:	str	x1, [sp]
  408d44:	ldr	x0, [sp, #8]
  408d48:	ldr	x1, [sp]
  408d4c:	bl	408d5c <ferror@plt+0x5f1c>
  408d50:	ldp	x29, x30, [sp, #16]
  408d54:	add	sp, sp, #0x20
  408d58:	ret
  408d5c:	sub	sp, sp, #0x40
  408d60:	stp	x29, x30, [sp, #48]
  408d64:	add	x29, sp, #0x30
  408d68:	mov	x8, xzr
  408d6c:	stur	x0, [x29, #-8]
  408d70:	stur	x1, [x29, #-16]
  408d74:	stur	w2, [x29, #-20]
  408d78:	str	x8, [sp, #8]
  408d7c:	bl	402d80 <__errno_location@plt>
  408d80:	str	wzr, [x0]
  408d84:	ldur	x8, [x29, #-8]
  408d88:	cbz	x8, 408d98 <ferror@plt+0x5f58>
  408d8c:	ldur	x8, [x29, #-8]
  408d90:	ldrsb	w9, [x8]
  408d94:	cbnz	w9, 408d9c <ferror@plt+0x5f5c>
  408d98:	b	408df4 <ferror@plt+0x5fb4>
  408d9c:	ldur	x0, [x29, #-8]
  408da0:	ldur	w2, [x29, #-20]
  408da4:	add	x1, sp, #0x8
  408da8:	bl	402ae0 <strtoumax@plt>
  408dac:	str	x0, [sp, #16]
  408db0:	bl	402d80 <__errno_location@plt>
  408db4:	ldr	w8, [x0]
  408db8:	cbnz	w8, 408de0 <ferror@plt+0x5fa0>
  408dbc:	ldur	x8, [x29, #-8]
  408dc0:	ldr	x9, [sp, #8]
  408dc4:	cmp	x8, x9
  408dc8:	b.eq	408de0 <ferror@plt+0x5fa0>  // b.none
  408dcc:	ldr	x8, [sp, #8]
  408dd0:	cbz	x8, 408de4 <ferror@plt+0x5fa4>
  408dd4:	ldr	x8, [sp, #8]
  408dd8:	ldrsb	w9, [x8]
  408ddc:	cbz	w9, 408de4 <ferror@plt+0x5fa4>
  408de0:	b	408df4 <ferror@plt+0x5fb4>
  408de4:	ldr	x0, [sp, #16]
  408de8:	ldp	x29, x30, [sp, #48]
  408dec:	add	sp, sp, #0x40
  408df0:	ret
  408df4:	bl	402d80 <__errno_location@plt>
  408df8:	ldr	w8, [x0]
  408dfc:	cmp	w8, #0x22
  408e00:	b.ne	408e24 <ferror@plt+0x5fe4>  // b.any
  408e04:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  408e08:	add	x8, x8, #0x3f0
  408e0c:	ldr	w0, [x8]
  408e10:	ldur	x2, [x29, #-16]
  408e14:	ldur	x3, [x29, #-8]
  408e18:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  408e1c:	add	x1, x1, #0x44a
  408e20:	bl	402e10 <err@plt>
  408e24:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  408e28:	add	x8, x8, #0x3f0
  408e2c:	ldr	w0, [x8]
  408e30:	ldur	x2, [x29, #-16]
  408e34:	ldur	x3, [x29, #-8]
  408e38:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  408e3c:	add	x1, x1, #0x44a
  408e40:	bl	402d30 <errx@plt>
  408e44:	sub	sp, sp, #0x20
  408e48:	stp	x29, x30, [sp, #16]
  408e4c:	add	x29, sp, #0x10
  408e50:	mov	w2, #0x10                  	// #16
  408e54:	str	x0, [sp, #8]
  408e58:	str	x1, [sp]
  408e5c:	ldr	x0, [sp, #8]
  408e60:	ldr	x1, [sp]
  408e64:	bl	408d5c <ferror@plt+0x5f1c>
  408e68:	ldp	x29, x30, [sp, #16]
  408e6c:	add	sp, sp, #0x20
  408e70:	ret
  408e74:	sub	sp, sp, #0x30
  408e78:	stp	x29, x30, [sp, #32]
  408e7c:	add	x29, sp, #0x20
  408e80:	mov	x8, xzr
  408e84:	stur	x0, [x29, #-8]
  408e88:	str	x1, [sp, #16]
  408e8c:	str	x8, [sp]
  408e90:	bl	402d80 <__errno_location@plt>
  408e94:	str	wzr, [x0]
  408e98:	ldur	x8, [x29, #-8]
  408e9c:	cbz	x8, 408eac <ferror@plt+0x606c>
  408ea0:	ldur	x8, [x29, #-8]
  408ea4:	ldrsb	w9, [x8]
  408ea8:	cbnz	w9, 408eb0 <ferror@plt+0x6070>
  408eac:	b	408f04 <ferror@plt+0x60c4>
  408eb0:	ldur	x0, [x29, #-8]
  408eb4:	mov	x1, sp
  408eb8:	bl	4027a0 <strtod@plt>
  408ebc:	str	d0, [sp, #8]
  408ec0:	bl	402d80 <__errno_location@plt>
  408ec4:	ldr	w8, [x0]
  408ec8:	cbnz	w8, 408ef0 <ferror@plt+0x60b0>
  408ecc:	ldur	x8, [x29, #-8]
  408ed0:	ldr	x9, [sp]
  408ed4:	cmp	x8, x9
  408ed8:	b.eq	408ef0 <ferror@plt+0x60b0>  // b.none
  408edc:	ldr	x8, [sp]
  408ee0:	cbz	x8, 408ef4 <ferror@plt+0x60b4>
  408ee4:	ldr	x8, [sp]
  408ee8:	ldrsb	w9, [x8]
  408eec:	cbz	w9, 408ef4 <ferror@plt+0x60b4>
  408ef0:	b	408f04 <ferror@plt+0x60c4>
  408ef4:	ldr	d0, [sp, #8]
  408ef8:	ldp	x29, x30, [sp, #32]
  408efc:	add	sp, sp, #0x30
  408f00:	ret
  408f04:	bl	402d80 <__errno_location@plt>
  408f08:	ldr	w8, [x0]
  408f0c:	cmp	w8, #0x22
  408f10:	b.ne	408f34 <ferror@plt+0x60f4>  // b.any
  408f14:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  408f18:	add	x8, x8, #0x3f0
  408f1c:	ldr	w0, [x8]
  408f20:	ldr	x2, [sp, #16]
  408f24:	ldur	x3, [x29, #-8]
  408f28:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  408f2c:	add	x1, x1, #0x44a
  408f30:	bl	402e10 <err@plt>
  408f34:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  408f38:	add	x8, x8, #0x3f0
  408f3c:	ldr	w0, [x8]
  408f40:	ldr	x2, [sp, #16]
  408f44:	ldur	x3, [x29, #-8]
  408f48:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  408f4c:	add	x1, x1, #0x44a
  408f50:	bl	402d30 <errx@plt>
  408f54:	sub	sp, sp, #0x30
  408f58:	stp	x29, x30, [sp, #32]
  408f5c:	add	x29, sp, #0x20
  408f60:	mov	x8, xzr
  408f64:	stur	x0, [x29, #-8]
  408f68:	str	x1, [sp, #16]
  408f6c:	str	x8, [sp]
  408f70:	bl	402d80 <__errno_location@plt>
  408f74:	str	wzr, [x0]
  408f78:	ldur	x8, [x29, #-8]
  408f7c:	cbz	x8, 408f8c <ferror@plt+0x614c>
  408f80:	ldur	x8, [x29, #-8]
  408f84:	ldrsb	w9, [x8]
  408f88:	cbnz	w9, 408f90 <ferror@plt+0x6150>
  408f8c:	b	408fe8 <ferror@plt+0x61a8>
  408f90:	ldur	x0, [x29, #-8]
  408f94:	mov	x1, sp
  408f98:	mov	w2, #0xa                   	// #10
  408f9c:	bl	402ba0 <strtol@plt>
  408fa0:	str	x0, [sp, #8]
  408fa4:	bl	402d80 <__errno_location@plt>
  408fa8:	ldr	w8, [x0]
  408fac:	cbnz	w8, 408fd4 <ferror@plt+0x6194>
  408fb0:	ldur	x8, [x29, #-8]
  408fb4:	ldr	x9, [sp]
  408fb8:	cmp	x8, x9
  408fbc:	b.eq	408fd4 <ferror@plt+0x6194>  // b.none
  408fc0:	ldr	x8, [sp]
  408fc4:	cbz	x8, 408fd8 <ferror@plt+0x6198>
  408fc8:	ldr	x8, [sp]
  408fcc:	ldrsb	w9, [x8]
  408fd0:	cbz	w9, 408fd8 <ferror@plt+0x6198>
  408fd4:	b	408fe8 <ferror@plt+0x61a8>
  408fd8:	ldr	x0, [sp, #8]
  408fdc:	ldp	x29, x30, [sp, #32]
  408fe0:	add	sp, sp, #0x30
  408fe4:	ret
  408fe8:	bl	402d80 <__errno_location@plt>
  408fec:	ldr	w8, [x0]
  408ff0:	cmp	w8, #0x22
  408ff4:	b.ne	409018 <ferror@plt+0x61d8>  // b.any
  408ff8:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  408ffc:	add	x8, x8, #0x3f0
  409000:	ldr	w0, [x8]
  409004:	ldr	x2, [sp, #16]
  409008:	ldur	x3, [x29, #-8]
  40900c:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  409010:	add	x1, x1, #0x44a
  409014:	bl	402e10 <err@plt>
  409018:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  40901c:	add	x8, x8, #0x3f0
  409020:	ldr	w0, [x8]
  409024:	ldr	x2, [sp, #16]
  409028:	ldur	x3, [x29, #-8]
  40902c:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  409030:	add	x1, x1, #0x44a
  409034:	bl	402d30 <errx@plt>
  409038:	sub	sp, sp, #0x30
  40903c:	stp	x29, x30, [sp, #32]
  409040:	add	x29, sp, #0x20
  409044:	mov	x8, xzr
  409048:	stur	x0, [x29, #-8]
  40904c:	str	x1, [sp, #16]
  409050:	str	x8, [sp]
  409054:	bl	402d80 <__errno_location@plt>
  409058:	str	wzr, [x0]
  40905c:	ldur	x8, [x29, #-8]
  409060:	cbz	x8, 409070 <ferror@plt+0x6230>
  409064:	ldur	x8, [x29, #-8]
  409068:	ldrsb	w9, [x8]
  40906c:	cbnz	w9, 409074 <ferror@plt+0x6234>
  409070:	b	4090cc <ferror@plt+0x628c>
  409074:	ldur	x0, [x29, #-8]
  409078:	mov	x1, sp
  40907c:	mov	w2, #0xa                   	// #10
  409080:	bl	4026d0 <strtoul@plt>
  409084:	str	x0, [sp, #8]
  409088:	bl	402d80 <__errno_location@plt>
  40908c:	ldr	w8, [x0]
  409090:	cbnz	w8, 4090b8 <ferror@plt+0x6278>
  409094:	ldur	x8, [x29, #-8]
  409098:	ldr	x9, [sp]
  40909c:	cmp	x8, x9
  4090a0:	b.eq	4090b8 <ferror@plt+0x6278>  // b.none
  4090a4:	ldr	x8, [sp]
  4090a8:	cbz	x8, 4090bc <ferror@plt+0x627c>
  4090ac:	ldr	x8, [sp]
  4090b0:	ldrsb	w9, [x8]
  4090b4:	cbz	w9, 4090bc <ferror@plt+0x627c>
  4090b8:	b	4090cc <ferror@plt+0x628c>
  4090bc:	ldr	x0, [sp, #8]
  4090c0:	ldp	x29, x30, [sp, #32]
  4090c4:	add	sp, sp, #0x30
  4090c8:	ret
  4090cc:	bl	402d80 <__errno_location@plt>
  4090d0:	ldr	w8, [x0]
  4090d4:	cmp	w8, #0x22
  4090d8:	b.ne	4090fc <ferror@plt+0x62bc>  // b.any
  4090dc:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  4090e0:	add	x8, x8, #0x3f0
  4090e4:	ldr	w0, [x8]
  4090e8:	ldr	x2, [sp, #16]
  4090ec:	ldur	x3, [x29, #-8]
  4090f0:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  4090f4:	add	x1, x1, #0x44a
  4090f8:	bl	402e10 <err@plt>
  4090fc:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  409100:	add	x8, x8, #0x3f0
  409104:	ldr	w0, [x8]
  409108:	ldr	x2, [sp, #16]
  40910c:	ldur	x3, [x29, #-8]
  409110:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  409114:	add	x1, x1, #0x44a
  409118:	bl	402d30 <errx@plt>
  40911c:	sub	sp, sp, #0x30
  409120:	stp	x29, x30, [sp, #32]
  409124:	add	x29, sp, #0x20
  409128:	add	x8, sp, #0x8
  40912c:	stur	x0, [x29, #-8]
  409130:	str	x1, [sp, #16]
  409134:	ldur	x0, [x29, #-8]
  409138:	mov	x1, x8
  40913c:	bl	4084d0 <ferror@plt+0x5690>
  409140:	cbnz	w0, 409154 <ferror@plt+0x6314>
  409144:	ldr	x0, [sp, #8]
  409148:	ldp	x29, x30, [sp, #32]
  40914c:	add	sp, sp, #0x30
  409150:	ret
  409154:	bl	402d80 <__errno_location@plt>
  409158:	ldr	w8, [x0]
  40915c:	cbz	w8, 409180 <ferror@plt+0x6340>
  409160:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  409164:	add	x8, x8, #0x3f0
  409168:	ldr	w0, [x8]
  40916c:	ldr	x2, [sp, #16]
  409170:	ldur	x3, [x29, #-8]
  409174:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  409178:	add	x1, x1, #0x44a
  40917c:	bl	402e10 <err@plt>
  409180:	adrp	x8, 41f000 <ferror@plt+0x1c1c0>
  409184:	add	x8, x8, #0x3f0
  409188:	ldr	w0, [x8]
  40918c:	ldr	x2, [sp, #16]
  409190:	ldur	x3, [x29, #-8]
  409194:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  409198:	add	x1, x1, #0x44a
  40919c:	bl	402d30 <errx@plt>
  4091a0:	sub	sp, sp, #0x40
  4091a4:	stp	x29, x30, [sp, #48]
  4091a8:	add	x29, sp, #0x30
  4091ac:	mov	x8, #0x848000000000        	// #145685290680320
  4091b0:	movk	x8, #0x412e, lsl #48
  4091b4:	fmov	d0, x8
  4091b8:	stur	x0, [x29, #-8]
  4091bc:	stur	x1, [x29, #-16]
  4091c0:	str	x2, [sp, #24]
  4091c4:	ldur	x0, [x29, #-8]
  4091c8:	ldr	x1, [sp, #24]
  4091cc:	str	d0, [sp, #8]
  4091d0:	bl	408e74 <ferror@plt+0x6034>
  4091d4:	str	d0, [sp, #16]
  4091d8:	ldr	d0, [sp, #16]
  4091dc:	fcvtzs	x8, d0
  4091e0:	ldur	x9, [x29, #-16]
  4091e4:	str	x8, [x9]
  4091e8:	ldr	d0, [sp, #16]
  4091ec:	ldur	x8, [x29, #-16]
  4091f0:	ldr	x8, [x8]
  4091f4:	scvtf	d1, x8
  4091f8:	fsub	d0, d0, d1
  4091fc:	ldr	d1, [sp, #8]
  409200:	fmul	d0, d0, d1
  409204:	fcvtzs	x8, d0
  409208:	ldur	x9, [x29, #-16]
  40920c:	str	x8, [x9, #8]
  409210:	ldp	x29, x30, [sp, #48]
  409214:	add	sp, sp, #0x40
  409218:	ret
  40921c:	sub	sp, sp, #0x20
  409220:	mov	w8, #0x0                   	// #0
  409224:	str	w0, [sp, #28]
  409228:	str	x1, [sp, #16]
  40922c:	strh	w8, [sp, #14]
  409230:	ldr	w8, [sp, #28]
  409234:	and	w8, w8, #0xf000
  409238:	cmp	w8, #0x4, lsl #12
  40923c:	b.ne	409268 <ferror@plt+0x6428>  // b.any
  409240:	ldr	x8, [sp, #16]
  409244:	ldrh	w9, [sp, #14]
  409248:	mov	w10, w9
  40924c:	mov	w9, w10
  409250:	add	w9, w9, #0x1
  409254:	strh	w9, [sp, #14]
  409258:	add	x8, x8, x10
  40925c:	mov	w9, #0x64                  	// #100
  409260:	strb	w9, [x8]
  409264:	b	4093b4 <ferror@plt+0x6574>
  409268:	ldr	w8, [sp, #28]
  40926c:	and	w8, w8, #0xf000
  409270:	cmp	w8, #0xa, lsl #12
  409274:	b.ne	4092a0 <ferror@plt+0x6460>  // b.any
  409278:	ldr	x8, [sp, #16]
  40927c:	ldrh	w9, [sp, #14]
  409280:	mov	w10, w9
  409284:	mov	w9, w10
  409288:	add	w9, w9, #0x1
  40928c:	strh	w9, [sp, #14]
  409290:	add	x8, x8, x10
  409294:	mov	w9, #0x6c                  	// #108
  409298:	strb	w9, [x8]
  40929c:	b	4093b4 <ferror@plt+0x6574>
  4092a0:	ldr	w8, [sp, #28]
  4092a4:	and	w8, w8, #0xf000
  4092a8:	cmp	w8, #0x2, lsl #12
  4092ac:	b.ne	4092d8 <ferror@plt+0x6498>  // b.any
  4092b0:	ldr	x8, [sp, #16]
  4092b4:	ldrh	w9, [sp, #14]
  4092b8:	mov	w10, w9
  4092bc:	mov	w9, w10
  4092c0:	add	w9, w9, #0x1
  4092c4:	strh	w9, [sp, #14]
  4092c8:	add	x8, x8, x10
  4092cc:	mov	w9, #0x63                  	// #99
  4092d0:	strb	w9, [x8]
  4092d4:	b	4093b4 <ferror@plt+0x6574>
  4092d8:	ldr	w8, [sp, #28]
  4092dc:	and	w8, w8, #0xf000
  4092e0:	cmp	w8, #0x6, lsl #12
  4092e4:	b.ne	409310 <ferror@plt+0x64d0>  // b.any
  4092e8:	ldr	x8, [sp, #16]
  4092ec:	ldrh	w9, [sp, #14]
  4092f0:	mov	w10, w9
  4092f4:	mov	w9, w10
  4092f8:	add	w9, w9, #0x1
  4092fc:	strh	w9, [sp, #14]
  409300:	add	x8, x8, x10
  409304:	mov	w9, #0x62                  	// #98
  409308:	strb	w9, [x8]
  40930c:	b	4093b4 <ferror@plt+0x6574>
  409310:	ldr	w8, [sp, #28]
  409314:	and	w8, w8, #0xf000
  409318:	cmp	w8, #0xc, lsl #12
  40931c:	b.ne	409348 <ferror@plt+0x6508>  // b.any
  409320:	ldr	x8, [sp, #16]
  409324:	ldrh	w9, [sp, #14]
  409328:	mov	w10, w9
  40932c:	mov	w9, w10
  409330:	add	w9, w9, #0x1
  409334:	strh	w9, [sp, #14]
  409338:	add	x8, x8, x10
  40933c:	mov	w9, #0x73                  	// #115
  409340:	strb	w9, [x8]
  409344:	b	4093b4 <ferror@plt+0x6574>
  409348:	ldr	w8, [sp, #28]
  40934c:	and	w8, w8, #0xf000
  409350:	cmp	w8, #0x1, lsl #12
  409354:	b.ne	409380 <ferror@plt+0x6540>  // b.any
  409358:	ldr	x8, [sp, #16]
  40935c:	ldrh	w9, [sp, #14]
  409360:	mov	w10, w9
  409364:	mov	w9, w10
  409368:	add	w9, w9, #0x1
  40936c:	strh	w9, [sp, #14]
  409370:	add	x8, x8, x10
  409374:	mov	w9, #0x70                  	// #112
  409378:	strb	w9, [x8]
  40937c:	b	4093b4 <ferror@plt+0x6574>
  409380:	ldr	w8, [sp, #28]
  409384:	and	w8, w8, #0xf000
  409388:	cmp	w8, #0x8, lsl #12
  40938c:	b.ne	4093b4 <ferror@plt+0x6574>  // b.any
  409390:	ldr	x8, [sp, #16]
  409394:	ldrh	w9, [sp, #14]
  409398:	mov	w10, w9
  40939c:	mov	w9, w10
  4093a0:	add	w9, w9, #0x1
  4093a4:	strh	w9, [sp, #14]
  4093a8:	add	x8, x8, x10
  4093ac:	mov	w9, #0x2d                  	// #45
  4093b0:	strb	w9, [x8]
  4093b4:	ldr	w8, [sp, #28]
  4093b8:	mov	w9, #0x2d                  	// #45
  4093bc:	mov	w10, #0x72                  	// #114
  4093c0:	tst	w8, #0x100
  4093c4:	csel	w8, w10, w9, ne  // ne = any
  4093c8:	ldr	x11, [sp, #16]
  4093cc:	ldrh	w10, [sp, #14]
  4093d0:	mov	w12, w10
  4093d4:	mov	w10, w12
  4093d8:	add	w10, w10, #0x1
  4093dc:	strh	w10, [sp, #14]
  4093e0:	add	x11, x11, x12
  4093e4:	strb	w8, [x11]
  4093e8:	ldr	w8, [sp, #28]
  4093ec:	mov	w10, #0x77                  	// #119
  4093f0:	tst	w8, #0x80
  4093f4:	csel	w8, w10, w9, ne  // ne = any
  4093f8:	ldr	x11, [sp, #16]
  4093fc:	ldrh	w9, [sp, #14]
  409400:	mov	w12, w9
  409404:	mov	w9, w12
  409408:	add	w9, w9, #0x1
  40940c:	strh	w9, [sp, #14]
  409410:	add	x11, x11, x12
  409414:	strb	w8, [x11]
  409418:	ldr	w8, [sp, #28]
  40941c:	and	w8, w8, #0x800
  409420:	cbz	w8, 409440 <ferror@plt+0x6600>
  409424:	ldr	w8, [sp, #28]
  409428:	mov	w9, #0x53                  	// #83
  40942c:	mov	w10, #0x73                  	// #115
  409430:	tst	w8, #0x40
  409434:	csel	w8, w10, w9, ne  // ne = any
  409438:	str	w8, [sp, #8]
  40943c:	b	409458 <ferror@plt+0x6618>
  409440:	ldr	w8, [sp, #28]
  409444:	mov	w9, #0x78                  	// #120
  409448:	mov	w10, #0x2d                  	// #45
  40944c:	tst	w8, #0x40
  409450:	csel	w8, w9, w10, ne  // ne = any
  409454:	str	w8, [sp, #8]
  409458:	ldr	w8, [sp, #8]
  40945c:	ldr	x9, [sp, #16]
  409460:	ldrh	w10, [sp, #14]
  409464:	mov	w11, w10
  409468:	mov	w10, w11
  40946c:	add	w10, w10, #0x1
  409470:	strh	w10, [sp, #14]
  409474:	add	x9, x9, x11
  409478:	strb	w8, [x9]
  40947c:	ldr	w8, [sp, #28]
  409480:	mov	w10, #0x2d                  	// #45
  409484:	mov	w12, #0x72                  	// #114
  409488:	tst	w8, #0x20
  40948c:	csel	w8, w12, w10, ne  // ne = any
  409490:	ldr	x9, [sp, #16]
  409494:	ldrh	w12, [sp, #14]
  409498:	mov	w11, w12
  40949c:	mov	w12, w11
  4094a0:	add	w12, w12, #0x1
  4094a4:	strh	w12, [sp, #14]
  4094a8:	add	x9, x9, x11
  4094ac:	strb	w8, [x9]
  4094b0:	ldr	w8, [sp, #28]
  4094b4:	mov	w12, #0x77                  	// #119
  4094b8:	tst	w8, #0x10
  4094bc:	csel	w8, w12, w10, ne  // ne = any
  4094c0:	ldr	x9, [sp, #16]
  4094c4:	ldrh	w10, [sp, #14]
  4094c8:	mov	w11, w10
  4094cc:	mov	w10, w11
  4094d0:	add	w10, w10, #0x1
  4094d4:	strh	w10, [sp, #14]
  4094d8:	add	x9, x9, x11
  4094dc:	strb	w8, [x9]
  4094e0:	ldr	w8, [sp, #28]
  4094e4:	and	w8, w8, #0x400
  4094e8:	cbz	w8, 409508 <ferror@plt+0x66c8>
  4094ec:	ldr	w8, [sp, #28]
  4094f0:	mov	w9, #0x53                  	// #83
  4094f4:	mov	w10, #0x73                  	// #115
  4094f8:	tst	w8, #0x8
  4094fc:	csel	w8, w10, w9, ne  // ne = any
  409500:	str	w8, [sp, #4]
  409504:	b	409520 <ferror@plt+0x66e0>
  409508:	ldr	w8, [sp, #28]
  40950c:	mov	w9, #0x78                  	// #120
  409510:	mov	w10, #0x2d                  	// #45
  409514:	tst	w8, #0x8
  409518:	csel	w8, w9, w10, ne  // ne = any
  40951c:	str	w8, [sp, #4]
  409520:	ldr	w8, [sp, #4]
  409524:	ldr	x9, [sp, #16]
  409528:	ldrh	w10, [sp, #14]
  40952c:	mov	w11, w10
  409530:	mov	w10, w11
  409534:	add	w10, w10, #0x1
  409538:	strh	w10, [sp, #14]
  40953c:	add	x9, x9, x11
  409540:	strb	w8, [x9]
  409544:	ldr	w8, [sp, #28]
  409548:	mov	w10, #0x2d                  	// #45
  40954c:	mov	w12, #0x72                  	// #114
  409550:	tst	w8, #0x4
  409554:	csel	w8, w12, w10, ne  // ne = any
  409558:	ldr	x9, [sp, #16]
  40955c:	ldrh	w12, [sp, #14]
  409560:	mov	w11, w12
  409564:	mov	w12, w11
  409568:	add	w12, w12, #0x1
  40956c:	strh	w12, [sp, #14]
  409570:	add	x9, x9, x11
  409574:	strb	w8, [x9]
  409578:	ldr	w8, [sp, #28]
  40957c:	mov	w12, #0x77                  	// #119
  409580:	tst	w8, #0x2
  409584:	csel	w8, w12, w10, ne  // ne = any
  409588:	ldr	x9, [sp, #16]
  40958c:	ldrh	w10, [sp, #14]
  409590:	mov	w11, w10
  409594:	mov	w10, w11
  409598:	add	w10, w10, #0x1
  40959c:	strh	w10, [sp, #14]
  4095a0:	add	x9, x9, x11
  4095a4:	strb	w8, [x9]
  4095a8:	ldr	w8, [sp, #28]
  4095ac:	and	w8, w8, #0x200
  4095b0:	cbz	w8, 4095d0 <ferror@plt+0x6790>
  4095b4:	ldr	w8, [sp, #28]
  4095b8:	mov	w9, #0x54                  	// #84
  4095bc:	mov	w10, #0x74                  	// #116
  4095c0:	tst	w8, #0x1
  4095c4:	csel	w8, w10, w9, ne  // ne = any
  4095c8:	str	w8, [sp]
  4095cc:	b	4095e8 <ferror@plt+0x67a8>
  4095d0:	ldr	w8, [sp, #28]
  4095d4:	mov	w9, #0x78                  	// #120
  4095d8:	mov	w10, #0x2d                  	// #45
  4095dc:	tst	w8, #0x1
  4095e0:	csel	w8, w9, w10, ne  // ne = any
  4095e4:	str	w8, [sp]
  4095e8:	ldr	w8, [sp]
  4095ec:	ldr	x9, [sp, #16]
  4095f0:	ldrh	w10, [sp, #14]
  4095f4:	mov	w11, w10
  4095f8:	mov	w10, w11
  4095fc:	add	w10, w10, #0x1
  409600:	strh	w10, [sp, #14]
  409604:	add	x9, x9, x11
  409608:	strb	w8, [x9]
  40960c:	ldr	x9, [sp, #16]
  409610:	ldrh	w8, [sp, #14]
  409614:	mov	w11, w8
  409618:	add	x9, x9, x11
  40961c:	mov	w8, #0x0                   	// #0
  409620:	strb	w8, [x9]
  409624:	ldr	x0, [sp, #16]
  409628:	add	sp, sp, #0x20
  40962c:	ret
  409630:	sub	sp, sp, #0xb0
  409634:	stp	x29, x30, [sp, #160]
  409638:	add	x29, sp, #0xa0
  40963c:	adrp	x8, 40e000 <ferror@plt+0xb1c0>
  409640:	add	x8, x8, #0x453
  409644:	sub	x9, x29, #0x4d
  409648:	stur	w0, [x29, #-4]
  40964c:	stur	x1, [x29, #-16]
  409650:	stur	x8, [x29, #-72]
  409654:	str	x9, [sp, #72]
  409658:	ldur	w10, [x29, #-4]
  40965c:	and	w10, w10, #0x2
  409660:	cbz	w10, 409678 <ferror@plt+0x6838>
  409664:	ldr	x8, [sp, #72]
  409668:	add	x9, x8, #0x1
  40966c:	str	x9, [sp, #72]
  409670:	mov	w10, #0x20                  	// #32
  409674:	strb	w10, [x8]
  409678:	ldur	x0, [x29, #-16]
  40967c:	bl	409904 <ferror@plt+0x6ac4>
  409680:	stur	w0, [x29, #-56]
  409684:	ldur	x8, [x29, #-72]
  409688:	ldur	w9, [x29, #-56]
  40968c:	str	x8, [sp, #40]
  409690:	cbz	w9, 4096a8 <ferror@plt+0x6868>
  409694:	ldur	w8, [x29, #-56]
  409698:	mov	w9, #0xa                   	// #10
  40969c:	sdiv	w8, w8, w9
  4096a0:	str	w8, [sp, #36]
  4096a4:	b	4096b0 <ferror@plt+0x6870>
  4096a8:	mov	w8, wzr
  4096ac:	str	w8, [sp, #36]
  4096b0:	ldr	w8, [sp, #36]
  4096b4:	mov	w0, w8
  4096b8:	sxtw	x9, w0
  4096bc:	ldr	x10, [sp, #40]
  4096c0:	add	x9, x10, x9
  4096c4:	ldrb	w8, [x9]
  4096c8:	strb	w8, [sp, #71]
  4096cc:	ldur	w8, [x29, #-56]
  4096d0:	cbz	w8, 4096f4 <ferror@plt+0x68b4>
  4096d4:	ldur	x8, [x29, #-16]
  4096d8:	ldur	w9, [x29, #-56]
  4096dc:	mov	w10, w9
  4096e0:	mov	x11, #0x1                   	// #1
  4096e4:	lsl	x10, x11, x10
  4096e8:	udiv	x8, x8, x10
  4096ec:	str	x8, [sp, #24]
  4096f0:	b	4096fc <ferror@plt+0x68bc>
  4096f4:	ldur	x8, [x29, #-16]
  4096f8:	str	x8, [sp, #24]
  4096fc:	ldr	x8, [sp, #24]
  409700:	stur	w8, [x29, #-52]
  409704:	ldur	w8, [x29, #-56]
  409708:	cbz	w8, 409734 <ferror@plt+0x68f4>
  40970c:	ldur	x8, [x29, #-16]
  409710:	ldur	w9, [x29, #-56]
  409714:	mov	w10, w9
  409718:	mov	x11, #0x1                   	// #1
  40971c:	lsl	x10, x11, x10
  409720:	udiv	x11, x8, x10
  409724:	mul	x10, x11, x10
  409728:	subs	x8, x8, x10
  40972c:	str	x8, [sp, #16]
  409730:	b	40973c <ferror@plt+0x68fc>
  409734:	mov	x8, xzr
  409738:	str	x8, [sp, #16]
  40973c:	ldr	x8, [sp, #16]
  409740:	stur	x8, [x29, #-64]
  409744:	ldrb	w9, [sp, #71]
  409748:	ldr	x8, [sp, #72]
  40974c:	add	x10, x8, #0x1
  409750:	str	x10, [sp, #72]
  409754:	strb	w9, [x8]
  409758:	ldur	w9, [x29, #-4]
  40975c:	and	w9, w9, #0x1
  409760:	cbz	w9, 409798 <ferror@plt+0x6958>
  409764:	ldrsb	w8, [sp, #71]
  409768:	cmp	w8, #0x42
  40976c:	b.eq	409798 <ferror@plt+0x6958>  // b.none
  409770:	ldr	x8, [sp, #72]
  409774:	add	x9, x8, #0x1
  409778:	str	x9, [sp, #72]
  40977c:	mov	w10, #0x69                  	// #105
  409780:	strb	w10, [x8]
  409784:	ldr	x8, [sp, #72]
  409788:	add	x9, x8, #0x1
  40978c:	str	x9, [sp, #72]
  409790:	mov	w10, #0x42                  	// #66
  409794:	strb	w10, [x8]
  409798:	ldr	x8, [sp, #72]
  40979c:	mov	w9, #0x0                   	// #0
  4097a0:	strb	w9, [x8]
  4097a4:	ldur	x8, [x29, #-64]
  4097a8:	cbz	x8, 409854 <ferror@plt+0x6a14>
  4097ac:	ldur	w8, [x29, #-4]
  4097b0:	and	w8, w8, #0x4
  4097b4:	cbz	w8, 40980c <ferror@plt+0x69cc>
  4097b8:	ldur	x8, [x29, #-64]
  4097bc:	ldur	w9, [x29, #-56]
  4097c0:	subs	w9, w9, #0xa
  4097c4:	mov	x10, #0x1                   	// #1
  4097c8:	mov	w11, w9
  4097cc:	lsl	x10, x10, x11
  4097d0:	udiv	x8, x8, x10
  4097d4:	add	x8, x8, #0x5
  4097d8:	mov	x10, #0xa                   	// #10
  4097dc:	udiv	x8, x8, x10
  4097e0:	stur	x8, [x29, #-64]
  4097e4:	ldur	x8, [x29, #-64]
  4097e8:	udiv	x11, x8, x10
  4097ec:	mul	x10, x11, x10
  4097f0:	subs	x8, x8, x10
  4097f4:	cbnz	x8, 409808 <ferror@plt+0x69c8>
  4097f8:	ldur	x8, [x29, #-64]
  4097fc:	mov	x9, #0xa                   	// #10
  409800:	udiv	x8, x8, x9
  409804:	stur	x8, [x29, #-64]
  409808:	b	409854 <ferror@plt+0x6a14>
  40980c:	ldur	x8, [x29, #-64]
  409810:	ldur	w9, [x29, #-56]
  409814:	subs	w9, w9, #0xa
  409818:	mov	x10, #0x1                   	// #1
  40981c:	mov	w11, w9
  409820:	lsl	x10, x10, x11
  409824:	udiv	x8, x8, x10
  409828:	add	x8, x8, #0x32
  40982c:	mov	x10, #0x64                  	// #100
  409830:	udiv	x8, x8, x10
  409834:	stur	x8, [x29, #-64]
  409838:	ldur	x8, [x29, #-64]
  40983c:	cmp	x8, #0xa
  409840:	b.ne	409854 <ferror@plt+0x6a14>  // b.any
  409844:	ldur	w8, [x29, #-52]
  409848:	add	w8, w8, #0x1
  40984c:	stur	w8, [x29, #-52]
  409850:	stur	xzr, [x29, #-64]
  409854:	ldur	x8, [x29, #-64]
  409858:	cbz	x8, 4098d4 <ferror@plt+0x6a94>
  40985c:	bl	4028e0 <localeconv@plt>
  409860:	str	x0, [sp, #56]
  409864:	ldr	x8, [sp, #56]
  409868:	cbz	x8, 40987c <ferror@plt+0x6a3c>
  40986c:	ldr	x8, [sp, #56]
  409870:	ldr	x8, [x8]
  409874:	str	x8, [sp, #8]
  409878:	b	409884 <ferror@plt+0x6a44>
  40987c:	mov	x8, xzr
  409880:	str	x8, [sp, #8]
  409884:	ldr	x8, [sp, #8]
  409888:	str	x8, [sp, #48]
  40988c:	ldr	x8, [sp, #48]
  409890:	cbz	x8, 4098a0 <ferror@plt+0x6a60>
  409894:	ldr	x8, [sp, #48]
  409898:	ldrb	w9, [x8]
  40989c:	cbnz	w9, 4098ac <ferror@plt+0x6a6c>
  4098a0:	adrp	x8, 40e000 <ferror@plt+0xb1c0>
  4098a4:	add	x8, x8, #0x649
  4098a8:	str	x8, [sp, #48]
  4098ac:	ldur	w3, [x29, #-52]
  4098b0:	ldr	x4, [sp, #48]
  4098b4:	ldur	x5, [x29, #-64]
  4098b8:	sub	x0, x29, #0x30
  4098bc:	mov	x1, #0x20                  	// #32
  4098c0:	adrp	x2, 40e000 <ferror@plt+0xb1c0>
  4098c4:	add	x2, x2, #0x45b
  4098c8:	sub	x6, x29, #0x4d
  4098cc:	bl	4028c0 <snprintf@plt>
  4098d0:	b	4098f0 <ferror@plt+0x6ab0>
  4098d4:	ldur	w3, [x29, #-52]
  4098d8:	sub	x0, x29, #0x30
  4098dc:	mov	x1, #0x20                  	// #32
  4098e0:	adrp	x2, 40e000 <ferror@plt+0xb1c0>
  4098e4:	add	x2, x2, #0x465
  4098e8:	sub	x4, x29, #0x4d
  4098ec:	bl	4028c0 <snprintf@plt>
  4098f0:	sub	x0, x29, #0x30
  4098f4:	bl	402a70 <strdup@plt>
  4098f8:	ldp	x29, x30, [sp, #160]
  4098fc:	add	sp, sp, #0xb0
  409900:	ret
  409904:	sub	sp, sp, #0x10
  409908:	mov	w8, #0xa                   	// #10
  40990c:	str	x0, [sp, #8]
  409910:	str	w8, [sp, #4]
  409914:	ldr	w8, [sp, #4]
  409918:	cmp	w8, #0x3c
  40991c:	b.gt	409950 <ferror@plt+0x6b10>
  409920:	ldr	x8, [sp, #8]
  409924:	ldr	w9, [sp, #4]
  409928:	mov	w10, w9
  40992c:	mov	x11, #0x1                   	// #1
  409930:	lsl	x10, x11, x10
  409934:	cmp	x8, x10
  409938:	b.cs	409940 <ferror@plt+0x6b00>  // b.hs, b.nlast
  40993c:	b	409950 <ferror@plt+0x6b10>
  409940:	ldr	w8, [sp, #4]
  409944:	add	w8, w8, #0xa
  409948:	str	w8, [sp, #4]
  40994c:	b	409914 <ferror@plt+0x6ad4>
  409950:	ldr	w8, [sp, #4]
  409954:	subs	w0, w8, #0xa
  409958:	add	sp, sp, #0x10
  40995c:	ret
  409960:	sub	sp, sp, #0x60
  409964:	stp	x29, x30, [sp, #80]
  409968:	add	x29, sp, #0x50
  40996c:	mov	x8, xzr
  409970:	stur	x0, [x29, #-16]
  409974:	stur	x1, [x29, #-24]
  409978:	stur	x2, [x29, #-32]
  40997c:	str	x3, [sp, #40]
  409980:	str	x8, [sp, #32]
  409984:	str	xzr, [sp, #16]
  409988:	ldur	x8, [x29, #-16]
  40998c:	cbz	x8, 4099b4 <ferror@plt+0x6b74>
  409990:	ldur	x8, [x29, #-16]
  409994:	ldrb	w9, [x8]
  409998:	cbz	w9, 4099b4 <ferror@plt+0x6b74>
  40999c:	ldur	x8, [x29, #-24]
  4099a0:	cbz	x8, 4099b4 <ferror@plt+0x6b74>
  4099a4:	ldur	x8, [x29, #-32]
  4099a8:	cbz	x8, 4099b4 <ferror@plt+0x6b74>
  4099ac:	ldr	x8, [sp, #40]
  4099b0:	cbnz	x8, 4099c0 <ferror@plt+0x6b80>
  4099b4:	mov	w8, #0xffffffff            	// #-1
  4099b8:	stur	w8, [x29, #-4]
  4099bc:	b	409b14 <ferror@plt+0x6cd4>
  4099c0:	ldur	x8, [x29, #-16]
  4099c4:	str	x8, [sp, #24]
  4099c8:	ldr	x8, [sp, #24]
  4099cc:	mov	w9, #0x0                   	// #0
  4099d0:	str	w9, [sp]
  4099d4:	cbz	x8, 4099ec <ferror@plt+0x6bac>
  4099d8:	ldr	x8, [sp, #24]
  4099dc:	ldrsb	w9, [x8]
  4099e0:	cmp	w9, #0x0
  4099e4:	cset	w9, ne  // ne = any
  4099e8:	str	w9, [sp]
  4099ec:	ldr	w8, [sp]
  4099f0:	tbnz	w8, #0, 4099f8 <ferror@plt+0x6bb8>
  4099f4:	b	409b0c <ferror@plt+0x6ccc>
  4099f8:	mov	x8, xzr
  4099fc:	str	x8, [sp, #8]
  409a00:	ldr	x8, [sp, #16]
  409a04:	ldur	x9, [x29, #-32]
  409a08:	cmp	x8, x9
  409a0c:	b.cc	409a1c <ferror@plt+0x6bdc>  // b.lo, b.ul, b.last
  409a10:	mov	w8, #0xfffffffe            	// #-2
  409a14:	stur	w8, [x29, #-4]
  409a18:	b	409b14 <ferror@plt+0x6cd4>
  409a1c:	ldr	x8, [sp, #32]
  409a20:	cbnz	x8, 409a2c <ferror@plt+0x6bec>
  409a24:	ldr	x8, [sp, #24]
  409a28:	str	x8, [sp, #32]
  409a2c:	ldr	x8, [sp, #24]
  409a30:	ldrsb	w9, [x8]
  409a34:	cmp	w9, #0x2c
  409a38:	b.ne	409a44 <ferror@plt+0x6c04>  // b.any
  409a3c:	ldr	x8, [sp, #24]
  409a40:	str	x8, [sp, #8]
  409a44:	ldr	x8, [sp, #24]
  409a48:	ldrsb	w9, [x8, #1]
  409a4c:	cbnz	w9, 409a5c <ferror@plt+0x6c1c>
  409a50:	ldr	x8, [sp, #24]
  409a54:	add	x8, x8, #0x1
  409a58:	str	x8, [sp, #8]
  409a5c:	ldr	x8, [sp, #32]
  409a60:	cbz	x8, 409a6c <ferror@plt+0x6c2c>
  409a64:	ldr	x8, [sp, #8]
  409a68:	cbnz	x8, 409a70 <ferror@plt+0x6c30>
  409a6c:	b	409afc <ferror@plt+0x6cbc>
  409a70:	ldr	x8, [sp, #8]
  409a74:	ldr	x9, [sp, #32]
  409a78:	cmp	x8, x9
  409a7c:	b.hi	409a8c <ferror@plt+0x6c4c>  // b.pmore
  409a80:	mov	w8, #0xffffffff            	// #-1
  409a84:	stur	w8, [x29, #-4]
  409a88:	b	409b14 <ferror@plt+0x6cd4>
  409a8c:	ldr	x8, [sp, #40]
  409a90:	ldr	x0, [sp, #32]
  409a94:	ldr	x9, [sp, #8]
  409a98:	ldr	x10, [sp, #32]
  409a9c:	subs	x1, x9, x10
  409aa0:	blr	x8
  409aa4:	str	w0, [sp, #4]
  409aa8:	ldr	w11, [sp, #4]
  409aac:	mov	w12, #0xffffffff            	// #-1
  409ab0:	cmp	w11, w12
  409ab4:	b.ne	409ac4 <ferror@plt+0x6c84>  // b.any
  409ab8:	mov	w8, #0xffffffff            	// #-1
  409abc:	stur	w8, [x29, #-4]
  409ac0:	b	409b14 <ferror@plt+0x6cd4>
  409ac4:	ldr	w8, [sp, #4]
  409ac8:	ldur	x9, [x29, #-24]
  409acc:	ldr	x10, [sp, #16]
  409ad0:	add	x11, x10, #0x1
  409ad4:	str	x11, [sp, #16]
  409ad8:	str	w8, [x9, x10, lsl #2]
  409adc:	mov	x9, xzr
  409ae0:	str	x9, [sp, #32]
  409ae4:	ldr	x9, [sp, #8]
  409ae8:	cbz	x9, 409afc <ferror@plt+0x6cbc>
  409aec:	ldr	x8, [sp, #8]
  409af0:	ldrb	w9, [x8]
  409af4:	cbnz	w9, 409afc <ferror@plt+0x6cbc>
  409af8:	b	409b0c <ferror@plt+0x6ccc>
  409afc:	ldr	x8, [sp, #24]
  409b00:	add	x8, x8, #0x1
  409b04:	str	x8, [sp, #24]
  409b08:	b	4099c8 <ferror@plt+0x6b88>
  409b0c:	ldr	x8, [sp, #16]
  409b10:	stur	w8, [x29, #-4]
  409b14:	ldur	w0, [x29, #-4]
  409b18:	ldp	x29, x30, [sp, #80]
  409b1c:	add	sp, sp, #0x60
  409b20:	ret
  409b24:	sub	sp, sp, #0x50
  409b28:	stp	x29, x30, [sp, #64]
  409b2c:	add	x29, sp, #0x40
  409b30:	stur	x0, [x29, #-16]
  409b34:	stur	x1, [x29, #-24]
  409b38:	str	x2, [sp, #32]
  409b3c:	str	x3, [sp, #24]
  409b40:	str	x4, [sp, #16]
  409b44:	ldur	x8, [x29, #-16]
  409b48:	cbz	x8, 409b74 <ferror@plt+0x6d34>
  409b4c:	ldur	x8, [x29, #-16]
  409b50:	ldrb	w9, [x8]
  409b54:	cbz	w9, 409b74 <ferror@plt+0x6d34>
  409b58:	ldr	x8, [sp, #24]
  409b5c:	cbz	x8, 409b74 <ferror@plt+0x6d34>
  409b60:	ldr	x8, [sp, #24]
  409b64:	ldr	x8, [x8]
  409b68:	ldr	x9, [sp, #32]
  409b6c:	cmp	x8, x9
  409b70:	b.ls	409b80 <ferror@plt+0x6d40>  // b.plast
  409b74:	mov	w8, #0xffffffff            	// #-1
  409b78:	stur	w8, [x29, #-4]
  409b7c:	b	409c14 <ferror@plt+0x6dd4>
  409b80:	ldur	x8, [x29, #-16]
  409b84:	ldrsb	w9, [x8]
  409b88:	cmp	w9, #0x2b
  409b8c:	b.ne	409ba0 <ferror@plt+0x6d60>  // b.any
  409b90:	ldur	x8, [x29, #-16]
  409b94:	add	x8, x8, #0x1
  409b98:	str	x8, [sp, #8]
  409b9c:	b	409bb0 <ferror@plt+0x6d70>
  409ba0:	ldur	x8, [x29, #-16]
  409ba4:	str	x8, [sp, #8]
  409ba8:	ldr	x8, [sp, #24]
  409bac:	str	xzr, [x8]
  409bb0:	ldr	x0, [sp, #8]
  409bb4:	ldur	x8, [x29, #-24]
  409bb8:	ldr	x9, [sp, #24]
  409bbc:	ldr	x9, [x9]
  409bc0:	mov	x10, #0x4                   	// #4
  409bc4:	mul	x9, x10, x9
  409bc8:	add	x1, x8, x9
  409bcc:	ldr	x8, [sp, #32]
  409bd0:	ldr	x9, [sp, #24]
  409bd4:	ldr	x9, [x9]
  409bd8:	subs	x2, x8, x9
  409bdc:	ldr	x3, [sp, #16]
  409be0:	bl	409960 <ferror@plt+0x6b20>
  409be4:	str	w0, [sp, #4]
  409be8:	ldr	w11, [sp, #4]
  409bec:	cmp	w11, #0x0
  409bf0:	cset	w11, le
  409bf4:	tbnz	w11, #0, 409c0c <ferror@plt+0x6dcc>
  409bf8:	ldrsw	x8, [sp, #4]
  409bfc:	ldr	x9, [sp, #24]
  409c00:	ldr	x10, [x9]
  409c04:	add	x8, x10, x8
  409c08:	str	x8, [x9]
  409c0c:	ldr	w8, [sp, #4]
  409c10:	stur	w8, [x29, #-4]
  409c14:	ldur	w0, [x29, #-4]
  409c18:	ldp	x29, x30, [sp, #64]
  409c1c:	add	sp, sp, #0x50
  409c20:	ret
  409c24:	sub	sp, sp, #0x50
  409c28:	stp	x29, x30, [sp, #64]
  409c2c:	add	x29, sp, #0x40
  409c30:	mov	x8, xzr
  409c34:	stur	x0, [x29, #-16]
  409c38:	stur	x1, [x29, #-24]
  409c3c:	str	x2, [sp, #32]
  409c40:	str	x8, [sp, #24]
  409c44:	ldur	x8, [x29, #-16]
  409c48:	cbz	x8, 409c5c <ferror@plt+0x6e1c>
  409c4c:	ldr	x8, [sp, #32]
  409c50:	cbz	x8, 409c5c <ferror@plt+0x6e1c>
  409c54:	ldur	x8, [x29, #-24]
  409c58:	cbnz	x8, 409c68 <ferror@plt+0x6e28>
  409c5c:	mov	w8, #0xffffffea            	// #-22
  409c60:	stur	w8, [x29, #-4]
  409c64:	b	409dc4 <ferror@plt+0x6f84>
  409c68:	ldur	x8, [x29, #-16]
  409c6c:	str	x8, [sp, #16]
  409c70:	ldr	x8, [sp, #16]
  409c74:	mov	w9, #0x0                   	// #0
  409c78:	str	w9, [sp]
  409c7c:	cbz	x8, 409c94 <ferror@plt+0x6e54>
  409c80:	ldr	x8, [sp, #16]
  409c84:	ldrsb	w9, [x8]
  409c88:	cmp	w9, #0x0
  409c8c:	cset	w9, ne  // ne = any
  409c90:	str	w9, [sp]
  409c94:	ldr	w8, [sp]
  409c98:	tbnz	w8, #0, 409ca0 <ferror@plt+0x6e60>
  409c9c:	b	409dc0 <ferror@plt+0x6f80>
  409ca0:	mov	x8, xzr
  409ca4:	str	x8, [sp, #8]
  409ca8:	ldr	x8, [sp, #24]
  409cac:	cbnz	x8, 409cb8 <ferror@plt+0x6e78>
  409cb0:	ldr	x8, [sp, #16]
  409cb4:	str	x8, [sp, #24]
  409cb8:	ldr	x8, [sp, #16]
  409cbc:	ldrsb	w9, [x8]
  409cc0:	cmp	w9, #0x2c
  409cc4:	b.ne	409cd0 <ferror@plt+0x6e90>  // b.any
  409cc8:	ldr	x8, [sp, #16]
  409ccc:	str	x8, [sp, #8]
  409cd0:	ldr	x8, [sp, #16]
  409cd4:	ldrsb	w9, [x8, #1]
  409cd8:	cbnz	w9, 409ce8 <ferror@plt+0x6ea8>
  409cdc:	ldr	x8, [sp, #16]
  409ce0:	add	x8, x8, #0x1
  409ce4:	str	x8, [sp, #8]
  409ce8:	ldr	x8, [sp, #24]
  409cec:	cbz	x8, 409cf8 <ferror@plt+0x6eb8>
  409cf0:	ldr	x8, [sp, #8]
  409cf4:	cbnz	x8, 409cfc <ferror@plt+0x6ebc>
  409cf8:	b	409db0 <ferror@plt+0x6f70>
  409cfc:	ldr	x8, [sp, #8]
  409d00:	ldr	x9, [sp, #24]
  409d04:	cmp	x8, x9
  409d08:	b.hi	409d18 <ferror@plt+0x6ed8>  // b.pmore
  409d0c:	mov	w8, #0xffffffff            	// #-1
  409d10:	stur	w8, [x29, #-4]
  409d14:	b	409dc4 <ferror@plt+0x6f84>
  409d18:	ldr	x8, [sp, #32]
  409d1c:	ldr	x0, [sp, #24]
  409d20:	ldr	x9, [sp, #8]
  409d24:	ldr	x10, [sp, #24]
  409d28:	subs	x1, x9, x10
  409d2c:	blr	x8
  409d30:	str	w0, [sp, #4]
  409d34:	ldr	w11, [sp, #4]
  409d38:	cmp	w11, #0x0
  409d3c:	cset	w11, ge  // ge = tcont
  409d40:	tbnz	w11, #0, 409d50 <ferror@plt+0x6f10>
  409d44:	ldr	w8, [sp, #4]
  409d48:	stur	w8, [x29, #-4]
  409d4c:	b	409dc4 <ferror@plt+0x6f84>
  409d50:	ldr	w8, [sp, #4]
  409d54:	mov	w9, #0x8                   	// #8
  409d58:	sdiv	w10, w8, w9
  409d5c:	mul	w10, w10, w9
  409d60:	subs	w8, w8, w10
  409d64:	mov	w10, #0x1                   	// #1
  409d68:	lsl	w8, w10, w8
  409d6c:	ldur	x11, [x29, #-24]
  409d70:	ldr	w10, [sp, #4]
  409d74:	sdiv	w9, w10, w9
  409d78:	mov	w0, w9
  409d7c:	sxtw	x12, w0
  409d80:	add	x11, x11, x12
  409d84:	ldrsb	w9, [x11]
  409d88:	orr	w8, w9, w8
  409d8c:	strb	w8, [x11]
  409d90:	mov	x11, xzr
  409d94:	str	x11, [sp, #24]
  409d98:	ldr	x11, [sp, #8]
  409d9c:	cbz	x11, 409db0 <ferror@plt+0x6f70>
  409da0:	ldr	x8, [sp, #8]
  409da4:	ldrb	w9, [x8]
  409da8:	cbnz	w9, 409db0 <ferror@plt+0x6f70>
  409dac:	b	409dc0 <ferror@plt+0x6f80>
  409db0:	ldr	x8, [sp, #16]
  409db4:	add	x8, x8, #0x1
  409db8:	str	x8, [sp, #16]
  409dbc:	b	409c70 <ferror@plt+0x6e30>
  409dc0:	stur	wzr, [x29, #-4]
  409dc4:	ldur	w0, [x29, #-4]
  409dc8:	ldp	x29, x30, [sp, #64]
  409dcc:	add	sp, sp, #0x50
  409dd0:	ret
  409dd4:	sub	sp, sp, #0x60
  409dd8:	stp	x29, x30, [sp, #80]
  409ddc:	add	x29, sp, #0x50
  409de0:	mov	x8, xzr
  409de4:	stur	x0, [x29, #-16]
  409de8:	stur	x1, [x29, #-24]
  409dec:	stur	x2, [x29, #-32]
  409df0:	str	x8, [sp, #40]
  409df4:	ldur	x8, [x29, #-16]
  409df8:	cbz	x8, 409e0c <ferror@plt+0x6fcc>
  409dfc:	ldur	x8, [x29, #-32]
  409e00:	cbz	x8, 409e0c <ferror@plt+0x6fcc>
  409e04:	ldur	x8, [x29, #-24]
  409e08:	cbnz	x8, 409e18 <ferror@plt+0x6fd8>
  409e0c:	mov	w8, #0xffffffea            	// #-22
  409e10:	stur	w8, [x29, #-4]
  409e14:	b	409f48 <ferror@plt+0x7108>
  409e18:	ldur	x8, [x29, #-16]
  409e1c:	str	x8, [sp, #32]
  409e20:	ldr	x8, [sp, #32]
  409e24:	mov	w9, #0x0                   	// #0
  409e28:	str	w9, [sp, #12]
  409e2c:	cbz	x8, 409e44 <ferror@plt+0x7004>
  409e30:	ldr	x8, [sp, #32]
  409e34:	ldrsb	w9, [x8]
  409e38:	cmp	w9, #0x0
  409e3c:	cset	w9, ne  // ne = any
  409e40:	str	w9, [sp, #12]
  409e44:	ldr	w8, [sp, #12]
  409e48:	tbnz	w8, #0, 409e50 <ferror@plt+0x7010>
  409e4c:	b	409f44 <ferror@plt+0x7104>
  409e50:	mov	x8, xzr
  409e54:	str	x8, [sp, #24]
  409e58:	ldr	x8, [sp, #40]
  409e5c:	cbnz	x8, 409e68 <ferror@plt+0x7028>
  409e60:	ldr	x8, [sp, #32]
  409e64:	str	x8, [sp, #40]
  409e68:	ldr	x8, [sp, #32]
  409e6c:	ldrsb	w9, [x8]
  409e70:	cmp	w9, #0x2c
  409e74:	b.ne	409e80 <ferror@plt+0x7040>  // b.any
  409e78:	ldr	x8, [sp, #32]
  409e7c:	str	x8, [sp, #24]
  409e80:	ldr	x8, [sp, #32]
  409e84:	ldrsb	w9, [x8, #1]
  409e88:	cbnz	w9, 409e98 <ferror@plt+0x7058>
  409e8c:	ldr	x8, [sp, #32]
  409e90:	add	x8, x8, #0x1
  409e94:	str	x8, [sp, #24]
  409e98:	ldr	x8, [sp, #40]
  409e9c:	cbz	x8, 409ea8 <ferror@plt+0x7068>
  409ea0:	ldr	x8, [sp, #24]
  409ea4:	cbnz	x8, 409eac <ferror@plt+0x706c>
  409ea8:	b	409f34 <ferror@plt+0x70f4>
  409eac:	ldr	x8, [sp, #24]
  409eb0:	ldr	x9, [sp, #40]
  409eb4:	cmp	x8, x9
  409eb8:	b.hi	409ec8 <ferror@plt+0x7088>  // b.pmore
  409ebc:	mov	w8, #0xffffffff            	// #-1
  409ec0:	stur	w8, [x29, #-4]
  409ec4:	b	409f48 <ferror@plt+0x7108>
  409ec8:	ldur	x8, [x29, #-32]
  409ecc:	ldr	x0, [sp, #40]
  409ed0:	ldr	x9, [sp, #24]
  409ed4:	ldr	x10, [sp, #40]
  409ed8:	subs	x1, x9, x10
  409edc:	blr	x8
  409ee0:	str	x0, [sp, #16]
  409ee4:	ldr	x8, [sp, #16]
  409ee8:	cmp	x8, #0x0
  409eec:	cset	w11, ge  // ge = tcont
  409ef0:	tbnz	w11, #0, 409f00 <ferror@plt+0x70c0>
  409ef4:	ldr	x8, [sp, #16]
  409ef8:	stur	w8, [x29, #-4]
  409efc:	b	409f48 <ferror@plt+0x7108>
  409f00:	ldr	x8, [sp, #16]
  409f04:	ldur	x9, [x29, #-24]
  409f08:	ldr	x10, [x9]
  409f0c:	orr	x8, x10, x8
  409f10:	str	x8, [x9]
  409f14:	mov	x8, xzr
  409f18:	str	x8, [sp, #40]
  409f1c:	ldr	x8, [sp, #24]
  409f20:	cbz	x8, 409f34 <ferror@plt+0x70f4>
  409f24:	ldr	x8, [sp, #24]
  409f28:	ldrb	w9, [x8]
  409f2c:	cbnz	w9, 409f34 <ferror@plt+0x70f4>
  409f30:	b	409f44 <ferror@plt+0x7104>
  409f34:	ldr	x8, [sp, #32]
  409f38:	add	x8, x8, #0x1
  409f3c:	str	x8, [sp, #32]
  409f40:	b	409e20 <ferror@plt+0x6fe0>
  409f44:	stur	wzr, [x29, #-4]
  409f48:	ldur	w0, [x29, #-4]
  409f4c:	ldp	x29, x30, [sp, #80]
  409f50:	add	sp, sp, #0x60
  409f54:	ret
  409f58:	sub	sp, sp, #0x50
  409f5c:	stp	x29, x30, [sp, #64]
  409f60:	add	x29, sp, #0x40
  409f64:	mov	x8, xzr
  409f68:	stur	x0, [x29, #-16]
  409f6c:	stur	x1, [x29, #-24]
  409f70:	str	x2, [sp, #32]
  409f74:	str	w3, [sp, #28]
  409f78:	str	x8, [sp, #16]
  409f7c:	ldur	x8, [x29, #-16]
  409f80:	cbnz	x8, 409f8c <ferror@plt+0x714c>
  409f84:	stur	wzr, [x29, #-4]
  409f88:	b	40a134 <ferror@plt+0x72f4>
  409f8c:	ldr	w8, [sp, #28]
  409f90:	ldur	x9, [x29, #-24]
  409f94:	str	w8, [x9]
  409f98:	ldr	x9, [sp, #32]
  409f9c:	str	w8, [x9]
  409fa0:	bl	402d80 <__errno_location@plt>
  409fa4:	str	wzr, [x0]
  409fa8:	ldur	x9, [x29, #-16]
  409fac:	ldrsb	w8, [x9]
  409fb0:	cmp	w8, #0x3a
  409fb4:	b.ne	40a01c <ferror@plt+0x71dc>  // b.any
  409fb8:	ldur	x8, [x29, #-16]
  409fbc:	add	x8, x8, #0x1
  409fc0:	stur	x8, [x29, #-16]
  409fc4:	ldur	x0, [x29, #-16]
  409fc8:	add	x1, sp, #0x10
  409fcc:	mov	w2, #0xa                   	// #10
  409fd0:	bl	402ba0 <strtol@plt>
  409fd4:	ldr	x8, [sp, #32]
  409fd8:	str	w0, [x8]
  409fdc:	bl	402d80 <__errno_location@plt>
  409fe0:	ldr	w9, [x0]
  409fe4:	cbnz	w9, 40a00c <ferror@plt+0x71cc>
  409fe8:	ldr	x8, [sp, #16]
  409fec:	cbz	x8, 40a00c <ferror@plt+0x71cc>
  409ff0:	ldr	x8, [sp, #16]
  409ff4:	ldrsb	w9, [x8]
  409ff8:	cbnz	w9, 40a00c <ferror@plt+0x71cc>
  409ffc:	ldr	x8, [sp, #16]
  40a000:	ldur	x9, [x29, #-16]
  40a004:	cmp	x8, x9
  40a008:	b.ne	40a018 <ferror@plt+0x71d8>  // b.any
  40a00c:	mov	w8, #0xffffffff            	// #-1
  40a010:	stur	w8, [x29, #-4]
  40a014:	b	40a134 <ferror@plt+0x72f4>
  40a018:	b	40a130 <ferror@plt+0x72f0>
  40a01c:	ldur	x0, [x29, #-16]
  40a020:	add	x1, sp, #0x10
  40a024:	mov	w2, #0xa                   	// #10
  40a028:	bl	402ba0 <strtol@plt>
  40a02c:	ldur	x8, [x29, #-24]
  40a030:	str	w0, [x8]
  40a034:	ldr	x8, [sp, #32]
  40a038:	str	w0, [x8]
  40a03c:	bl	402d80 <__errno_location@plt>
  40a040:	ldr	w9, [x0]
  40a044:	cbnz	w9, 40a060 <ferror@plt+0x7220>
  40a048:	ldr	x8, [sp, #16]
  40a04c:	cbz	x8, 40a060 <ferror@plt+0x7220>
  40a050:	ldr	x8, [sp, #16]
  40a054:	ldur	x9, [x29, #-16]
  40a058:	cmp	x8, x9
  40a05c:	b.ne	40a06c <ferror@plt+0x722c>  // b.any
  40a060:	mov	w8, #0xffffffff            	// #-1
  40a064:	stur	w8, [x29, #-4]
  40a068:	b	40a134 <ferror@plt+0x72f4>
  40a06c:	ldr	x8, [sp, #16]
  40a070:	ldrsb	w9, [x8]
  40a074:	cmp	w9, #0x3a
  40a078:	b.ne	40a098 <ferror@plt+0x7258>  // b.any
  40a07c:	ldr	x8, [sp, #16]
  40a080:	ldrb	w9, [x8, #1]
  40a084:	cbnz	w9, 40a098 <ferror@plt+0x7258>
  40a088:	ldr	w8, [sp, #28]
  40a08c:	ldr	x9, [sp, #32]
  40a090:	str	w8, [x9]
  40a094:	b	40a130 <ferror@plt+0x72f0>
  40a098:	ldr	x8, [sp, #16]
  40a09c:	ldrsb	w9, [x8]
  40a0a0:	cmp	w9, #0x2d
  40a0a4:	b.eq	40a0b8 <ferror@plt+0x7278>  // b.none
  40a0a8:	ldr	x8, [sp, #16]
  40a0ac:	ldrsb	w9, [x8]
  40a0b0:	cmp	w9, #0x3a
  40a0b4:	b.ne	40a130 <ferror@plt+0x72f0>  // b.any
  40a0b8:	add	x1, sp, #0x10
  40a0bc:	ldr	x8, [sp, #16]
  40a0c0:	add	x8, x8, #0x1
  40a0c4:	stur	x8, [x29, #-16]
  40a0c8:	mov	x8, xzr
  40a0cc:	str	x8, [sp, #16]
  40a0d0:	str	x1, [sp, #8]
  40a0d4:	bl	402d80 <__errno_location@plt>
  40a0d8:	str	wzr, [x0]
  40a0dc:	ldur	x0, [x29, #-16]
  40a0e0:	ldr	x1, [sp, #8]
  40a0e4:	mov	w2, #0xa                   	// #10
  40a0e8:	bl	402ba0 <strtol@plt>
  40a0ec:	ldr	x8, [sp, #32]
  40a0f0:	str	w0, [x8]
  40a0f4:	bl	402d80 <__errno_location@plt>
  40a0f8:	ldr	w9, [x0]
  40a0fc:	cbnz	w9, 40a124 <ferror@plt+0x72e4>
  40a100:	ldr	x8, [sp, #16]
  40a104:	cbz	x8, 40a124 <ferror@plt+0x72e4>
  40a108:	ldr	x8, [sp, #16]
  40a10c:	ldrsb	w9, [x8]
  40a110:	cbnz	w9, 40a124 <ferror@plt+0x72e4>
  40a114:	ldr	x8, [sp, #16]
  40a118:	ldur	x9, [x29, #-16]
  40a11c:	cmp	x8, x9
  40a120:	b.ne	40a130 <ferror@plt+0x72f0>  // b.any
  40a124:	mov	w8, #0xffffffff            	// #-1
  40a128:	stur	w8, [x29, #-4]
  40a12c:	b	40a134 <ferror@plt+0x72f4>
  40a130:	stur	wzr, [x29, #-4]
  40a134:	ldur	w0, [x29, #-4]
  40a138:	ldp	x29, x30, [sp, #64]
  40a13c:	add	sp, sp, #0x50
  40a140:	ret
  40a144:	sub	sp, sp, #0x50
  40a148:	stp	x29, x30, [sp, #64]
  40a14c:	add	x29, sp, #0x40
  40a150:	stur	x0, [x29, #-16]
  40a154:	stur	x1, [x29, #-24]
  40a158:	ldur	x8, [x29, #-16]
  40a15c:	mov	w9, #0x0                   	// #0
  40a160:	str	w9, [sp, #4]
  40a164:	cbz	x8, 40a178 <ferror@plt+0x7338>
  40a168:	ldur	x8, [x29, #-24]
  40a16c:	cmp	x8, #0x0
  40a170:	cset	w9, ne  // ne = any
  40a174:	str	w9, [sp, #4]
  40a178:	ldr	w8, [sp, #4]
  40a17c:	tbnz	w8, #0, 40a184 <ferror@plt+0x7344>
  40a180:	b	40a270 <ferror@plt+0x7430>
  40a184:	ldur	x0, [x29, #-16]
  40a188:	add	x1, sp, #0x20
  40a18c:	bl	40a284 <ferror@plt+0x7444>
  40a190:	str	x0, [sp, #16]
  40a194:	ldur	x0, [x29, #-24]
  40a198:	add	x1, sp, #0x18
  40a19c:	bl	40a284 <ferror@plt+0x7444>
  40a1a0:	str	x0, [sp, #8]
  40a1a4:	ldr	x8, [sp, #32]
  40a1a8:	ldr	x9, [sp, #24]
  40a1ac:	add	x8, x8, x9
  40a1b0:	cbnz	x8, 40a1c0 <ferror@plt+0x7380>
  40a1b4:	mov	w8, #0x1                   	// #1
  40a1b8:	stur	w8, [x29, #-4]
  40a1bc:	b	40a274 <ferror@plt+0x7434>
  40a1c0:	ldr	x8, [sp, #32]
  40a1c4:	ldr	x9, [sp, #24]
  40a1c8:	add	x8, x8, x9
  40a1cc:	cmp	x8, #0x1
  40a1d0:	b.ne	40a210 <ferror@plt+0x73d0>  // b.any
  40a1d4:	ldr	x8, [sp, #16]
  40a1d8:	cbz	x8, 40a1ec <ferror@plt+0x73ac>
  40a1dc:	ldr	x8, [sp, #16]
  40a1e0:	ldrsb	w9, [x8]
  40a1e4:	cmp	w9, #0x2f
  40a1e8:	b.eq	40a204 <ferror@plt+0x73c4>  // b.none
  40a1ec:	ldr	x8, [sp, #8]
  40a1f0:	cbz	x8, 40a210 <ferror@plt+0x73d0>
  40a1f4:	ldr	x8, [sp, #8]
  40a1f8:	ldrsb	w9, [x8]
  40a1fc:	cmp	w9, #0x2f
  40a200:	b.ne	40a210 <ferror@plt+0x73d0>  // b.any
  40a204:	mov	w8, #0x1                   	// #1
  40a208:	stur	w8, [x29, #-4]
  40a20c:	b	40a274 <ferror@plt+0x7434>
  40a210:	ldr	x8, [sp, #16]
  40a214:	cbz	x8, 40a220 <ferror@plt+0x73e0>
  40a218:	ldr	x8, [sp, #8]
  40a21c:	cbnz	x8, 40a224 <ferror@plt+0x73e4>
  40a220:	b	40a270 <ferror@plt+0x7430>
  40a224:	ldr	x8, [sp, #32]
  40a228:	ldr	x9, [sp, #24]
  40a22c:	cmp	x8, x9
  40a230:	b.ne	40a248 <ferror@plt+0x7408>  // b.any
  40a234:	ldr	x0, [sp, #16]
  40a238:	ldr	x1, [sp, #8]
  40a23c:	ldr	x2, [sp, #32]
  40a240:	bl	402950 <strncmp@plt>
  40a244:	cbz	w0, 40a24c <ferror@plt+0x740c>
  40a248:	b	40a270 <ferror@plt+0x7430>
  40a24c:	ldr	x8, [sp, #16]
  40a250:	ldr	x9, [sp, #32]
  40a254:	add	x8, x8, x9
  40a258:	stur	x8, [x29, #-16]
  40a25c:	ldr	x8, [sp, #8]
  40a260:	ldr	x9, [sp, #24]
  40a264:	add	x8, x8, x9
  40a268:	stur	x8, [x29, #-24]
  40a26c:	b	40a158 <ferror@plt+0x7318>
  40a270:	stur	wzr, [x29, #-4]
  40a274:	ldur	w0, [x29, #-4]
  40a278:	ldp	x29, x30, [sp, #64]
  40a27c:	add	sp, sp, #0x50
  40a280:	ret
  40a284:	sub	sp, sp, #0x30
  40a288:	str	x0, [sp, #32]
  40a28c:	str	x1, [sp, #24]
  40a290:	ldr	x8, [sp, #32]
  40a294:	str	x8, [sp, #16]
  40a298:	ldr	x8, [sp, #24]
  40a29c:	str	xzr, [x8]
  40a2a0:	ldr	x8, [sp, #16]
  40a2a4:	mov	w9, #0x0                   	// #0
  40a2a8:	str	w9, [sp, #4]
  40a2ac:	cbz	x8, 40a2dc <ferror@plt+0x749c>
  40a2b0:	ldr	x8, [sp, #16]
  40a2b4:	ldrsb	w9, [x8]
  40a2b8:	mov	w10, #0x0                   	// #0
  40a2bc:	cmp	w9, #0x2f
  40a2c0:	str	w10, [sp, #4]
  40a2c4:	b.ne	40a2dc <ferror@plt+0x749c>  // b.any
  40a2c8:	ldr	x8, [sp, #16]
  40a2cc:	ldrsb	w9, [x8, #1]
  40a2d0:	cmp	w9, #0x2f
  40a2d4:	cset	w9, eq  // eq = none
  40a2d8:	str	w9, [sp, #4]
  40a2dc:	ldr	w8, [sp, #4]
  40a2e0:	tbnz	w8, #0, 40a2e8 <ferror@plt+0x74a8>
  40a2e4:	b	40a2f8 <ferror@plt+0x74b8>
  40a2e8:	ldr	x8, [sp, #16]
  40a2ec:	add	x8, x8, #0x1
  40a2f0:	str	x8, [sp, #16]
  40a2f4:	b	40a2a0 <ferror@plt+0x7460>
  40a2f8:	ldr	x8, [sp, #16]
  40a2fc:	cbz	x8, 40a30c <ferror@plt+0x74cc>
  40a300:	ldr	x8, [sp, #16]
  40a304:	ldrb	w9, [x8]
  40a308:	cbnz	w9, 40a318 <ferror@plt+0x74d8>
  40a30c:	mov	x8, xzr
  40a310:	str	x8, [sp, #40]
  40a314:	b	40a38c <ferror@plt+0x754c>
  40a318:	ldr	x8, [sp, #24]
  40a31c:	mov	x9, #0x1                   	// #1
  40a320:	str	x9, [x8]
  40a324:	ldr	x8, [sp, #16]
  40a328:	add	x8, x8, #0x1
  40a32c:	str	x8, [sp, #8]
  40a330:	ldr	x8, [sp, #8]
  40a334:	ldrsb	w9, [x8]
  40a338:	mov	w10, #0x0                   	// #0
  40a33c:	str	w10, [sp]
  40a340:	cbz	w9, 40a358 <ferror@plt+0x7518>
  40a344:	ldr	x8, [sp, #8]
  40a348:	ldrsb	w9, [x8]
  40a34c:	cmp	w9, #0x2f
  40a350:	cset	w9, ne  // ne = any
  40a354:	str	w9, [sp]
  40a358:	ldr	w8, [sp]
  40a35c:	tbnz	w8, #0, 40a364 <ferror@plt+0x7524>
  40a360:	b	40a384 <ferror@plt+0x7544>
  40a364:	ldr	x8, [sp, #24]
  40a368:	ldr	x9, [x8]
  40a36c:	add	x9, x9, #0x1
  40a370:	str	x9, [x8]
  40a374:	ldr	x8, [sp, #8]
  40a378:	add	x8, x8, #0x1
  40a37c:	str	x8, [sp, #8]
  40a380:	b	40a330 <ferror@plt+0x74f0>
  40a384:	ldr	x8, [sp, #16]
  40a388:	str	x8, [sp, #40]
  40a38c:	ldr	x0, [sp, #40]
  40a390:	add	sp, sp, #0x30
  40a394:	ret
  40a398:	sub	sp, sp, #0x40
  40a39c:	stp	x29, x30, [sp, #48]
  40a3a0:	add	x29, sp, #0x30
  40a3a4:	stur	x0, [x29, #-16]
  40a3a8:	str	x1, [sp, #24]
  40a3ac:	str	x2, [sp, #16]
  40a3b0:	ldur	x8, [x29, #-16]
  40a3b4:	cbnz	x8, 40a3d4 <ferror@plt+0x7594>
  40a3b8:	ldr	x8, [sp, #24]
  40a3bc:	cbnz	x8, 40a3d4 <ferror@plt+0x7594>
  40a3c0:	adrp	x0, 40d000 <ferror@plt+0xa1c0>
  40a3c4:	add	x0, x0, #0x9e6
  40a3c8:	bl	402a70 <strdup@plt>
  40a3cc:	stur	x0, [x29, #-8]
  40a3d0:	b	40a508 <ferror@plt+0x76c8>
  40a3d4:	ldur	x8, [x29, #-16]
  40a3d8:	cbnz	x8, 40a3f0 <ferror@plt+0x75b0>
  40a3dc:	ldr	x0, [sp, #24]
  40a3e0:	ldr	x1, [sp, #16]
  40a3e4:	bl	402c60 <strndup@plt>
  40a3e8:	stur	x0, [x29, #-8]
  40a3ec:	b	40a508 <ferror@plt+0x76c8>
  40a3f0:	ldr	x8, [sp, #24]
  40a3f4:	cbnz	x8, 40a408 <ferror@plt+0x75c8>
  40a3f8:	ldur	x0, [x29, #-16]
  40a3fc:	bl	402a70 <strdup@plt>
  40a400:	stur	x0, [x29, #-8]
  40a404:	b	40a508 <ferror@plt+0x76c8>
  40a408:	ldur	x8, [x29, #-16]
  40a40c:	cbz	x8, 40a414 <ferror@plt+0x75d4>
  40a410:	b	40a434 <ferror@plt+0x75f4>
  40a414:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  40a418:	add	x0, x0, #0x3ac
  40a41c:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40a420:	add	x1, x1, #0x46a
  40a424:	mov	w2, #0x383                 	// #899
  40a428:	adrp	x3, 40e000 <ferror@plt+0xb1c0>
  40a42c:	add	x3, x3, #0x479
  40a430:	bl	402d70 <__assert_fail@plt>
  40a434:	ldr	x8, [sp, #24]
  40a438:	cbz	x8, 40a440 <ferror@plt+0x7600>
  40a43c:	b	40a460 <ferror@plt+0x7620>
  40a440:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  40a444:	add	x0, x0, #0x4ae
  40a448:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40a44c:	add	x1, x1, #0x46a
  40a450:	mov	w2, #0x384                 	// #900
  40a454:	adrp	x3, 40e000 <ferror@plt+0xb1c0>
  40a458:	add	x3, x3, #0x479
  40a45c:	bl	402d70 <__assert_fail@plt>
  40a460:	ldur	x0, [x29, #-16]
  40a464:	bl	4026e0 <strlen@plt>
  40a468:	str	x0, [sp, #8]
  40a46c:	ldr	x8, [sp, #16]
  40a470:	ldr	x9, [sp, #8]
  40a474:	mov	x10, #0xffffffffffffffff    	// #-1
  40a478:	subs	x9, x10, x9
  40a47c:	cmp	x8, x9
  40a480:	b.ls	40a490 <ferror@plt+0x7650>  // b.plast
  40a484:	mov	x8, xzr
  40a488:	stur	x8, [x29, #-8]
  40a48c:	b	40a508 <ferror@plt+0x76c8>
  40a490:	ldr	x8, [sp, #8]
  40a494:	ldr	x9, [sp, #16]
  40a498:	add	x8, x8, x9
  40a49c:	add	x0, x8, #0x1
  40a4a0:	bl	402930 <malloc@plt>
  40a4a4:	str	x0, [sp]
  40a4a8:	ldr	x8, [sp]
  40a4ac:	cbnz	x8, 40a4bc <ferror@plt+0x767c>
  40a4b0:	mov	x8, xzr
  40a4b4:	stur	x8, [x29, #-8]
  40a4b8:	b	40a508 <ferror@plt+0x76c8>
  40a4bc:	ldr	x0, [sp]
  40a4c0:	ldur	x1, [x29, #-16]
  40a4c4:	ldr	x2, [sp, #8]
  40a4c8:	bl	402690 <memcpy@plt>
  40a4cc:	ldr	x8, [sp]
  40a4d0:	ldr	x9, [sp, #8]
  40a4d4:	add	x0, x8, x9
  40a4d8:	ldr	x1, [sp, #24]
  40a4dc:	ldr	x2, [sp, #16]
  40a4e0:	bl	402690 <memcpy@plt>
  40a4e4:	ldr	x8, [sp]
  40a4e8:	ldr	x9, [sp, #8]
  40a4ec:	ldr	x10, [sp, #16]
  40a4f0:	add	x9, x9, x10
  40a4f4:	add	x8, x8, x9
  40a4f8:	mov	w11, #0x0                   	// #0
  40a4fc:	strb	w11, [x8]
  40a500:	ldr	x8, [sp]
  40a504:	stur	x8, [x29, #-8]
  40a508:	ldur	x0, [x29, #-8]
  40a50c:	ldp	x29, x30, [sp, #48]
  40a510:	add	sp, sp, #0x40
  40a514:	ret
  40a518:	sub	sp, sp, #0x40
  40a51c:	stp	x29, x30, [sp, #48]
  40a520:	add	x29, sp, #0x30
  40a524:	stur	x0, [x29, #-8]
  40a528:	stur	x1, [x29, #-16]
  40a52c:	ldur	x0, [x29, #-8]
  40a530:	ldur	x1, [x29, #-16]
  40a534:	ldur	x8, [x29, #-16]
  40a538:	str	x0, [sp, #24]
  40a53c:	str	x1, [sp, #16]
  40a540:	cbz	x8, 40a554 <ferror@plt+0x7714>
  40a544:	ldur	x0, [x29, #-16]
  40a548:	bl	4026e0 <strlen@plt>
  40a54c:	str	x0, [sp, #8]
  40a550:	b	40a55c <ferror@plt+0x771c>
  40a554:	mov	x8, xzr
  40a558:	str	x8, [sp, #8]
  40a55c:	ldr	x8, [sp, #8]
  40a560:	ldr	x0, [sp, #24]
  40a564:	ldr	x1, [sp, #16]
  40a568:	mov	x2, x8
  40a56c:	bl	40a398 <ferror@plt+0x7558>
  40a570:	ldp	x29, x30, [sp, #48]
  40a574:	add	sp, sp, #0x40
  40a578:	ret
  40a57c:	sub	sp, sp, #0x140
  40a580:	stp	x29, x30, [sp, #288]
  40a584:	str	x28, [sp, #304]
  40a588:	add	x29, sp, #0x120
  40a58c:	sub	x8, x29, #0x38
  40a590:	str	q7, [sp, #112]
  40a594:	str	q6, [sp, #96]
  40a598:	str	q5, [sp, #80]
  40a59c:	str	q4, [sp, #64]
  40a5a0:	str	q3, [sp, #48]
  40a5a4:	str	q2, [sp, #32]
  40a5a8:	str	q1, [sp, #16]
  40a5ac:	str	q0, [sp]
  40a5b0:	str	x7, [sp, #168]
  40a5b4:	str	x6, [sp, #160]
  40a5b8:	str	x5, [sp, #152]
  40a5bc:	str	x4, [sp, #144]
  40a5c0:	str	x3, [sp, #136]
  40a5c4:	str	x2, [sp, #128]
  40a5c8:	stur	x0, [x29, #-16]
  40a5cc:	stur	x1, [x29, #-24]
  40a5d0:	mov	w9, #0xffffff80            	// #-128
  40a5d4:	stur	w9, [x29, #-28]
  40a5d8:	mov	w9, #0xffffffd0            	// #-48
  40a5dc:	stur	w9, [x29, #-32]
  40a5e0:	mov	x10, sp
  40a5e4:	add	x10, x10, #0x80
  40a5e8:	stur	x10, [x29, #-40]
  40a5ec:	add	x10, sp, #0x80
  40a5f0:	add	x10, x10, #0x30
  40a5f4:	stur	x10, [x29, #-48]
  40a5f8:	add	x10, x29, #0x20
  40a5fc:	stur	x10, [x29, #-56]
  40a600:	ldur	x1, [x29, #-24]
  40a604:	ldr	q0, [x8]
  40a608:	ldr	q1, [x8, #16]
  40a60c:	stur	q1, [x29, #-96]
  40a610:	stur	q0, [x29, #-112]
  40a614:	sub	x0, x29, #0x40
  40a618:	sub	x2, x29, #0x70
  40a61c:	bl	402c40 <vasprintf@plt>
  40a620:	stur	w0, [x29, #-76]
  40a624:	ldur	w9, [x29, #-76]
  40a628:	tbz	w9, #31, 40a63c <ferror@plt+0x77fc>
  40a62c:	b	40a630 <ferror@plt+0x77f0>
  40a630:	mov	x8, xzr
  40a634:	stur	x8, [x29, #-8]
  40a638:	b	40a664 <ferror@plt+0x7824>
  40a63c:	ldur	x0, [x29, #-16]
  40a640:	ldur	x1, [x29, #-64]
  40a644:	ldursw	x2, [x29, #-76]
  40a648:	bl	40a398 <ferror@plt+0x7558>
  40a64c:	stur	x0, [x29, #-72]
  40a650:	ldur	x0, [x29, #-64]
  40a654:	bl	402bf0 <free@plt>
  40a658:	ldur	x8, [x29, #-72]
  40a65c:	stur	x8, [x29, #-8]
  40a660:	b	40a664 <ferror@plt+0x7824>
  40a664:	ldur	x0, [x29, #-8]
  40a668:	ldr	x28, [sp, #304]
  40a66c:	ldp	x29, x30, [sp, #288]
  40a670:	add	sp, sp, #0x140
  40a674:	ret
  40a678:	sub	sp, sp, #0x50
  40a67c:	stp	x29, x30, [sp, #64]
  40a680:	add	x29, sp, #0x40
  40a684:	stur	x0, [x29, #-16]
  40a688:	stur	x1, [x29, #-24]
  40a68c:	str	x2, [sp, #32]
  40a690:	str	w3, [sp, #28]
  40a694:	ldur	x8, [x29, #-16]
  40a698:	ldr	x8, [x8]
  40a69c:	str	x8, [sp, #16]
  40a6a0:	ldr	x8, [sp, #16]
  40a6a4:	ldrb	w9, [x8]
  40a6a8:	cbnz	w9, 40a6ec <ferror@plt+0x78ac>
  40a6ac:	ldur	x8, [x29, #-16]
  40a6b0:	ldr	x8, [x8]
  40a6b4:	ldrsb	w9, [x8]
  40a6b8:	cbnz	w9, 40a6c0 <ferror@plt+0x7880>
  40a6bc:	b	40a6e0 <ferror@plt+0x78a0>
  40a6c0:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  40a6c4:	add	x0, x0, #0x4b5
  40a6c8:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40a6cc:	add	x1, x1, #0x46a
  40a6d0:	mov	w2, #0x3c6                 	// #966
  40a6d4:	adrp	x3, 40e000 <ferror@plt+0xb1c0>
  40a6d8:	add	x3, x3, #0x4c5
  40a6dc:	bl	402d70 <__assert_fail@plt>
  40a6e0:	mov	x8, xzr
  40a6e4:	stur	x8, [x29, #-8]
  40a6e8:	b	40a8dc <ferror@plt+0x7a9c>
  40a6ec:	ldr	x0, [sp, #16]
  40a6f0:	ldr	x1, [sp, #32]
  40a6f4:	bl	402c70 <strspn@plt>
  40a6f8:	ldr	x8, [sp, #16]
  40a6fc:	add	x8, x8, x0
  40a700:	str	x8, [sp, #16]
  40a704:	ldr	x8, [sp, #16]
  40a708:	ldrb	w9, [x8]
  40a70c:	cbnz	w9, 40a728 <ferror@plt+0x78e8>
  40a710:	ldr	x8, [sp, #16]
  40a714:	ldur	x9, [x29, #-16]
  40a718:	str	x8, [x9]
  40a71c:	mov	x8, xzr
  40a720:	stur	x8, [x29, #-8]
  40a724:	b	40a8dc <ferror@plt+0x7a9c>
  40a728:	ldr	w8, [sp, #28]
  40a72c:	cbz	w8, 40a828 <ferror@plt+0x79e8>
  40a730:	ldr	x8, [sp, #16]
  40a734:	ldrsb	w1, [x8]
  40a738:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  40a73c:	add	x0, x0, #0x503
  40a740:	bl	402c80 <strchr@plt>
  40a744:	cbz	x0, 40a828 <ferror@plt+0x79e8>
  40a748:	ldr	x8, [sp, #16]
  40a74c:	ldrb	w9, [x8]
  40a750:	add	x8, sp, #0xe
  40a754:	strb	w9, [sp, #14]
  40a758:	mov	w9, #0x0                   	// #0
  40a75c:	strb	w9, [x8, #1]
  40a760:	ldr	x10, [sp, #16]
  40a764:	add	x0, x10, #0x1
  40a768:	mov	x1, x8
  40a76c:	bl	40a8ec <ferror@plt+0x7aac>
  40a770:	ldur	x8, [x29, #-24]
  40a774:	str	x0, [x8]
  40a778:	ldr	x8, [sp, #16]
  40a77c:	ldur	x10, [x29, #-24]
  40a780:	ldr	x10, [x10]
  40a784:	add	x10, x10, #0x1
  40a788:	ldrsb	w9, [x8, x10]
  40a78c:	cbz	w9, 40a7e8 <ferror@plt+0x79a8>
  40a790:	ldr	x8, [sp, #16]
  40a794:	ldur	x9, [x29, #-24]
  40a798:	ldr	x9, [x9]
  40a79c:	add	x9, x9, #0x1
  40a7a0:	ldrsb	w10, [x8, x9]
  40a7a4:	ldrsb	w11, [sp, #14]
  40a7a8:	cmp	w10, w11
  40a7ac:	b.ne	40a7e8 <ferror@plt+0x79a8>  // b.any
  40a7b0:	ldr	x8, [sp, #16]
  40a7b4:	ldur	x9, [x29, #-24]
  40a7b8:	ldr	x9, [x9]
  40a7bc:	add	x9, x9, #0x2
  40a7c0:	ldrsb	w10, [x8, x9]
  40a7c4:	cbz	w10, 40a800 <ferror@plt+0x79c0>
  40a7c8:	ldr	x0, [sp, #32]
  40a7cc:	ldr	x8, [sp, #16]
  40a7d0:	ldur	x9, [x29, #-24]
  40a7d4:	ldr	x9, [x9]
  40a7d8:	add	x9, x9, #0x2
  40a7dc:	ldrsb	w1, [x8, x9]
  40a7e0:	bl	402c80 <strchr@plt>
  40a7e4:	cbnz	x0, 40a800 <ferror@plt+0x79c0>
  40a7e8:	ldr	x8, [sp, #16]
  40a7ec:	ldur	x9, [x29, #-16]
  40a7f0:	str	x8, [x9]
  40a7f4:	mov	x8, xzr
  40a7f8:	stur	x8, [x29, #-8]
  40a7fc:	b	40a8dc <ferror@plt+0x7a9c>
  40a800:	ldr	x8, [sp, #16]
  40a804:	add	x9, x8, #0x1
  40a808:	str	x9, [sp, #16]
  40a80c:	ldur	x9, [x29, #-24]
  40a810:	ldr	x9, [x9]
  40a814:	add	x8, x8, x9
  40a818:	add	x8, x8, #0x2
  40a81c:	ldur	x9, [x29, #-16]
  40a820:	str	x8, [x9]
  40a824:	b	40a8d4 <ferror@plt+0x7a94>
  40a828:	ldr	w8, [sp, #28]
  40a82c:	cbz	w8, 40a8a8 <ferror@plt+0x7a68>
  40a830:	ldr	x0, [sp, #16]
  40a834:	ldr	x1, [sp, #32]
  40a838:	bl	40a8ec <ferror@plt+0x7aac>
  40a83c:	ldur	x8, [x29, #-24]
  40a840:	str	x0, [x8]
  40a844:	ldr	x8, [sp, #16]
  40a848:	ldur	x9, [x29, #-24]
  40a84c:	ldr	x9, [x9]
  40a850:	ldrsb	w10, [x8, x9]
  40a854:	cbz	w10, 40a88c <ferror@plt+0x7a4c>
  40a858:	ldr	x0, [sp, #32]
  40a85c:	ldr	x8, [sp, #16]
  40a860:	ldur	x9, [x29, #-24]
  40a864:	ldr	x9, [x9]
  40a868:	ldrsb	w1, [x8, x9]
  40a86c:	bl	402c80 <strchr@plt>
  40a870:	cbnz	x0, 40a88c <ferror@plt+0x7a4c>
  40a874:	ldr	x8, [sp, #16]
  40a878:	ldur	x9, [x29, #-16]
  40a87c:	str	x8, [x9]
  40a880:	mov	x8, xzr
  40a884:	stur	x8, [x29, #-8]
  40a888:	b	40a8dc <ferror@plt+0x7a9c>
  40a88c:	ldr	x8, [sp, #16]
  40a890:	ldur	x9, [x29, #-24]
  40a894:	ldr	x9, [x9]
  40a898:	add	x8, x8, x9
  40a89c:	ldur	x9, [x29, #-16]
  40a8a0:	str	x8, [x9]
  40a8a4:	b	40a8d4 <ferror@plt+0x7a94>
  40a8a8:	ldr	x0, [sp, #16]
  40a8ac:	ldr	x1, [sp, #32]
  40a8b0:	bl	402d40 <strcspn@plt>
  40a8b4:	ldur	x8, [x29, #-24]
  40a8b8:	str	x0, [x8]
  40a8bc:	ldr	x8, [sp, #16]
  40a8c0:	ldur	x9, [x29, #-24]
  40a8c4:	ldr	x9, [x9]
  40a8c8:	add	x8, x8, x9
  40a8cc:	ldur	x9, [x29, #-16]
  40a8d0:	str	x8, [x9]
  40a8d4:	ldr	x8, [sp, #16]
  40a8d8:	stur	x8, [x29, #-8]
  40a8dc:	ldur	x0, [x29, #-8]
  40a8e0:	ldp	x29, x30, [sp, #64]
  40a8e4:	add	sp, sp, #0x50
  40a8e8:	ret
  40a8ec:	sub	sp, sp, #0x30
  40a8f0:	stp	x29, x30, [sp, #32]
  40a8f4:	add	x29, sp, #0x20
  40a8f8:	stur	x0, [x29, #-8]
  40a8fc:	str	x1, [sp, #16]
  40a900:	str	wzr, [sp, #12]
  40a904:	str	wzr, [sp, #8]
  40a908:	ldur	x8, [x29, #-8]
  40a90c:	ldrsw	x9, [sp, #8]
  40a910:	add	x8, x8, x9
  40a914:	ldrb	w10, [x8]
  40a918:	cbz	w10, 40a978 <ferror@plt+0x7b38>
  40a91c:	ldr	w8, [sp, #12]
  40a920:	cbz	w8, 40a92c <ferror@plt+0x7aec>
  40a924:	str	wzr, [sp, #12]
  40a928:	b	40a968 <ferror@plt+0x7b28>
  40a92c:	ldur	x8, [x29, #-8]
  40a930:	ldrsw	x9, [sp, #8]
  40a934:	ldrsb	w10, [x8, x9]
  40a938:	cmp	w10, #0x5c
  40a93c:	b.ne	40a94c <ferror@plt+0x7b0c>  // b.any
  40a940:	mov	w8, #0x1                   	// #1
  40a944:	str	w8, [sp, #12]
  40a948:	b	40a968 <ferror@plt+0x7b28>
  40a94c:	ldr	x0, [sp, #16]
  40a950:	ldur	x8, [x29, #-8]
  40a954:	ldrsw	x9, [sp, #8]
  40a958:	ldrsb	w1, [x8, x9]
  40a95c:	bl	402c80 <strchr@plt>
  40a960:	cbz	x0, 40a968 <ferror@plt+0x7b28>
  40a964:	b	40a978 <ferror@plt+0x7b38>
  40a968:	ldr	w8, [sp, #8]
  40a96c:	add	w8, w8, #0x1
  40a970:	str	w8, [sp, #8]
  40a974:	b	40a908 <ferror@plt+0x7ac8>
  40a978:	ldr	w8, [sp, #8]
  40a97c:	ldr	w9, [sp, #12]
  40a980:	subs	w8, w8, w9
  40a984:	mov	w0, w8
  40a988:	sxtw	x0, w0
  40a98c:	ldp	x29, x30, [sp, #32]
  40a990:	add	sp, sp, #0x30
  40a994:	ret
  40a998:	sub	sp, sp, #0x30
  40a99c:	stp	x29, x30, [sp, #32]
  40a9a0:	add	x29, sp, #0x20
  40a9a4:	mov	w8, #0x1                   	// #1
  40a9a8:	str	x0, [sp, #16]
  40a9ac:	str	w8, [sp, #8]
  40a9b0:	ldr	x0, [sp, #16]
  40a9b4:	bl	402980 <fgetc@plt>
  40a9b8:	str	w0, [sp, #12]
  40a9bc:	mov	w8, #0xffffffff            	// #-1
  40a9c0:	cmp	w0, w8
  40a9c4:	b.ne	40a9d4 <ferror@plt+0x7b94>  // b.any
  40a9c8:	mov	w8, #0x1                   	// #1
  40a9cc:	stur	w8, [x29, #-4]
  40a9d0:	b	40a9f0 <ferror@plt+0x7bb0>
  40a9d4:	ldr	w8, [sp, #12]
  40a9d8:	cmp	w8, #0xa
  40a9dc:	b.ne	40a9e8 <ferror@plt+0x7ba8>  // b.any
  40a9e0:	stur	wzr, [x29, #-4]
  40a9e4:	b	40a9f0 <ferror@plt+0x7bb0>
  40a9e8:	ldr	w8, [sp, #8]
  40a9ec:	tbnz	w8, #0, 40a9b0 <ferror@plt+0x7b70>
  40a9f0:	ldur	w0, [x29, #-4]
  40a9f4:	ldp	x29, x30, [sp, #32]
  40a9f8:	add	sp, sp, #0x30
  40a9fc:	ret
  40aa00:	sub	sp, sp, #0x150
  40aa04:	stp	x29, x30, [sp, #304]
  40aa08:	str	x28, [sp, #320]
  40aa0c:	add	x29, sp, #0x130
  40aa10:	mov	w8, #0xffffffff            	// #-1
  40aa14:	adrp	x9, 41e000 <ferror@plt+0x1b1c0>
  40aa18:	add	x9, x9, #0xb48
  40aa1c:	stur	x0, [x29, #-16]
  40aa20:	stur	x1, [x29, #-24]
  40aa24:	str	xzr, [sp, #144]
  40aa28:	str	xzr, [sp, #136]
  40aa2c:	str	w8, [sp, #120]
  40aa30:	ldur	x10, [x29, #-16]
  40aa34:	str	x9, [sp, #88]
  40aa38:	cbz	x10, 40aa40 <ferror@plt+0x7c00>
  40aa3c:	b	40aa60 <ferror@plt+0x7c20>
  40aa40:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  40aa44:	add	x0, x0, #0x559
  40aa48:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40aa4c:	add	x1, x1, #0x55b
  40aa50:	mov	w2, #0xc4                  	// #196
  40aa54:	adrp	x3, 40e000 <ferror@plt+0xb1c0>
  40aa58:	add	x3, x3, #0x56b
  40aa5c:	bl	402d70 <__assert_fail@plt>
  40aa60:	ldur	x8, [x29, #-24]
  40aa64:	cbz	x8, 40aa6c <ferror@plt+0x7c2c>
  40aa68:	b	40aa8c <ferror@plt+0x7c4c>
  40aa6c:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  40aa70:	add	x0, x0, #0x597
  40aa74:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40aa78:	add	x1, x1, #0x55b
  40aa7c:	mov	w2, #0xc5                  	// #197
  40aa80:	adrp	x3, 40e000 <ferror@plt+0xb1c0>
  40aa84:	add	x3, x3, #0x56b
  40aa88:	bl	402d70 <__assert_fail@plt>
  40aa8c:	mov	x8, xzr
  40aa90:	mov	x0, x8
  40aa94:	bl	402920 <time@plt>
  40aa98:	add	x8, sp, #0x98
  40aa9c:	str	x0, [sp, #152]
  40aaa0:	mov	x0, x8
  40aaa4:	sub	x1, x29, #0x58
  40aaa8:	bl	4027f0 <localtime_r@plt>
  40aaac:	mov	w9, #0xffffffff            	// #-1
  40aab0:	stur	w9, [x29, #-56]
  40aab4:	ldur	x8, [x29, #-16]
  40aab8:	mov	x0, x8
  40aabc:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40aac0:	add	x1, x1, #0x59c
  40aac4:	bl	402b50 <strcmp@plt>
  40aac8:	cbnz	w0, 40aad0 <ferror@plt+0x7c90>
  40aacc:	b	40b028 <ferror@plt+0x81e8>
  40aad0:	ldur	x0, [x29, #-16]
  40aad4:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40aad8:	add	x1, x1, #0x5a0
  40aadc:	bl	402b50 <strcmp@plt>
  40aae0:	cbnz	w0, 40aaf4 <ferror@plt+0x7cb4>
  40aae4:	stur	wzr, [x29, #-80]
  40aae8:	stur	wzr, [x29, #-84]
  40aaec:	stur	wzr, [x29, #-88]
  40aaf0:	b	40b028 <ferror@plt+0x81e8>
  40aaf4:	ldur	x0, [x29, #-16]
  40aaf8:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40aafc:	add	x1, x1, #0x5a6
  40ab00:	bl	402b50 <strcmp@plt>
  40ab04:	cbnz	w0, 40ab24 <ferror@plt+0x7ce4>
  40ab08:	ldur	w8, [x29, #-76]
  40ab0c:	subs	w8, w8, #0x1
  40ab10:	stur	w8, [x29, #-76]
  40ab14:	stur	wzr, [x29, #-80]
  40ab18:	stur	wzr, [x29, #-84]
  40ab1c:	stur	wzr, [x29, #-88]
  40ab20:	b	40b028 <ferror@plt+0x81e8>
  40ab24:	ldur	x0, [x29, #-16]
  40ab28:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40ab2c:	add	x1, x1, #0x5b0
  40ab30:	bl	402b50 <strcmp@plt>
  40ab34:	cbnz	w0, 40ab54 <ferror@plt+0x7d14>
  40ab38:	ldur	w8, [x29, #-76]
  40ab3c:	add	w8, w8, #0x1
  40ab40:	stur	w8, [x29, #-76]
  40ab44:	stur	wzr, [x29, #-80]
  40ab48:	stur	wzr, [x29, #-84]
  40ab4c:	stur	wzr, [x29, #-88]
  40ab50:	b	40b028 <ferror@plt+0x81e8>
  40ab54:	ldur	x8, [x29, #-16]
  40ab58:	ldrsb	w9, [x8]
  40ab5c:	cmp	w9, #0x2b
  40ab60:	b.ne	40ab98 <ferror@plt+0x7d58>  // b.any
  40ab64:	ldur	x8, [x29, #-16]
  40ab68:	add	x0, x8, #0x1
  40ab6c:	add	x1, sp, #0x90
  40ab70:	bl	40b0ec <ferror@plt+0x82ac>
  40ab74:	str	w0, [sp, #124]
  40ab78:	ldr	w9, [sp, #124]
  40ab7c:	cmp	w9, #0x0
  40ab80:	cset	w9, ge  // ge = tcont
  40ab84:	tbnz	w9, #0, 40ab94 <ferror@plt+0x7d54>
  40ab88:	ldr	w8, [sp, #124]
  40ab8c:	stur	w8, [x29, #-4]
  40ab90:	b	40b0d8 <ferror@plt+0x8298>
  40ab94:	b	40b028 <ferror@plt+0x81e8>
  40ab98:	ldur	x8, [x29, #-16]
  40ab9c:	ldrsb	w9, [x8]
  40aba0:	cmp	w9, #0x2d
  40aba4:	b.ne	40abdc <ferror@plt+0x7d9c>  // b.any
  40aba8:	ldur	x8, [x29, #-16]
  40abac:	add	x0, x8, #0x1
  40abb0:	add	x1, sp, #0x88
  40abb4:	bl	40b0ec <ferror@plt+0x82ac>
  40abb8:	str	w0, [sp, #124]
  40abbc:	ldr	w9, [sp, #124]
  40abc0:	cmp	w9, #0x0
  40abc4:	cset	w9, ge  // ge = tcont
  40abc8:	tbnz	w9, #0, 40abd8 <ferror@plt+0x7d98>
  40abcc:	ldr	w8, [sp, #124]
  40abd0:	stur	w8, [x29, #-4]
  40abd4:	b	40b0d8 <ferror@plt+0x8298>
  40abd8:	b	40b028 <ferror@plt+0x81e8>
  40abdc:	ldur	x0, [x29, #-16]
  40abe0:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40abe4:	add	x1, x1, #0x5b9
  40abe8:	bl	40b464 <ferror@plt+0x8624>
  40abec:	cbz	x0, 40ac60 <ferror@plt+0x7e20>
  40abf0:	ldur	x0, [x29, #-16]
  40abf4:	ldur	x8, [x29, #-16]
  40abf8:	str	x0, [sp, #80]
  40abfc:	mov	x0, x8
  40ac00:	bl	4026e0 <strlen@plt>
  40ac04:	subs	x1, x0, #0x4
  40ac08:	ldr	x0, [sp, #80]
  40ac0c:	bl	402c60 <strndup@plt>
  40ac10:	str	x0, [sp, #104]
  40ac14:	ldr	x8, [sp, #104]
  40ac18:	cbnz	x8, 40ac28 <ferror@plt+0x7de8>
  40ac1c:	mov	w8, #0xfffffff4            	// #-12
  40ac20:	stur	w8, [x29, #-4]
  40ac24:	b	40b0d8 <ferror@plt+0x8298>
  40ac28:	ldr	x0, [sp, #104]
  40ac2c:	add	x1, sp, #0x88
  40ac30:	bl	40b0ec <ferror@plt+0x82ac>
  40ac34:	str	w0, [sp, #124]
  40ac38:	ldr	x0, [sp, #104]
  40ac3c:	bl	402bf0 <free@plt>
  40ac40:	ldr	w8, [sp, #124]
  40ac44:	cmp	w8, #0x0
  40ac48:	cset	w8, ge  // ge = tcont
  40ac4c:	tbnz	w8, #0, 40ac5c <ferror@plt+0x7e1c>
  40ac50:	ldr	w8, [sp, #124]
  40ac54:	stur	w8, [x29, #-4]
  40ac58:	b	40b0d8 <ferror@plt+0x8298>
  40ac5c:	b	40b028 <ferror@plt+0x81e8>
  40ac60:	str	wzr, [sp, #116]
  40ac64:	ldr	w8, [sp, #116]
  40ac68:	mov	w9, w8
  40ac6c:	cmp	x9, #0xe
  40ac70:	b.cs	40ad24 <ferror@plt+0x7ee4>  // b.hs, b.nlast
  40ac74:	ldur	x0, [x29, #-16]
  40ac78:	ldr	w8, [sp, #116]
  40ac7c:	mov	w9, w8
  40ac80:	mov	x10, #0x10                  	// #16
  40ac84:	mul	x9, x10, x9
  40ac88:	ldr	x10, [sp, #88]
  40ac8c:	add	x9, x10, x9
  40ac90:	ldr	x1, [x9]
  40ac94:	bl	40b568 <ferror@plt+0x8728>
  40ac98:	cbnz	x0, 40aca0 <ferror@plt+0x7e60>
  40ac9c:	b	40ad14 <ferror@plt+0x7ed4>
  40aca0:	ldr	w8, [sp, #116]
  40aca4:	mov	w9, w8
  40aca8:	mov	x10, #0x10                  	// #16
  40acac:	mul	x9, x10, x9
  40acb0:	ldr	x10, [sp, #88]
  40acb4:	add	x9, x10, x9
  40acb8:	ldr	x0, [x9]
  40acbc:	bl	4026e0 <strlen@plt>
  40acc0:	str	x0, [sp, #96]
  40acc4:	ldur	x9, [x29, #-16]
  40acc8:	ldr	x10, [sp, #96]
  40accc:	ldrsb	w8, [x9, x10]
  40acd0:	cmp	w8, #0x20
  40acd4:	b.eq	40acdc <ferror@plt+0x7e9c>  // b.none
  40acd8:	b	40ad14 <ferror@plt+0x7ed4>
  40acdc:	ldr	w8, [sp, #116]
  40ace0:	mov	w9, w8
  40ace4:	mov	x10, #0x10                  	// #16
  40ace8:	mul	x9, x10, x9
  40acec:	ldr	x10, [sp, #88]
  40acf0:	add	x9, x10, x9
  40acf4:	ldr	w8, [x9, #8]
  40acf8:	str	w8, [sp, #120]
  40acfc:	ldr	x9, [sp, #96]
  40ad00:	add	x9, x9, #0x1
  40ad04:	ldur	x11, [x29, #-16]
  40ad08:	add	x9, x11, x9
  40ad0c:	stur	x9, [x29, #-16]
  40ad10:	b	40ad24 <ferror@plt+0x7ee4>
  40ad14:	ldr	w8, [sp, #116]
  40ad18:	add	w8, w8, #0x1
  40ad1c:	str	w8, [sp, #116]
  40ad20:	b	40ac64 <ferror@plt+0x7e24>
  40ad24:	sub	x0, x29, #0x90
  40ad28:	sub	x8, x29, #0x58
  40ad2c:	mov	x1, x8
  40ad30:	mov	x2, #0x38                  	// #56
  40ad34:	str	x8, [sp, #72]
  40ad38:	bl	402690 <memcpy@plt>
  40ad3c:	ldur	x0, [x29, #-16]
  40ad40:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40ad44:	add	x1, x1, #0x5be
  40ad48:	ldr	x2, [sp, #72]
  40ad4c:	bl	4028b0 <strptime@plt>
  40ad50:	stur	x0, [x29, #-32]
  40ad54:	ldur	x8, [x29, #-32]
  40ad58:	cbz	x8, 40ad6c <ferror@plt+0x7f2c>
  40ad5c:	ldur	x8, [x29, #-32]
  40ad60:	ldrsb	w9, [x8]
  40ad64:	cbnz	w9, 40ad6c <ferror@plt+0x7f2c>
  40ad68:	b	40b028 <ferror@plt+0x81e8>
  40ad6c:	sub	x8, x29, #0x58
  40ad70:	mov	x0, x8
  40ad74:	sub	x1, x29, #0x90
  40ad78:	mov	x2, #0x38                  	// #56
  40ad7c:	str	x8, [sp, #64]
  40ad80:	bl	402690 <memcpy@plt>
  40ad84:	ldur	x0, [x29, #-16]
  40ad88:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40ad8c:	add	x1, x1, #0x5d0
  40ad90:	ldr	x2, [sp, #64]
  40ad94:	bl	4028b0 <strptime@plt>
  40ad98:	stur	x0, [x29, #-32]
  40ad9c:	ldur	x8, [x29, #-32]
  40ada0:	cbz	x8, 40adb4 <ferror@plt+0x7f74>
  40ada4:	ldur	x8, [x29, #-32]
  40ada8:	ldrsb	w9, [x8]
  40adac:	cbnz	w9, 40adb4 <ferror@plt+0x7f74>
  40adb0:	b	40b028 <ferror@plt+0x81e8>
  40adb4:	sub	x8, x29, #0x58
  40adb8:	mov	x0, x8
  40adbc:	sub	x1, x29, #0x90
  40adc0:	mov	x2, #0x38                  	// #56
  40adc4:	str	x8, [sp, #56]
  40adc8:	bl	402690 <memcpy@plt>
  40adcc:	ldur	x0, [x29, #-16]
  40add0:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40add4:	add	x1, x1, #0x5e2
  40add8:	ldr	x2, [sp, #56]
  40addc:	bl	4028b0 <strptime@plt>
  40ade0:	stur	x0, [x29, #-32]
  40ade4:	ldur	x8, [x29, #-32]
  40ade8:	cbz	x8, 40adfc <ferror@plt+0x7fbc>
  40adec:	ldur	x8, [x29, #-32]
  40adf0:	ldrsb	w9, [x8]
  40adf4:	cbnz	w9, 40adfc <ferror@plt+0x7fbc>
  40adf8:	b	40b028 <ferror@plt+0x81e8>
  40adfc:	sub	x8, x29, #0x58
  40ae00:	mov	x0, x8
  40ae04:	sub	x1, x29, #0x90
  40ae08:	mov	x2, #0x38                  	// #56
  40ae0c:	str	x8, [sp, #48]
  40ae10:	bl	402690 <memcpy@plt>
  40ae14:	ldur	x0, [x29, #-16]
  40ae18:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40ae1c:	add	x1, x1, #0x5f4
  40ae20:	ldr	x2, [sp, #48]
  40ae24:	bl	4028b0 <strptime@plt>
  40ae28:	stur	x0, [x29, #-32]
  40ae2c:	ldur	x8, [x29, #-32]
  40ae30:	cbz	x8, 40ae48 <ferror@plt+0x8008>
  40ae34:	ldur	x8, [x29, #-32]
  40ae38:	ldrsb	w9, [x8]
  40ae3c:	cbnz	w9, 40ae48 <ferror@plt+0x8008>
  40ae40:	stur	wzr, [x29, #-88]
  40ae44:	b	40b028 <ferror@plt+0x81e8>
  40ae48:	sub	x8, x29, #0x58
  40ae4c:	mov	x0, x8
  40ae50:	sub	x1, x29, #0x90
  40ae54:	mov	x2, #0x38                  	// #56
  40ae58:	str	x8, [sp, #40]
  40ae5c:	bl	402690 <memcpy@plt>
  40ae60:	ldur	x0, [x29, #-16]
  40ae64:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40ae68:	add	x1, x1, #0x603
  40ae6c:	ldr	x2, [sp, #40]
  40ae70:	bl	4028b0 <strptime@plt>
  40ae74:	stur	x0, [x29, #-32]
  40ae78:	ldur	x8, [x29, #-32]
  40ae7c:	cbz	x8, 40ae94 <ferror@plt+0x8054>
  40ae80:	ldur	x8, [x29, #-32]
  40ae84:	ldrsb	w9, [x8]
  40ae88:	cbnz	w9, 40ae94 <ferror@plt+0x8054>
  40ae8c:	stur	wzr, [x29, #-88]
  40ae90:	b	40b028 <ferror@plt+0x81e8>
  40ae94:	sub	x8, x29, #0x58
  40ae98:	mov	x0, x8
  40ae9c:	sub	x1, x29, #0x90
  40aea0:	mov	x2, #0x38                  	// #56
  40aea4:	str	x8, [sp, #32]
  40aea8:	bl	402690 <memcpy@plt>
  40aeac:	ldur	x0, [x29, #-16]
  40aeb0:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40aeb4:	add	x1, x1, #0x612
  40aeb8:	ldr	x2, [sp, #32]
  40aebc:	bl	4028b0 <strptime@plt>
  40aec0:	stur	x0, [x29, #-32]
  40aec4:	ldur	x8, [x29, #-32]
  40aec8:	cbz	x8, 40aee8 <ferror@plt+0x80a8>
  40aecc:	ldur	x8, [x29, #-32]
  40aed0:	ldrsb	w9, [x8]
  40aed4:	cbnz	w9, 40aee8 <ferror@plt+0x80a8>
  40aed8:	stur	wzr, [x29, #-80]
  40aedc:	stur	wzr, [x29, #-84]
  40aee0:	stur	wzr, [x29, #-88]
  40aee4:	b	40b028 <ferror@plt+0x81e8>
  40aee8:	sub	x8, x29, #0x58
  40aeec:	mov	x0, x8
  40aef0:	sub	x1, x29, #0x90
  40aef4:	mov	x2, #0x38                  	// #56
  40aef8:	str	x8, [sp, #24]
  40aefc:	bl	402690 <memcpy@plt>
  40af00:	ldur	x0, [x29, #-16]
  40af04:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40af08:	add	x1, x1, #0x61b
  40af0c:	ldr	x2, [sp, #24]
  40af10:	bl	4028b0 <strptime@plt>
  40af14:	stur	x0, [x29, #-32]
  40af18:	ldur	x8, [x29, #-32]
  40af1c:	cbz	x8, 40af3c <ferror@plt+0x80fc>
  40af20:	ldur	x8, [x29, #-32]
  40af24:	ldrsb	w9, [x8]
  40af28:	cbnz	w9, 40af3c <ferror@plt+0x80fc>
  40af2c:	stur	wzr, [x29, #-80]
  40af30:	stur	wzr, [x29, #-84]
  40af34:	stur	wzr, [x29, #-88]
  40af38:	b	40b028 <ferror@plt+0x81e8>
  40af3c:	sub	x8, x29, #0x58
  40af40:	mov	x0, x8
  40af44:	sub	x1, x29, #0x90
  40af48:	mov	x2, #0x38                  	// #56
  40af4c:	str	x8, [sp, #16]
  40af50:	bl	402690 <memcpy@plt>
  40af54:	ldur	x0, [x29, #-16]
  40af58:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40af5c:	add	x1, x1, #0x5d9
  40af60:	ldr	x2, [sp, #16]
  40af64:	bl	4028b0 <strptime@plt>
  40af68:	stur	x0, [x29, #-32]
  40af6c:	ldur	x8, [x29, #-32]
  40af70:	cbz	x8, 40af84 <ferror@plt+0x8144>
  40af74:	ldur	x8, [x29, #-32]
  40af78:	ldrsb	w9, [x8]
  40af7c:	cbnz	w9, 40af84 <ferror@plt+0x8144>
  40af80:	b	40b028 <ferror@plt+0x81e8>
  40af84:	sub	x8, x29, #0x58
  40af88:	mov	x0, x8
  40af8c:	sub	x1, x29, #0x90
  40af90:	mov	x2, #0x38                  	// #56
  40af94:	str	x8, [sp, #8]
  40af98:	bl	402690 <memcpy@plt>
  40af9c:	ldur	x0, [x29, #-16]
  40afa0:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40afa4:	add	x1, x1, #0x60c
  40afa8:	ldr	x2, [sp, #8]
  40afac:	bl	4028b0 <strptime@plt>
  40afb0:	stur	x0, [x29, #-32]
  40afb4:	ldur	x8, [x29, #-32]
  40afb8:	cbz	x8, 40afd0 <ferror@plt+0x8190>
  40afbc:	ldur	x8, [x29, #-32]
  40afc0:	ldrsb	w9, [x8]
  40afc4:	cbnz	w9, 40afd0 <ferror@plt+0x8190>
  40afc8:	stur	wzr, [x29, #-88]
  40afcc:	b	40b028 <ferror@plt+0x81e8>
  40afd0:	sub	x8, x29, #0x58
  40afd4:	mov	x0, x8
  40afd8:	sub	x1, x29, #0x90
  40afdc:	mov	x2, #0x38                  	// #56
  40afe0:	str	x8, [sp]
  40afe4:	bl	402690 <memcpy@plt>
  40afe8:	ldur	x0, [x29, #-16]
  40afec:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40aff0:	add	x1, x1, #0x624
  40aff4:	ldr	x2, [sp]
  40aff8:	bl	4028b0 <strptime@plt>
  40affc:	stur	x0, [x29, #-32]
  40b000:	ldur	x8, [x29, #-32]
  40b004:	cbz	x8, 40b01c <ferror@plt+0x81dc>
  40b008:	ldur	x8, [x29, #-32]
  40b00c:	ldrsb	w9, [x8]
  40b010:	cbnz	w9, 40b01c <ferror@plt+0x81dc>
  40b014:	stur	wzr, [x29, #-88]
  40b018:	b	40b028 <ferror@plt+0x81e8>
  40b01c:	mov	w8, #0xffffffea            	// #-22
  40b020:	stur	w8, [x29, #-4]
  40b024:	b	40b0d8 <ferror@plt+0x8298>
  40b028:	sub	x0, x29, #0x58
  40b02c:	bl	402ad0 <mktime@plt>
  40b030:	str	x0, [sp, #152]
  40b034:	ldr	x8, [sp, #152]
  40b038:	mov	x9, #0xffffffffffffffff    	// #-1
  40b03c:	cmp	x8, x9
  40b040:	b.ne	40b050 <ferror@plt+0x8210>  // b.any
  40b044:	mov	w8, #0xffffffea            	// #-22
  40b048:	stur	w8, [x29, #-4]
  40b04c:	b	40b0d8 <ferror@plt+0x8298>
  40b050:	ldr	w8, [sp, #120]
  40b054:	cmp	w8, #0x0
  40b058:	cset	w8, lt  // lt = tstop
  40b05c:	tbnz	w8, #0, 40b07c <ferror@plt+0x823c>
  40b060:	ldur	w8, [x29, #-64]
  40b064:	ldr	w9, [sp, #120]
  40b068:	cmp	w8, w9
  40b06c:	b.eq	40b07c <ferror@plt+0x823c>  // b.none
  40b070:	mov	w8, #0xffffffea            	// #-22
  40b074:	stur	w8, [x29, #-4]
  40b078:	b	40b0d8 <ferror@plt+0x8298>
  40b07c:	ldr	x8, [sp, #152]
  40b080:	mov	x9, #0x4240                	// #16960
  40b084:	movk	x9, #0xf, lsl #16
  40b088:	mul	x8, x8, x9
  40b08c:	str	x8, [sp, #128]
  40b090:	ldr	x8, [sp, #144]
  40b094:	ldr	x9, [sp, #128]
  40b098:	add	x8, x9, x8
  40b09c:	str	x8, [sp, #128]
  40b0a0:	ldr	x8, [sp, #128]
  40b0a4:	ldr	x9, [sp, #136]
  40b0a8:	cmp	x8, x9
  40b0ac:	b.ls	40b0c4 <ferror@plt+0x8284>  // b.plast
  40b0b0:	ldr	x8, [sp, #136]
  40b0b4:	ldr	x9, [sp, #128]
  40b0b8:	subs	x8, x9, x8
  40b0bc:	str	x8, [sp, #128]
  40b0c0:	b	40b0c8 <ferror@plt+0x8288>
  40b0c4:	str	xzr, [sp, #128]
  40b0c8:	ldr	x8, [sp, #128]
  40b0cc:	ldur	x9, [x29, #-24]
  40b0d0:	str	x8, [x9]
  40b0d4:	stur	wzr, [x29, #-4]
  40b0d8:	ldur	w0, [x29, #-4]
  40b0dc:	ldr	x28, [sp, #320]
  40b0e0:	ldp	x29, x30, [sp, #304]
  40b0e4:	add	sp, sp, #0x150
  40b0e8:	ret
  40b0ec:	sub	sp, sp, #0x90
  40b0f0:	stp	x29, x30, [sp, #128]
  40b0f4:	add	x29, sp, #0x80
  40b0f8:	adrp	x8, 41e000 <ferror@plt+0x1b1c0>
  40b0fc:	add	x8, x8, #0xc28
  40b100:	stur	x0, [x29, #-16]
  40b104:	stur	x1, [x29, #-24]
  40b108:	stur	xzr, [x29, #-40]
  40b10c:	stur	wzr, [x29, #-44]
  40b110:	ldur	x9, [x29, #-16]
  40b114:	str	x8, [sp, #24]
  40b118:	cbz	x9, 40b120 <ferror@plt+0x82e0>
  40b11c:	b	40b140 <ferror@plt+0x8300>
  40b120:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  40b124:	add	x0, x0, #0x559
  40b128:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40b12c:	add	x1, x1, #0x55b
  40b130:	mov	w2, #0x4d                  	// #77
  40b134:	adrp	x3, 40e000 <ferror@plt+0xb1c0>
  40b138:	add	x3, x3, #0x6c1
  40b13c:	bl	402d70 <__assert_fail@plt>
  40b140:	ldur	x8, [x29, #-24]
  40b144:	cbz	x8, 40b14c <ferror@plt+0x830c>
  40b148:	b	40b16c <ferror@plt+0x832c>
  40b14c:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  40b150:	add	x0, x0, #0x597
  40b154:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40b158:	add	x1, x1, #0x55b
  40b15c:	mov	w2, #0x4e                  	// #78
  40b160:	adrp	x3, 40e000 <ferror@plt+0xb1c0>
  40b164:	add	x3, x3, #0x6c1
  40b168:	bl	402d70 <__assert_fail@plt>
  40b16c:	ldur	x8, [x29, #-16]
  40b170:	stur	x8, [x29, #-32]
  40b174:	str	xzr, [sp, #64]
  40b178:	str	wzr, [sp, #48]
  40b17c:	ldur	x0, [x29, #-32]
  40b180:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40b184:	add	x1, x1, #0x6e7
  40b188:	bl	402c70 <strspn@plt>
  40b18c:	ldur	x8, [x29, #-32]
  40b190:	add	x8, x8, x0
  40b194:	stur	x8, [x29, #-32]
  40b198:	ldur	x8, [x29, #-32]
  40b19c:	ldrsb	w9, [x8]
  40b1a0:	cbnz	w9, 40b1bc <ferror@plt+0x837c>
  40b1a4:	ldur	w8, [x29, #-44]
  40b1a8:	cbnz	w8, 40b1b8 <ferror@plt+0x8378>
  40b1ac:	mov	w8, #0xffffffea            	// #-22
  40b1b0:	stur	w8, [x29, #-4]
  40b1b4:	b	40b454 <ferror@plt+0x8614>
  40b1b8:	b	40b444 <ferror@plt+0x8604>
  40b1bc:	bl	402d80 <__errno_location@plt>
  40b1c0:	str	wzr, [x0]
  40b1c4:	ldur	x0, [x29, #-32]
  40b1c8:	add	x1, sp, #0x38
  40b1cc:	mov	w2, #0xa                   	// #10
  40b1d0:	bl	402790 <strtoll@plt>
  40b1d4:	stur	x0, [x29, #-56]
  40b1d8:	bl	402d80 <__errno_location@plt>
  40b1dc:	ldr	w8, [x0]
  40b1e0:	cmp	w8, #0x0
  40b1e4:	cset	w8, le
  40b1e8:	tbnz	w8, #0, 40b204 <ferror@plt+0x83c4>
  40b1ec:	bl	402d80 <__errno_location@plt>
  40b1f0:	ldr	w8, [x0]
  40b1f4:	mov	w9, wzr
  40b1f8:	subs	w8, w9, w8
  40b1fc:	stur	w8, [x29, #-4]
  40b200:	b	40b454 <ferror@plt+0x8614>
  40b204:	ldur	x8, [x29, #-56]
  40b208:	cmp	x8, #0x0
  40b20c:	cset	w9, ge  // ge = tcont
  40b210:	tbnz	w9, #0, 40b220 <ferror@plt+0x83e0>
  40b214:	mov	w8, #0xffffffde            	// #-34
  40b218:	stur	w8, [x29, #-4]
  40b21c:	b	40b454 <ferror@plt+0x8614>
  40b220:	ldr	x8, [sp, #56]
  40b224:	ldrsb	w9, [x8]
  40b228:	cmp	w9, #0x2e
  40b22c:	b.ne	40b2d8 <ferror@plt+0x8498>  // b.any
  40b230:	add	x1, sp, #0x38
  40b234:	ldr	x8, [sp, #56]
  40b238:	add	x8, x8, #0x1
  40b23c:	str	x8, [sp, #40]
  40b240:	str	x1, [sp, #16]
  40b244:	bl	402d80 <__errno_location@plt>
  40b248:	str	wzr, [x0]
  40b24c:	ldr	x0, [sp, #40]
  40b250:	ldr	x1, [sp, #16]
  40b254:	mov	w2, #0xa                   	// #10
  40b258:	bl	402790 <strtoll@plt>
  40b25c:	str	x0, [sp, #64]
  40b260:	bl	402d80 <__errno_location@plt>
  40b264:	ldr	w9, [x0]
  40b268:	cmp	w9, #0x0
  40b26c:	cset	w9, le
  40b270:	tbnz	w9, #0, 40b28c <ferror@plt+0x844c>
  40b274:	bl	402d80 <__errno_location@plt>
  40b278:	ldr	w8, [x0]
  40b27c:	mov	w9, wzr
  40b280:	subs	w8, w9, w8
  40b284:	stur	w8, [x29, #-4]
  40b288:	b	40b454 <ferror@plt+0x8614>
  40b28c:	ldr	x8, [sp, #64]
  40b290:	cmp	x8, #0x0
  40b294:	cset	w9, ge  // ge = tcont
  40b298:	tbnz	w9, #0, 40b2a8 <ferror@plt+0x8468>
  40b29c:	mov	w8, #0xffffffde            	// #-34
  40b2a0:	stur	w8, [x29, #-4]
  40b2a4:	b	40b454 <ferror@plt+0x8614>
  40b2a8:	ldr	x8, [sp, #56]
  40b2ac:	ldr	x9, [sp, #40]
  40b2b0:	cmp	x8, x9
  40b2b4:	b.ne	40b2c4 <ferror@plt+0x8484>  // b.any
  40b2b8:	mov	w8, #0xffffffea            	// #-22
  40b2bc:	stur	w8, [x29, #-4]
  40b2c0:	b	40b454 <ferror@plt+0x8614>
  40b2c4:	ldr	x8, [sp, #56]
  40b2c8:	ldr	x9, [sp, #40]
  40b2cc:	subs	x8, x8, x9
  40b2d0:	str	w8, [sp, #48]
  40b2d4:	b	40b2f4 <ferror@plt+0x84b4>
  40b2d8:	ldr	x8, [sp, #56]
  40b2dc:	ldur	x9, [x29, #-32]
  40b2e0:	cmp	x8, x9
  40b2e4:	b.ne	40b2f4 <ferror@plt+0x84b4>  // b.any
  40b2e8:	mov	w8, #0xffffffea            	// #-22
  40b2ec:	stur	w8, [x29, #-4]
  40b2f0:	b	40b454 <ferror@plt+0x8614>
  40b2f4:	ldr	x0, [sp, #56]
  40b2f8:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40b2fc:	add	x1, x1, #0x6e7
  40b300:	bl	402c70 <strspn@plt>
  40b304:	ldr	x8, [sp, #56]
  40b308:	add	x8, x8, x0
  40b30c:	str	x8, [sp, #56]
  40b310:	str	wzr, [sp, #52]
  40b314:	ldr	w8, [sp, #52]
  40b318:	mov	w9, w8
  40b31c:	cmp	x9, #0x1c
  40b320:	b.cs	40b424 <ferror@plt+0x85e4>  // b.hs, b.nlast
  40b324:	ldr	x0, [sp, #56]
  40b328:	ldr	w8, [sp, #52]
  40b32c:	mov	w9, w8
  40b330:	mov	x10, #0x10                  	// #16
  40b334:	mul	x9, x10, x9
  40b338:	ldr	x10, [sp, #24]
  40b33c:	add	x9, x10, x9
  40b340:	ldr	x1, [x9]
  40b344:	bl	40bcf8 <ferror@plt+0x8eb8>
  40b348:	cbz	x0, 40b414 <ferror@plt+0x85d4>
  40b34c:	ldr	x8, [sp, #64]
  40b350:	ldr	w9, [sp, #52]
  40b354:	mov	w10, w9
  40b358:	mov	x11, #0x10                  	// #16
  40b35c:	mul	x10, x11, x10
  40b360:	ldr	x11, [sp, #24]
  40b364:	add	x10, x11, x10
  40b368:	ldr	x10, [x10, #8]
  40b36c:	mul	x8, x8, x10
  40b370:	str	x8, [sp, #32]
  40b374:	ldr	w8, [sp, #48]
  40b378:	cmp	w8, #0x0
  40b37c:	cset	w8, ls  // ls = plast
  40b380:	tbnz	w8, #0, 40b3a4 <ferror@plt+0x8564>
  40b384:	ldr	x8, [sp, #32]
  40b388:	mov	x9, #0xa                   	// #10
  40b38c:	udiv	x8, x8, x9
  40b390:	str	x8, [sp, #32]
  40b394:	ldr	w8, [sp, #48]
  40b398:	subs	w8, w8, #0x1
  40b39c:	str	w8, [sp, #48]
  40b3a0:	b	40b374 <ferror@plt+0x8534>
  40b3a4:	ldur	x8, [x29, #-56]
  40b3a8:	ldr	w9, [sp, #52]
  40b3ac:	mov	w10, w9
  40b3b0:	mov	x11, #0x10                  	// #16
  40b3b4:	mul	x10, x11, x10
  40b3b8:	ldr	x12, [sp, #24]
  40b3bc:	add	x10, x12, x10
  40b3c0:	ldr	x10, [x10, #8]
  40b3c4:	mul	x8, x8, x10
  40b3c8:	ldr	x10, [sp, #32]
  40b3cc:	add	x8, x8, x10
  40b3d0:	ldur	x10, [x29, #-40]
  40b3d4:	add	x8, x10, x8
  40b3d8:	stur	x8, [x29, #-40]
  40b3dc:	ldr	x8, [sp, #56]
  40b3e0:	ldr	w9, [sp, #52]
  40b3e4:	mov	w10, w9
  40b3e8:	mul	x10, x11, x10
  40b3ec:	add	x10, x12, x10
  40b3f0:	ldr	x0, [x10]
  40b3f4:	str	x8, [sp, #8]
  40b3f8:	bl	4026e0 <strlen@plt>
  40b3fc:	ldr	x8, [sp, #8]
  40b400:	add	x10, x8, x0
  40b404:	stur	x10, [x29, #-32]
  40b408:	mov	w9, #0x1                   	// #1
  40b40c:	stur	w9, [x29, #-44]
  40b410:	b	40b424 <ferror@plt+0x85e4>
  40b414:	ldr	w8, [sp, #52]
  40b418:	add	w8, w8, #0x1
  40b41c:	str	w8, [sp, #52]
  40b420:	b	40b314 <ferror@plt+0x84d4>
  40b424:	ldr	w8, [sp, #52]
  40b428:	mov	w9, w8
  40b42c:	cmp	x9, #0x1c
  40b430:	b.cc	40b440 <ferror@plt+0x8600>  // b.lo, b.ul, b.last
  40b434:	mov	w8, #0xffffffea            	// #-22
  40b438:	stur	w8, [x29, #-4]
  40b43c:	b	40b454 <ferror@plt+0x8614>
  40b440:	b	40b174 <ferror@plt+0x8334>
  40b444:	ldur	x8, [x29, #-40]
  40b448:	ldur	x9, [x29, #-24]
  40b44c:	str	x8, [x9]
  40b450:	stur	wzr, [x29, #-4]
  40b454:	ldur	w0, [x29, #-4]
  40b458:	ldp	x29, x30, [sp, #128]
  40b45c:	add	sp, sp, #0x90
  40b460:	ret
  40b464:	sub	sp, sp, #0x50
  40b468:	stp	x29, x30, [sp, #64]
  40b46c:	add	x29, sp, #0x40
  40b470:	stur	x0, [x29, #-16]
  40b474:	stur	x1, [x29, #-24]
  40b478:	ldur	x8, [x29, #-16]
  40b47c:	cbz	x8, 40b490 <ferror@plt+0x8650>
  40b480:	ldur	x0, [x29, #-16]
  40b484:	bl	4026e0 <strlen@plt>
  40b488:	str	x0, [sp, #16]
  40b48c:	b	40b498 <ferror@plt+0x8658>
  40b490:	mov	x8, xzr
  40b494:	str	x8, [sp, #16]
  40b498:	ldr	x8, [sp, #16]
  40b49c:	str	x8, [sp, #32]
  40b4a0:	ldur	x8, [x29, #-24]
  40b4a4:	cbz	x8, 40b4b8 <ferror@plt+0x8678>
  40b4a8:	ldur	x0, [x29, #-24]
  40b4ac:	bl	4026e0 <strlen@plt>
  40b4b0:	str	x0, [sp, #8]
  40b4b4:	b	40b4c0 <ferror@plt+0x8680>
  40b4b8:	mov	x8, xzr
  40b4bc:	str	x8, [sp, #8]
  40b4c0:	ldr	x8, [sp, #8]
  40b4c4:	str	x8, [sp, #24]
  40b4c8:	ldr	x8, [sp, #24]
  40b4cc:	cbnz	x8, 40b4e4 <ferror@plt+0x86a4>
  40b4d0:	ldur	x8, [x29, #-16]
  40b4d4:	ldr	x9, [sp, #32]
  40b4d8:	add	x8, x8, x9
  40b4dc:	stur	x8, [x29, #-8]
  40b4e0:	b	40b558 <ferror@plt+0x8718>
  40b4e4:	ldr	x8, [sp, #32]
  40b4e8:	ldr	x9, [sp, #24]
  40b4ec:	cmp	x8, x9
  40b4f0:	b.cs	40b500 <ferror@plt+0x86c0>  // b.hs, b.nlast
  40b4f4:	mov	x8, xzr
  40b4f8:	stur	x8, [x29, #-8]
  40b4fc:	b	40b558 <ferror@plt+0x8718>
  40b500:	ldur	x8, [x29, #-16]
  40b504:	ldr	x9, [sp, #32]
  40b508:	add	x8, x8, x9
  40b50c:	ldr	x9, [sp, #24]
  40b510:	mov	x10, xzr
  40b514:	subs	x9, x10, x9
  40b518:	add	x0, x8, x9
  40b51c:	ldur	x1, [x29, #-24]
  40b520:	ldr	x2, [sp, #24]
  40b524:	bl	402b20 <memcmp@plt>
  40b528:	cbz	w0, 40b538 <ferror@plt+0x86f8>
  40b52c:	mov	x8, xzr
  40b530:	stur	x8, [x29, #-8]
  40b534:	b	40b558 <ferror@plt+0x8718>
  40b538:	ldur	x8, [x29, #-16]
  40b53c:	ldr	x9, [sp, #32]
  40b540:	add	x8, x8, x9
  40b544:	ldr	x9, [sp, #24]
  40b548:	mov	x10, xzr
  40b54c:	subs	x9, x10, x9
  40b550:	add	x8, x8, x9
  40b554:	stur	x8, [x29, #-8]
  40b558:	ldur	x0, [x29, #-8]
  40b55c:	ldp	x29, x30, [sp, #64]
  40b560:	add	sp, sp, #0x50
  40b564:	ret
  40b568:	sub	sp, sp, #0x40
  40b56c:	stp	x29, x30, [sp, #48]
  40b570:	add	x29, sp, #0x30
  40b574:	stur	x0, [x29, #-16]
  40b578:	str	x1, [sp, #24]
  40b57c:	ldr	x8, [sp, #24]
  40b580:	cbz	x8, 40b594 <ferror@plt+0x8754>
  40b584:	ldr	x0, [sp, #24]
  40b588:	bl	4026e0 <strlen@plt>
  40b58c:	str	x0, [sp, #8]
  40b590:	b	40b59c <ferror@plt+0x875c>
  40b594:	mov	x8, xzr
  40b598:	str	x8, [sp, #8]
  40b59c:	ldr	x8, [sp, #8]
  40b5a0:	str	x8, [sp, #16]
  40b5a4:	ldur	x8, [x29, #-16]
  40b5a8:	cbz	x8, 40b5dc <ferror@plt+0x879c>
  40b5ac:	ldr	x8, [sp, #16]
  40b5b0:	cbz	x8, 40b5dc <ferror@plt+0x879c>
  40b5b4:	ldur	x0, [x29, #-16]
  40b5b8:	ldr	x1, [sp, #24]
  40b5bc:	ldr	x2, [sp, #16]
  40b5c0:	bl	402c20 <strncasecmp@plt>
  40b5c4:	cbnz	w0, 40b5dc <ferror@plt+0x879c>
  40b5c8:	ldur	x8, [x29, #-16]
  40b5cc:	ldr	x9, [sp, #16]
  40b5d0:	add	x8, x8, x9
  40b5d4:	stur	x8, [x29, #-8]
  40b5d8:	b	40b5e4 <ferror@plt+0x87a4>
  40b5dc:	mov	x8, xzr
  40b5e0:	stur	x8, [x29, #-8]
  40b5e4:	ldur	x0, [x29, #-8]
  40b5e8:	ldp	x29, x30, [sp, #48]
  40b5ec:	add	sp, sp, #0x40
  40b5f0:	ret
  40b5f4:	sub	sp, sp, #0x10
  40b5f8:	str	x0, [sp]
  40b5fc:	ldr	x8, [sp]
  40b600:	ldr	w9, [x8, #32]
  40b604:	cmp	w9, #0x0
  40b608:	cset	w9, ge  // ge = tcont
  40b60c:	tbnz	w9, #0, 40b618 <ferror@plt+0x87d8>
  40b610:	str	wzr, [sp, #12]
  40b614:	b	40b624 <ferror@plt+0x87e4>
  40b618:	ldr	x8, [sp]
  40b61c:	ldr	x8, [x8, #40]
  40b620:	str	w8, [sp, #12]
  40b624:	ldr	w0, [sp, #12]
  40b628:	add	sp, sp, #0x10
  40b62c:	ret
  40b630:	sub	sp, sp, #0x80
  40b634:	stp	x29, x30, [sp, #112]
  40b638:	add	x29, sp, #0x70
  40b63c:	stur	x0, [x29, #-16]
  40b640:	stur	w1, [x29, #-20]
  40b644:	stur	x2, [x29, #-32]
  40b648:	stur	x3, [x29, #-40]
  40b64c:	ldur	w8, [x29, #-20]
  40b650:	and	w8, w8, #0x40
  40b654:	cbz	w8, 40b66c <ferror@plt+0x882c>
  40b658:	ldur	x0, [x29, #-16]
  40b65c:	add	x1, sp, #0x10
  40b660:	bl	4029d0 <gmtime_r@plt>
  40b664:	str	x0, [sp, #8]
  40b668:	b	40b67c <ferror@plt+0x883c>
  40b66c:	ldur	x0, [x29, #-16]
  40b670:	add	x1, sp, #0x10
  40b674:	bl	4027f0 <localtime_r@plt>
  40b678:	str	x0, [sp, #8]
  40b67c:	ldr	x8, [sp, #8]
  40b680:	cbz	x8, 40b6a8 <ferror@plt+0x8868>
  40b684:	ldur	x8, [x29, #-16]
  40b688:	ldr	x1, [x8, #8]
  40b68c:	ldur	w2, [x29, #-20]
  40b690:	ldur	x3, [x29, #-32]
  40b694:	ldur	x4, [x29, #-40]
  40b698:	add	x0, sp, #0x10
  40b69c:	bl	40b6d8 <ferror@plt+0x8898>
  40b6a0:	stur	w0, [x29, #-4]
  40b6a4:	b	40b6c8 <ferror@plt+0x8888>
  40b6a8:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  40b6ac:	add	x0, x0, #0x631
  40b6b0:	bl	402dd0 <gettext@plt>
  40b6b4:	ldur	x8, [x29, #-16]
  40b6b8:	ldr	x1, [x8]
  40b6bc:	bl	402cd0 <warnx@plt>
  40b6c0:	mov	w9, #0xffffffff            	// #-1
  40b6c4:	stur	w9, [x29, #-4]
  40b6c8:	ldur	w0, [x29, #-4]
  40b6cc:	ldp	x29, x30, [sp, #112]
  40b6d0:	add	sp, sp, #0x80
  40b6d4:	ret
  40b6d8:	sub	sp, sp, #0x60
  40b6dc:	stp	x29, x30, [sp, #80]
  40b6e0:	add	x29, sp, #0x50
  40b6e4:	stur	x0, [x29, #-16]
  40b6e8:	stur	x1, [x29, #-24]
  40b6ec:	stur	w2, [x29, #-28]
  40b6f0:	str	x3, [sp, #40]
  40b6f4:	str	x4, [sp, #32]
  40b6f8:	ldr	x8, [sp, #40]
  40b6fc:	str	x8, [sp, #24]
  40b700:	ldur	w9, [x29, #-28]
  40b704:	and	w9, w9, #0x1
  40b708:	cbz	w9, 40b788 <ferror@plt+0x8948>
  40b70c:	ldr	x0, [sp, #24]
  40b710:	ldr	x1, [sp, #32]
  40b714:	ldur	x8, [x29, #-16]
  40b718:	ldrsw	x8, [x8, #20]
  40b71c:	add	x3, x8, #0x76c
  40b720:	ldur	x8, [x29, #-16]
  40b724:	ldr	w9, [x8, #16]
  40b728:	add	w4, w9, #0x1
  40b72c:	ldur	x8, [x29, #-16]
  40b730:	ldr	w5, [x8, #12]
  40b734:	adrp	x2, 40e000 <ferror@plt+0xb1c0>
  40b738:	add	x2, x2, #0x6ec
  40b73c:	bl	4028c0 <snprintf@plt>
  40b740:	str	w0, [sp, #20]
  40b744:	ldr	w9, [sp, #20]
  40b748:	cmp	w9, #0x0
  40b74c:	cset	w9, lt  // lt = tstop
  40b750:	tbnz	w9, #0, 40b764 <ferror@plt+0x8924>
  40b754:	ldrsw	x8, [sp, #20]
  40b758:	ldr	x9, [sp, #32]
  40b75c:	cmp	x8, x9
  40b760:	b.ls	40b768 <ferror@plt+0x8928>  // b.plast
  40b764:	b	40b9cc <ferror@plt+0x8b8c>
  40b768:	ldrsw	x8, [sp, #20]
  40b76c:	ldr	x9, [sp, #32]
  40b770:	subs	x8, x9, x8
  40b774:	str	x8, [sp, #32]
  40b778:	ldrsw	x8, [sp, #20]
  40b77c:	ldr	x9, [sp, #24]
  40b780:	add	x8, x9, x8
  40b784:	str	x8, [sp, #24]
  40b788:	ldur	w8, [x29, #-28]
  40b78c:	and	w8, w8, #0x1
  40b790:	cbz	w8, 40b7e0 <ferror@plt+0x89a0>
  40b794:	ldur	w8, [x29, #-28]
  40b798:	and	w8, w8, #0x2
  40b79c:	cbz	w8, 40b7e0 <ferror@plt+0x89a0>
  40b7a0:	ldr	x8, [sp, #32]
  40b7a4:	cmp	x8, #0x1
  40b7a8:	b.cs	40b7b0 <ferror@plt+0x8970>  // b.hs, b.nlast
  40b7ac:	b	40b9cc <ferror@plt+0x8b8c>
  40b7b0:	ldur	w8, [x29, #-28]
  40b7b4:	mov	w9, #0x20                  	// #32
  40b7b8:	mov	w10, #0x54                  	// #84
  40b7bc:	tst	w8, #0x20
  40b7c0:	csel	w8, w10, w9, ne  // ne = any
  40b7c4:	ldr	x11, [sp, #24]
  40b7c8:	add	x12, x11, #0x1
  40b7cc:	str	x12, [sp, #24]
  40b7d0:	strb	w8, [x11]
  40b7d4:	ldr	x11, [sp, #32]
  40b7d8:	subs	x11, x11, #0x1
  40b7dc:	str	x11, [sp, #32]
  40b7e0:	ldur	w8, [x29, #-28]
  40b7e4:	and	w8, w8, #0x2
  40b7e8:	cbz	w8, 40b860 <ferror@plt+0x8a20>
  40b7ec:	ldr	x0, [sp, #24]
  40b7f0:	ldr	x1, [sp, #32]
  40b7f4:	ldur	x8, [x29, #-16]
  40b7f8:	ldr	w3, [x8, #8]
  40b7fc:	ldur	x8, [x29, #-16]
  40b800:	ldr	w4, [x8, #4]
  40b804:	ldur	x8, [x29, #-16]
  40b808:	ldr	w5, [x8]
  40b80c:	adrp	x2, 40e000 <ferror@plt+0xb1c0>
  40b810:	add	x2, x2, #0x6fb
  40b814:	bl	4028c0 <snprintf@plt>
  40b818:	str	w0, [sp, #20]
  40b81c:	ldr	w9, [sp, #20]
  40b820:	cmp	w9, #0x0
  40b824:	cset	w9, lt  // lt = tstop
  40b828:	tbnz	w9, #0, 40b83c <ferror@plt+0x89fc>
  40b82c:	ldrsw	x8, [sp, #20]
  40b830:	ldr	x9, [sp, #32]
  40b834:	cmp	x8, x9
  40b838:	b.ls	40b840 <ferror@plt+0x8a00>  // b.plast
  40b83c:	b	40b9cc <ferror@plt+0x8b8c>
  40b840:	ldrsw	x8, [sp, #20]
  40b844:	ldr	x9, [sp, #32]
  40b848:	subs	x8, x9, x8
  40b84c:	str	x8, [sp, #32]
  40b850:	ldrsw	x8, [sp, #20]
  40b854:	ldr	x9, [sp, #24]
  40b858:	add	x8, x9, x8
  40b85c:	str	x8, [sp, #24]
  40b860:	ldur	w8, [x29, #-28]
  40b864:	and	w8, w8, #0x8
  40b868:	cbz	w8, 40b8d0 <ferror@plt+0x8a90>
  40b86c:	ldr	x0, [sp, #24]
  40b870:	ldr	x1, [sp, #32]
  40b874:	ldur	x3, [x29, #-24]
  40b878:	adrp	x2, 40e000 <ferror@plt+0xb1c0>
  40b87c:	add	x2, x2, #0x70a
  40b880:	bl	4028c0 <snprintf@plt>
  40b884:	str	w0, [sp, #20]
  40b888:	ldr	w8, [sp, #20]
  40b88c:	cmp	w8, #0x0
  40b890:	cset	w8, lt  // lt = tstop
  40b894:	tbnz	w8, #0, 40b8a8 <ferror@plt+0x8a68>
  40b898:	ldrsw	x8, [sp, #20]
  40b89c:	ldr	x9, [sp, #32]
  40b8a0:	cmp	x8, x9
  40b8a4:	b.ls	40b8ac <ferror@plt+0x8a6c>  // b.plast
  40b8a8:	b	40b9cc <ferror@plt+0x8b8c>
  40b8ac:	ldrsw	x8, [sp, #20]
  40b8b0:	ldr	x9, [sp, #32]
  40b8b4:	subs	x8, x9, x8
  40b8b8:	str	x8, [sp, #32]
  40b8bc:	ldrsw	x8, [sp, #20]
  40b8c0:	ldr	x9, [sp, #24]
  40b8c4:	add	x8, x9, x8
  40b8c8:	str	x8, [sp, #24]
  40b8cc:	b	40b93c <ferror@plt+0x8afc>
  40b8d0:	ldur	w8, [x29, #-28]
  40b8d4:	and	w8, w8, #0x10
  40b8d8:	cbz	w8, 40b93c <ferror@plt+0x8afc>
  40b8dc:	ldr	x0, [sp, #24]
  40b8e0:	ldr	x1, [sp, #32]
  40b8e4:	ldur	x3, [x29, #-24]
  40b8e8:	adrp	x2, 40e000 <ferror@plt+0xb1c0>
  40b8ec:	add	x2, x2, #0x711
  40b8f0:	bl	4028c0 <snprintf@plt>
  40b8f4:	str	w0, [sp, #20]
  40b8f8:	ldr	w8, [sp, #20]
  40b8fc:	cmp	w8, #0x0
  40b900:	cset	w8, lt  // lt = tstop
  40b904:	tbnz	w8, #0, 40b918 <ferror@plt+0x8ad8>
  40b908:	ldrsw	x8, [sp, #20]
  40b90c:	ldr	x9, [sp, #32]
  40b910:	cmp	x8, x9
  40b914:	b.ls	40b91c <ferror@plt+0x8adc>  // b.plast
  40b918:	b	40b9cc <ferror@plt+0x8b8c>
  40b91c:	ldrsw	x8, [sp, #20]
  40b920:	ldr	x9, [sp, #32]
  40b924:	subs	x8, x9, x8
  40b928:	str	x8, [sp, #32]
  40b92c:	ldrsw	x8, [sp, #20]
  40b930:	ldr	x9, [sp, #24]
  40b934:	add	x8, x9, x8
  40b938:	str	x8, [sp, #24]
  40b93c:	ldur	w8, [x29, #-28]
  40b940:	and	w8, w8, #0x4
  40b944:	cbz	w8, 40b9c4 <ferror@plt+0x8b84>
  40b948:	ldur	x0, [x29, #-16]
  40b94c:	bl	40b5f4 <ferror@plt+0x87b4>
  40b950:	mov	w8, #0x3c                  	// #60
  40b954:	sdiv	w9, w0, w8
  40b958:	str	w9, [sp, #16]
  40b95c:	ldr	w9, [sp, #16]
  40b960:	sdiv	w9, w9, w8
  40b964:	str	w9, [sp, #12]
  40b968:	ldr	w9, [sp, #16]
  40b96c:	sdiv	w10, w9, w8
  40b970:	mul	w8, w10, w8
  40b974:	subs	w0, w9, w8
  40b978:	bl	4028d0 <abs@plt>
  40b97c:	str	w0, [sp, #8]
  40b980:	ldr	x0, [sp, #24]
  40b984:	ldr	x1, [sp, #32]
  40b988:	ldr	w3, [sp, #12]
  40b98c:	ldr	w4, [sp, #8]
  40b990:	adrp	x2, 40e000 <ferror@plt+0xb1c0>
  40b994:	add	x2, x2, #0x718
  40b998:	bl	4028c0 <snprintf@plt>
  40b99c:	str	w0, [sp, #20]
  40b9a0:	ldr	w8, [sp, #20]
  40b9a4:	cmp	w8, #0x0
  40b9a8:	cset	w8, lt  // lt = tstop
  40b9ac:	tbnz	w8, #0, 40b9c0 <ferror@plt+0x8b80>
  40b9b0:	ldrsw	x8, [sp, #20]
  40b9b4:	ldr	x9, [sp, #32]
  40b9b8:	cmp	x8, x9
  40b9bc:	b.ls	40b9c4 <ferror@plt+0x8b84>  // b.plast
  40b9c0:	b	40b9cc <ferror@plt+0x8b8c>
  40b9c4:	stur	wzr, [x29, #-4]
  40b9c8:	b	40b9e4 <ferror@plt+0x8ba4>
  40b9cc:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  40b9d0:	add	x0, x0, #0x723
  40b9d4:	bl	402dd0 <gettext@plt>
  40b9d8:	bl	402cd0 <warnx@plt>
  40b9dc:	mov	w8, #0xffffffff            	// #-1
  40b9e0:	stur	w8, [x29, #-4]
  40b9e4:	ldur	w0, [x29, #-4]
  40b9e8:	ldp	x29, x30, [sp, #80]
  40b9ec:	add	sp, sp, #0x60
  40b9f0:	ret
  40b9f4:	sub	sp, sp, #0x30
  40b9f8:	stp	x29, x30, [sp, #32]
  40b9fc:	add	x29, sp, #0x20
  40ba00:	mov	x8, xzr
  40ba04:	stur	x0, [x29, #-8]
  40ba08:	stur	w1, [x29, #-12]
  40ba0c:	str	x2, [sp, #8]
  40ba10:	str	x3, [sp]
  40ba14:	ldur	x0, [x29, #-8]
  40ba18:	ldur	w2, [x29, #-12]
  40ba1c:	ldr	x3, [sp, #8]
  40ba20:	ldr	x4, [sp]
  40ba24:	mov	x1, x8
  40ba28:	bl	40b6d8 <ferror@plt+0x8898>
  40ba2c:	ldp	x29, x30, [sp, #32]
  40ba30:	add	sp, sp, #0x30
  40ba34:	ret
  40ba38:	sub	sp, sp, #0x80
  40ba3c:	stp	x29, x30, [sp, #112]
  40ba40:	add	x29, sp, #0x70
  40ba44:	stur	x0, [x29, #-16]
  40ba48:	stur	w1, [x29, #-20]
  40ba4c:	stur	x2, [x29, #-32]
  40ba50:	stur	x3, [x29, #-40]
  40ba54:	ldur	w8, [x29, #-20]
  40ba58:	and	w8, w8, #0x40
  40ba5c:	cbz	w8, 40ba74 <ferror@plt+0x8c34>
  40ba60:	ldur	x0, [x29, #-16]
  40ba64:	add	x1, sp, #0x10
  40ba68:	bl	4029d0 <gmtime_r@plt>
  40ba6c:	str	x0, [sp, #8]
  40ba70:	b	40ba84 <ferror@plt+0x8c44>
  40ba74:	ldur	x0, [x29, #-16]
  40ba78:	add	x1, sp, #0x10
  40ba7c:	bl	4027f0 <localtime_r@plt>
  40ba80:	str	x0, [sp, #8]
  40ba84:	ldr	x8, [sp, #8]
  40ba88:	cbz	x8, 40bab0 <ferror@plt+0x8c70>
  40ba8c:	ldur	w2, [x29, #-20]
  40ba90:	ldur	x3, [x29, #-32]
  40ba94:	ldur	x4, [x29, #-40]
  40ba98:	add	x0, sp, #0x10
  40ba9c:	mov	x8, xzr
  40baa0:	mov	x1, x8
  40baa4:	bl	40b6d8 <ferror@plt+0x8898>
  40baa8:	stur	w0, [x29, #-4]
  40baac:	b	40bacc <ferror@plt+0x8c8c>
  40bab0:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  40bab4:	add	x0, x0, #0x631
  40bab8:	bl	402dd0 <gettext@plt>
  40babc:	ldur	x1, [x29, #-16]
  40bac0:	bl	402cd0 <warnx@plt>
  40bac4:	mov	w8, #0xffffffff            	// #-1
  40bac8:	stur	w8, [x29, #-4]
  40bacc:	ldur	w0, [x29, #-4]
  40bad0:	ldp	x29, x30, [sp, #112]
  40bad4:	add	sp, sp, #0x80
  40bad8:	ret
  40badc:	sub	sp, sp, #0xd0
  40bae0:	stp	x29, x30, [sp, #192]
  40bae4:	add	x29, sp, #0xc0
  40bae8:	sub	x8, x29, #0x18
  40baec:	str	x0, [x8, #8]
  40baf0:	str	x1, [x8]
  40baf4:	stur	w2, [x29, #-28]
  40baf8:	stur	x3, [x29, #-40]
  40bafc:	stur	x4, [x29, #-48]
  40bb00:	str	wzr, [sp, #28]
  40bb04:	ldr	x9, [x8]
  40bb08:	ldr	x9, [x9]
  40bb0c:	str	x8, [sp, #16]
  40bb10:	cbnz	x9, 40bb28 <ferror@plt+0x8ce8>
  40bb14:	ldr	x8, [sp, #16]
  40bb18:	ldr	x0, [x8]
  40bb1c:	mov	x9, xzr
  40bb20:	mov	x1, x9
  40bb24:	bl	4029b0 <gettimeofday@plt>
  40bb28:	ldr	x8, [sp, #16]
  40bb2c:	ldr	x0, [x8, #8]
  40bb30:	add	x9, sp, #0x58
  40bb34:	mov	x1, x9
  40bb38:	str	x9, [sp, #8]
  40bb3c:	bl	4027f0 <localtime_r@plt>
  40bb40:	ldr	x8, [sp, #16]
  40bb44:	ldr	x9, [x8]
  40bb48:	mov	x0, x9
  40bb4c:	add	x9, sp, #0x20
  40bb50:	mov	x1, x9
  40bb54:	str	x9, [sp]
  40bb58:	bl	4027f0 <localtime_r@plt>
  40bb5c:	ldr	x8, [sp, #8]
  40bb60:	mov	x0, x8
  40bb64:	ldr	x1, [sp]
  40bb68:	bl	40bc68 <ferror@plt+0x8e28>
  40bb6c:	cbz	w0, 40bbc8 <ferror@plt+0x8d88>
  40bb70:	ldur	x0, [x29, #-40]
  40bb74:	ldur	x1, [x29, #-48]
  40bb78:	ldr	w3, [sp, #96]
  40bb7c:	ldr	w4, [sp, #92]
  40bb80:	adrp	x2, 40e000 <ferror@plt+0xb1c0>
  40bb84:	add	x2, x2, #0x700
  40bb88:	bl	4028c0 <snprintf@plt>
  40bb8c:	str	w0, [sp, #28]
  40bb90:	ldr	w8, [sp, #28]
  40bb94:	cmp	w8, #0x0
  40bb98:	cset	w8, lt  // lt = tstop
  40bb9c:	tbnz	w8, #0, 40bbb0 <ferror@plt+0x8d70>
  40bba0:	ldrsw	x8, [sp, #28]
  40bba4:	ldur	x9, [x29, #-48]
  40bba8:	cmp	x8, x9
  40bbac:	b.ls	40bbbc <ferror@plt+0x8d7c>  // b.plast
  40bbb0:	mov	w8, #0xffffffff            	// #-1
  40bbb4:	stur	w8, [x29, #-4]
  40bbb8:	b	40bc58 <ferror@plt+0x8e18>
  40bbbc:	mov	w8, #0x1                   	// #1
  40bbc0:	str	w8, [sp, #28]
  40bbc4:	b	40bc40 <ferror@plt+0x8e00>
  40bbc8:	add	x0, sp, #0x58
  40bbcc:	add	x1, sp, #0x20
  40bbd0:	bl	40bcc8 <ferror@plt+0x8e88>
  40bbd4:	cbz	w0, 40bc24 <ferror@plt+0x8de4>
  40bbd8:	ldur	w8, [x29, #-28]
  40bbdc:	and	w8, w8, #0x2
  40bbe0:	cbz	w8, 40bc04 <ferror@plt+0x8dc4>
  40bbe4:	ldur	x0, [x29, #-40]
  40bbe8:	ldur	x1, [x29, #-48]
  40bbec:	adrp	x2, 40e000 <ferror@plt+0xb1c0>
  40bbf0:	add	x2, x2, #0x64b
  40bbf4:	add	x3, sp, #0x58
  40bbf8:	bl	402850 <strftime@plt>
  40bbfc:	str	w0, [sp, #28]
  40bc00:	b	40bc20 <ferror@plt+0x8de0>
  40bc04:	ldur	x0, [x29, #-40]
  40bc08:	ldur	x1, [x29, #-48]
  40bc0c:	adrp	x2, 40e000 <ferror@plt+0xb1c0>
  40bc10:	add	x2, x2, #0x659
  40bc14:	add	x3, sp, #0x58
  40bc18:	bl	402850 <strftime@plt>
  40bc1c:	str	w0, [sp, #28]
  40bc20:	b	40bc40 <ferror@plt+0x8e00>
  40bc24:	ldur	x0, [x29, #-40]
  40bc28:	ldur	x1, [x29, #-48]
  40bc2c:	adrp	x2, 40e000 <ferror@plt+0xb1c0>
  40bc30:	add	x2, x2, #0x656
  40bc34:	add	x3, sp, #0x58
  40bc38:	bl	402850 <strftime@plt>
  40bc3c:	str	w0, [sp, #28]
  40bc40:	ldr	w8, [sp, #28]
  40bc44:	mov	w9, wzr
  40bc48:	mov	w10, #0xffffffff            	// #-1
  40bc4c:	cmp	w8, #0x0
  40bc50:	csel	w8, w10, w9, le
  40bc54:	stur	w8, [x29, #-4]
  40bc58:	ldur	w0, [x29, #-4]
  40bc5c:	ldp	x29, x30, [sp, #192]
  40bc60:	add	sp, sp, #0xd0
  40bc64:	ret
  40bc68:	sub	sp, sp, #0x30
  40bc6c:	stp	x29, x30, [sp, #32]
  40bc70:	add	x29, sp, #0x20
  40bc74:	stur	x0, [x29, #-8]
  40bc78:	str	x1, [sp, #16]
  40bc7c:	ldur	x8, [x29, #-8]
  40bc80:	ldr	w9, [x8, #28]
  40bc84:	ldr	x8, [sp, #16]
  40bc88:	ldr	w10, [x8, #28]
  40bc8c:	mov	w11, #0x0                   	// #0
  40bc90:	cmp	w9, w10
  40bc94:	str	w11, [sp, #12]
  40bc98:	b.ne	40bcb4 <ferror@plt+0x8e74>  // b.any
  40bc9c:	ldur	x0, [x29, #-8]
  40bca0:	ldr	x1, [sp, #16]
  40bca4:	bl	40bcc8 <ferror@plt+0x8e88>
  40bca8:	cmp	w0, #0x0
  40bcac:	cset	w8, ne  // ne = any
  40bcb0:	str	w8, [sp, #12]
  40bcb4:	ldr	w8, [sp, #12]
  40bcb8:	and	w0, w8, #0x1
  40bcbc:	ldp	x29, x30, [sp, #32]
  40bcc0:	add	sp, sp, #0x30
  40bcc4:	ret
  40bcc8:	sub	sp, sp, #0x10
  40bccc:	str	x0, [sp, #8]
  40bcd0:	str	x1, [sp]
  40bcd4:	ldr	x8, [sp, #8]
  40bcd8:	ldr	w9, [x8, #20]
  40bcdc:	ldr	x8, [sp]
  40bce0:	ldr	w10, [x8, #20]
  40bce4:	cmp	w9, w10
  40bce8:	cset	w9, eq  // eq = none
  40bcec:	and	w0, w9, #0x1
  40bcf0:	add	sp, sp, #0x10
  40bcf4:	ret
  40bcf8:	sub	sp, sp, #0x40
  40bcfc:	stp	x29, x30, [sp, #48]
  40bd00:	add	x29, sp, #0x30
  40bd04:	stur	x0, [x29, #-16]
  40bd08:	str	x1, [sp, #24]
  40bd0c:	ldr	x8, [sp, #24]
  40bd10:	cbz	x8, 40bd24 <ferror@plt+0x8ee4>
  40bd14:	ldr	x0, [sp, #24]
  40bd18:	bl	4026e0 <strlen@plt>
  40bd1c:	str	x0, [sp, #8]
  40bd20:	b	40bd2c <ferror@plt+0x8eec>
  40bd24:	mov	x8, xzr
  40bd28:	str	x8, [sp, #8]
  40bd2c:	ldr	x8, [sp, #8]
  40bd30:	str	x8, [sp, #16]
  40bd34:	ldur	x8, [x29, #-16]
  40bd38:	cbz	x8, 40bd6c <ferror@plt+0x8f2c>
  40bd3c:	ldr	x8, [sp, #16]
  40bd40:	cbz	x8, 40bd6c <ferror@plt+0x8f2c>
  40bd44:	ldur	x0, [x29, #-16]
  40bd48:	ldr	x1, [sp, #24]
  40bd4c:	ldr	x2, [sp, #16]
  40bd50:	bl	402950 <strncmp@plt>
  40bd54:	cbnz	w0, 40bd6c <ferror@plt+0x8f2c>
  40bd58:	ldur	x8, [x29, #-16]
  40bd5c:	ldr	x9, [sp, #16]
  40bd60:	add	x8, x8, x9
  40bd64:	stur	x8, [x29, #-8]
  40bd68:	b	40bd74 <ferror@plt+0x8f34>
  40bd6c:	mov	x8, xzr
  40bd70:	stur	x8, [x29, #-8]
  40bd74:	ldur	x0, [x29, #-8]
  40bd78:	ldp	x29, x30, [sp, #48]
  40bd7c:	add	sp, sp, #0x40
  40bd80:	ret
  40bd84:	stp	x29, x30, [sp, #-32]!
  40bd88:	str	x28, [sp, #16]
  40bd8c:	mov	x29, sp
  40bd90:	sub	sp, sp, #0x1, lsl #12
  40bd94:	sub	sp, sp, #0x20
  40bd98:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40bd9c:	add	x1, x1, #0x745
  40bda0:	mov	x8, #0x8                   	// #8
  40bda4:	add	x9, sp, #0x8
  40bda8:	stur	w0, [x29, #-12]
  40bdac:	ldur	w2, [x29, #-12]
  40bdb0:	mov	x0, x9
  40bdb4:	str	x8, [sp]
  40bdb8:	bl	402820 <sprintf@plt>
  40bdbc:	ldr	x8, [sp]
  40bdc0:	mov	x0, x8
  40bdc4:	bl	402930 <malloc@plt>
  40bdc8:	stur	x0, [x29, #-24]
  40bdcc:	ldur	x8, [x29, #-24]
  40bdd0:	cbz	x8, 40bdfc <ferror@plt+0x8fbc>
  40bdd4:	add	x0, sp, #0x8
  40bdd8:	bl	402840 <opendir@plt>
  40bddc:	ldur	x8, [x29, #-24]
  40bde0:	str	x0, [x8]
  40bde4:	ldur	x8, [x29, #-24]
  40bde8:	ldr	x8, [x8]
  40bdec:	cbz	x8, 40bdfc <ferror@plt+0x8fbc>
  40bdf0:	ldur	x8, [x29, #-24]
  40bdf4:	stur	x8, [x29, #-8]
  40bdf8:	b	40be0c <ferror@plt+0x8fcc>
  40bdfc:	ldur	x0, [x29, #-24]
  40be00:	bl	402bf0 <free@plt>
  40be04:	mov	x8, xzr
  40be08:	stur	x8, [x29, #-8]
  40be0c:	ldur	x0, [x29, #-8]
  40be10:	add	sp, sp, #0x1, lsl #12
  40be14:	add	sp, sp, #0x20
  40be18:	ldr	x28, [sp, #16]
  40be1c:	ldp	x29, x30, [sp], #32
  40be20:	ret
  40be24:	sub	sp, sp, #0x20
  40be28:	stp	x29, x30, [sp, #16]
  40be2c:	add	x29, sp, #0x10
  40be30:	str	x0, [sp, #8]
  40be34:	ldr	x8, [sp, #8]
  40be38:	cbz	x8, 40be54 <ferror@plt+0x9014>
  40be3c:	ldr	x8, [sp, #8]
  40be40:	ldr	x8, [x8]
  40be44:	cbz	x8, 40be54 <ferror@plt+0x9014>
  40be48:	ldr	x8, [sp, #8]
  40be4c:	ldr	x0, [x8]
  40be50:	bl	402a90 <closedir@plt>
  40be54:	ldr	x0, [sp, #8]
  40be58:	bl	402bf0 <free@plt>
  40be5c:	ldp	x29, x30, [sp, #16]
  40be60:	add	sp, sp, #0x20
  40be64:	ret
  40be68:	sub	sp, sp, #0x40
  40be6c:	stp	x29, x30, [sp, #48]
  40be70:	add	x29, sp, #0x30
  40be74:	stur	x0, [x29, #-16]
  40be78:	str	x1, [sp, #24]
  40be7c:	ldur	x8, [x29, #-16]
  40be80:	cbz	x8, 40be8c <ferror@plt+0x904c>
  40be84:	ldr	x8, [sp, #24]
  40be88:	cbnz	x8, 40be98 <ferror@plt+0x9058>
  40be8c:	mov	w8, #0xffffffea            	// #-22
  40be90:	stur	w8, [x29, #-4]
  40be94:	b	40bf80 <ferror@plt+0x9140>
  40be98:	ldr	x8, [sp, #24]
  40be9c:	str	wzr, [x8]
  40bea0:	bl	402d80 <__errno_location@plt>
  40bea4:	str	wzr, [x0]
  40bea8:	ldur	x8, [x29, #-16]
  40beac:	ldr	x0, [x8]
  40beb0:	bl	402a40 <readdir@plt>
  40beb4:	str	x0, [sp, #16]
  40beb8:	ldr	x8, [sp, #16]
  40bebc:	cbnz	x8, 40bee0 <ferror@plt+0x90a0>
  40bec0:	bl	402d80 <__errno_location@plt>
  40bec4:	ldr	w8, [x0]
  40bec8:	mov	w9, #0x1                   	// #1
  40becc:	mov	w10, #0xffffffff            	// #-1
  40bed0:	cmp	w8, #0x0
  40bed4:	csel	w8, w10, w9, ne  // ne = any
  40bed8:	stur	w8, [x29, #-4]
  40bedc:	b	40bf80 <ferror@plt+0x9140>
  40bee0:	bl	402b80 <__ctype_b_loc@plt>
  40bee4:	ldr	x8, [x0]
  40bee8:	ldr	x9, [sp, #16]
  40beec:	ldrb	w10, [x9, #19]
  40bef0:	ldrh	w10, [x8, w10, sxtw #1]
  40bef4:	and	w10, w10, #0x800
  40bef8:	cbnz	w10, 40bf00 <ferror@plt+0x90c0>
  40befc:	b	40bf64 <ferror@plt+0x9124>
  40bf00:	bl	402d80 <__errno_location@plt>
  40bf04:	str	wzr, [x0]
  40bf08:	ldr	x8, [sp, #16]
  40bf0c:	add	x0, x8, #0x13
  40bf10:	add	x1, sp, #0x8
  40bf14:	mov	w2, #0xa                   	// #10
  40bf18:	bl	402ba0 <strtol@plt>
  40bf1c:	ldr	x8, [sp, #24]
  40bf20:	str	w0, [x8]
  40bf24:	bl	402d80 <__errno_location@plt>
  40bf28:	ldr	w9, [x0]
  40bf2c:	cbnz	w9, 40bf58 <ferror@plt+0x9118>
  40bf30:	ldr	x8, [sp, #16]
  40bf34:	add	x8, x8, #0x13
  40bf38:	ldr	x9, [sp, #8]
  40bf3c:	cmp	x8, x9
  40bf40:	b.eq	40bf58 <ferror@plt+0x9118>  // b.none
  40bf44:	ldr	x8, [sp, #8]
  40bf48:	cbz	x8, 40bf64 <ferror@plt+0x9124>
  40bf4c:	ldr	x8, [sp, #8]
  40bf50:	ldrsb	w9, [x8]
  40bf54:	cbz	w9, 40bf64 <ferror@plt+0x9124>
  40bf58:	mov	w8, #0xffffffff            	// #-1
  40bf5c:	stur	w8, [x29, #-4]
  40bf60:	b	40bf80 <ferror@plt+0x9140>
  40bf64:	ldr	x8, [sp, #24]
  40bf68:	ldr	w9, [x8]
  40bf6c:	cmp	w9, #0x0
  40bf70:	cset	w9, ne  // ne = any
  40bf74:	eor	w9, w9, #0x1
  40bf78:	tbnz	w9, #0, 40bea8 <ferror@plt+0x9068>
  40bf7c:	stur	wzr, [x29, #-4]
  40bf80:	ldur	w0, [x29, #-4]
  40bf84:	ldp	x29, x30, [sp, #48]
  40bf88:	add	sp, sp, #0x40
  40bf8c:	ret
  40bf90:	sub	sp, sp, #0x20
  40bf94:	stp	x29, x30, [sp, #16]
  40bf98:	add	x29, sp, #0x10
  40bf9c:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40bfa0:	add	x1, x1, #0x754
  40bfa4:	stur	w0, [x29, #-4]
  40bfa8:	ldur	w0, [x29, #-4]
  40bfac:	bl	40bfbc <ferror@plt+0x917c>
  40bfb0:	ldp	x29, x30, [sp, #16]
  40bfb4:	add	sp, sp, #0x20
  40bfb8:	ret
  40bfbc:	stp	x29, x30, [sp, #-32]!
  40bfc0:	str	x28, [sp, #16]
  40bfc4:	mov	x29, sp
  40bfc8:	sub	sp, sp, #0x2, lsl #12
  40bfcc:	sub	sp, sp, #0x40
  40bfd0:	sub	x8, x29, #0x10
  40bfd4:	mov	x9, xzr
  40bfd8:	mov	x10, #0x2000                	// #8192
  40bfdc:	adrp	x2, 40e000 <ferror@plt+0xb1c0>
  40bfe0:	add	x2, x2, #0x77e
  40bfe4:	mov	w11, wzr
  40bfe8:	add	x12, sp, #0x30
  40bfec:	stur	w0, [x29, #-4]
  40bff0:	str	x1, [x8]
  40bff4:	str	x9, [sp, #40]
  40bff8:	str	xzr, [sp, #32]
  40bffc:	ldur	w3, [x29, #-4]
  40c000:	ldr	x4, [x8]
  40c004:	mov	x0, x12
  40c008:	mov	x1, x10
  40c00c:	str	w11, [sp, #16]
  40c010:	str	x12, [sp, #8]
  40c014:	bl	4028c0 <snprintf@plt>
  40c018:	ldr	x8, [sp, #8]
  40c01c:	mov	x0, x8
  40c020:	ldr	w1, [sp, #16]
  40c024:	bl	402940 <open@plt>
  40c028:	str	w0, [sp, #20]
  40c02c:	ldr	w11, [sp, #20]
  40c030:	cmp	w11, #0x0
  40c034:	cset	w11, ge  // ge = tcont
  40c038:	tbnz	w11, #0, 40c040 <ferror@plt+0x9200>
  40c03c:	b	40c0d4 <ferror@plt+0x9294>
  40c040:	ldr	w0, [sp, #20]
  40c044:	add	x1, sp, #0x30
  40c048:	mov	x2, #0x2000                	// #8192
  40c04c:	bl	40c578 <ferror@plt+0x9738>
  40c050:	str	x0, [sp, #32]
  40c054:	ldr	x8, [sp, #32]
  40c058:	cmp	x8, #0x0
  40c05c:	cset	w9, gt
  40c060:	tbnz	w9, #0, 40c068 <ferror@plt+0x9228>
  40c064:	b	40c0d4 <ferror@plt+0x9294>
  40c068:	str	xzr, [sp, #24]
  40c06c:	ldr	x8, [sp, #24]
  40c070:	ldr	x9, [sp, #32]
  40c074:	cmp	x8, x9
  40c078:	b.cs	40c0b0 <ferror@plt+0x9270>  // b.hs, b.nlast
  40c07c:	ldr	x8, [sp, #24]
  40c080:	add	x9, sp, #0x30
  40c084:	ldrsb	w10, [x9, x8]
  40c088:	cbnz	w10, 40c0a0 <ferror@plt+0x9260>
  40c08c:	ldr	x8, [sp, #24]
  40c090:	add	x9, sp, #0x30
  40c094:	add	x8, x9, x8
  40c098:	mov	w10, #0x20                  	// #32
  40c09c:	strb	w10, [x8]
  40c0a0:	ldr	x8, [sp, #24]
  40c0a4:	add	x8, x8, #0x1
  40c0a8:	str	x8, [sp, #24]
  40c0ac:	b	40c06c <ferror@plt+0x922c>
  40c0b0:	ldr	x8, [sp, #32]
  40c0b4:	subs	x8, x8, #0x1
  40c0b8:	add	x9, sp, #0x30
  40c0bc:	add	x8, x9, x8
  40c0c0:	mov	w10, #0x0                   	// #0
  40c0c4:	strb	w10, [x8]
  40c0c8:	mov	x0, x9
  40c0cc:	bl	402a70 <strdup@plt>
  40c0d0:	str	x0, [sp, #40]
  40c0d4:	ldr	w8, [sp, #20]
  40c0d8:	cmp	w8, #0x0
  40c0dc:	cset	w8, lt  // lt = tstop
  40c0e0:	tbnz	w8, #0, 40c0ec <ferror@plt+0x92ac>
  40c0e4:	ldr	w0, [sp, #20]
  40c0e8:	bl	402ab0 <close@plt>
  40c0ec:	ldr	x0, [sp, #40]
  40c0f0:	add	sp, sp, #0x2, lsl #12
  40c0f4:	add	sp, sp, #0x40
  40c0f8:	ldr	x28, [sp, #16]
  40c0fc:	ldp	x29, x30, [sp], #32
  40c100:	ret
  40c104:	sub	sp, sp, #0x20
  40c108:	stp	x29, x30, [sp, #16]
  40c10c:	add	x29, sp, #0x10
  40c110:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40c114:	add	x1, x1, #0x75c
  40c118:	stur	w0, [x29, #-4]
  40c11c:	ldur	w0, [x29, #-4]
  40c120:	bl	40bfbc <ferror@plt+0x917c>
  40c124:	ldp	x29, x30, [sp, #16]
  40c128:	add	sp, sp, #0x20
  40c12c:	ret
  40c130:	sub	sp, sp, #0x20
  40c134:	stp	x29, x30, [sp, #16]
  40c138:	add	x29, sp, #0x10
  40c13c:	mov	x0, #0x1                   	// #1
  40c140:	mov	x1, #0x18                  	// #24
  40c144:	bl	402a20 <calloc@plt>
  40c148:	str	x0, [sp]
  40c14c:	ldr	x8, [sp]
  40c150:	cbz	x8, 40c180 <ferror@plt+0x9340>
  40c154:	adrp	x0, 40e000 <ferror@plt+0xb1c0>
  40c158:	add	x0, x0, #0x761
  40c15c:	bl	402840 <opendir@plt>
  40c160:	ldr	x8, [sp]
  40c164:	str	x0, [x8]
  40c168:	ldr	x8, [sp]
  40c16c:	ldr	x8, [x8]
  40c170:	cbz	x8, 40c180 <ferror@plt+0x9340>
  40c174:	ldr	x8, [sp]
  40c178:	str	x8, [sp, #8]
  40c17c:	b	40c190 <ferror@plt+0x9350>
  40c180:	ldr	x0, [sp]
  40c184:	bl	402bf0 <free@plt>
  40c188:	mov	x8, xzr
  40c18c:	str	x8, [sp, #8]
  40c190:	ldr	x0, [sp, #8]
  40c194:	ldp	x29, x30, [sp, #16]
  40c198:	add	sp, sp, #0x20
  40c19c:	ret
  40c1a0:	sub	sp, sp, #0x20
  40c1a4:	stp	x29, x30, [sp, #16]
  40c1a8:	add	x29, sp, #0x10
  40c1ac:	str	x0, [sp, #8]
  40c1b0:	ldr	x8, [sp, #8]
  40c1b4:	cbz	x8, 40c1d0 <ferror@plt+0x9390>
  40c1b8:	ldr	x8, [sp, #8]
  40c1bc:	ldr	x8, [x8]
  40c1c0:	cbz	x8, 40c1d0 <ferror@plt+0x9390>
  40c1c4:	ldr	x8, [sp, #8]
  40c1c8:	ldr	x0, [x8]
  40c1cc:	bl	402a90 <closedir@plt>
  40c1d0:	ldr	x0, [sp, #8]
  40c1d4:	bl	402bf0 <free@plt>
  40c1d8:	ldp	x29, x30, [sp, #16]
  40c1dc:	add	sp, sp, #0x20
  40c1e0:	ret
  40c1e4:	sub	sp, sp, #0x10
  40c1e8:	mov	w8, #0x1                   	// #1
  40c1ec:	mov	w9, wzr
  40c1f0:	str	x0, [sp, #8]
  40c1f4:	str	x1, [sp]
  40c1f8:	ldr	x10, [sp]
  40c1fc:	ldr	x11, [sp, #8]
  40c200:	str	x10, [x11, #8]
  40c204:	ldr	x10, [sp]
  40c208:	cmp	x10, #0x0
  40c20c:	csel	w9, w8, w9, ne  // ne = any
  40c210:	ldr	x10, [sp, #8]
  40c214:	ldrb	w12, [x10, #20]
  40c218:	and	w8, w9, w8
  40c21c:	and	w9, w12, #0xfffffffe
  40c220:	orr	w8, w9, w8
  40c224:	strb	w8, [x10, #20]
  40c228:	add	sp, sp, #0x10
  40c22c:	ret
  40c230:	sub	sp, sp, #0x10
  40c234:	str	x0, [sp, #8]
  40c238:	str	w1, [sp, #4]
  40c23c:	ldr	w8, [sp, #4]
  40c240:	ldr	x9, [sp, #8]
  40c244:	str	w8, [x9, #16]
  40c248:	ldr	x9, [sp, #8]
  40c24c:	ldrb	w8, [x9, #20]
  40c250:	and	w8, w8, #0xfffffffd
  40c254:	orr	w8, w8, #0x2
  40c258:	strb	w8, [x9, #20]
  40c25c:	add	sp, sp, #0x10
  40c260:	ret
  40c264:	stp	x29, x30, [sp, #-32]!
  40c268:	str	x28, [sp, #16]
  40c26c:	mov	x29, sp
  40c270:	sub	sp, sp, #0x2, lsl #12
  40c274:	sub	sp, sp, #0x1d0
  40c278:	mov	w8, #0x1                   	// #1
  40c27c:	stur	x0, [x29, #-16]
  40c280:	stur	x1, [x29, #-24]
  40c284:	ldur	x9, [x29, #-16]
  40c288:	str	w8, [sp, #28]
  40c28c:	cbz	x9, 40c298 <ferror@plt+0x9458>
  40c290:	ldur	x8, [x29, #-24]
  40c294:	cbnz	x8, 40c2a4 <ferror@plt+0x9464>
  40c298:	mov	w8, #0xffffffea            	// #-22
  40c29c:	stur	w8, [x29, #-4]
  40c2a0:	b	40c4f4 <ferror@plt+0x96b4>
  40c2a4:	ldur	x8, [x29, #-24]
  40c2a8:	str	wzr, [x8]
  40c2ac:	bl	402d80 <__errno_location@plt>
  40c2b0:	str	wzr, [x0]
  40c2b4:	bl	402d80 <__errno_location@plt>
  40c2b8:	str	wzr, [x0]
  40c2bc:	ldur	x8, [x29, #-16]
  40c2c0:	ldr	x0, [x8]
  40c2c4:	bl	402a40 <readdir@plt>
  40c2c8:	stur	x0, [x29, #-32]
  40c2cc:	ldur	x8, [x29, #-32]
  40c2d0:	cbnz	x8, 40c2f4 <ferror@plt+0x94b4>
  40c2d4:	bl	402d80 <__errno_location@plt>
  40c2d8:	ldr	w8, [x0]
  40c2dc:	mov	w9, #0x1                   	// #1
  40c2e0:	mov	w10, #0xffffffff            	// #-1
  40c2e4:	cmp	w8, #0x0
  40c2e8:	csel	w8, w10, w9, ne  // ne = any
  40c2ec:	stur	w8, [x29, #-4]
  40c2f0:	b	40c4f4 <ferror@plt+0x96b4>
  40c2f4:	bl	402b80 <__ctype_b_loc@plt>
  40c2f8:	ldr	x8, [x0]
  40c2fc:	ldur	x9, [x29, #-32]
  40c300:	ldrb	w10, [x9, #19]
  40c304:	ldrh	w10, [x8, w10, sxtw #1]
  40c308:	and	w10, w10, #0x800
  40c30c:	cbnz	w10, 40c314 <ferror@plt+0x94d4>
  40c310:	b	40c4e8 <ferror@plt+0x96a8>
  40c314:	ldur	x8, [x29, #-16]
  40c318:	ldrb	w9, [x8, #20]
  40c31c:	mov	w10, #0x1                   	// #1
  40c320:	lsr	w9, w9, w10
  40c324:	and	w9, w9, w10
  40c328:	and	w9, w9, #0xff
  40c32c:	cbz	w9, 40c374 <ferror@plt+0x9534>
  40c330:	ldur	x8, [x29, #-16]
  40c334:	ldr	x0, [x8]
  40c338:	bl	402cb0 <dirfd@plt>
  40c33c:	ldur	x8, [x29, #-32]
  40c340:	add	x1, x8, #0x13
  40c344:	add	x2, sp, #0x128
  40c348:	mov	w9, wzr
  40c34c:	mov	w3, w9
  40c350:	bl	40c7c0 <ferror@plt+0x9980>
  40c354:	cbz	w0, 40c35c <ferror@plt+0x951c>
  40c358:	b	40c4e8 <ferror@plt+0x96a8>
  40c35c:	ldur	x8, [x29, #-16]
  40c360:	ldr	w9, [x8, #16]
  40c364:	ldr	w10, [sp, #320]
  40c368:	cmp	w9, w10
  40c36c:	b.eq	40c374 <ferror@plt+0x9534>  // b.none
  40c370:	b	40c4e8 <ferror@plt+0x96a8>
  40c374:	ldur	x8, [x29, #-16]
  40c378:	ldrb	w9, [x8, #20]
  40c37c:	and	w9, w9, #0x1
  40c380:	and	w9, w9, #0xff
  40c384:	cbz	w9, 40c440 <ferror@plt+0x9600>
  40c388:	ldur	x8, [x29, #-32]
  40c38c:	add	x3, x8, #0x13
  40c390:	add	x8, sp, #0x1b0
  40c394:	mov	x0, x8
  40c398:	mov	x1, #0x2000                	// #8192
  40c39c:	adrp	x2, 40e000 <ferror@plt+0xb1c0>
  40c3a0:	add	x2, x2, #0x767
  40c3a4:	str	x8, [sp, #16]
  40c3a8:	bl	4028c0 <snprintf@plt>
  40c3ac:	ldur	x8, [x29, #-16]
  40c3b0:	ldr	x8, [x8]
  40c3b4:	mov	x0, x8
  40c3b8:	bl	402cb0 <dirfd@plt>
  40c3bc:	ldr	x1, [sp, #16]
  40c3c0:	mov	w2, #0x80000               	// #524288
  40c3c4:	adrp	x3, 40e000 <ferror@plt+0xb1c0>
  40c3c8:	add	x3, x3, #0x6bc
  40c3cc:	bl	40c50c <ferror@plt+0x96cc>
  40c3d0:	str	x0, [sp, #32]
  40c3d4:	ldr	x8, [sp, #32]
  40c3d8:	cbnz	x8, 40c3e0 <ferror@plt+0x95a0>
  40c3dc:	b	40c4e8 <ferror@plt+0x96a8>
  40c3e0:	ldr	x2, [sp, #32]
  40c3e4:	add	x0, sp, #0x1b0
  40c3e8:	mov	w1, #0x2000                	// #8192
  40c3ec:	bl	402df0 <fgets@plt>
  40c3f0:	str	x0, [sp, #424]
  40c3f4:	ldr	x0, [sp, #32]
  40c3f8:	bl	402900 <fclose@plt>
  40c3fc:	ldr	x8, [sp, #424]
  40c400:	cbnz	x8, 40c408 <ferror@plt+0x95c8>
  40c404:	b	40c4e8 <ferror@plt+0x96a8>
  40c408:	add	x0, sp, #0x1b0
  40c40c:	adrp	x1, 40e000 <ferror@plt+0xb1c0>
  40c410:	add	x1, x1, #0x76f
  40c414:	add	x2, sp, #0x28
  40c418:	bl	402d20 <__isoc99_sscanf@plt>
  40c41c:	cmp	w0, #0x1
  40c420:	b.eq	40c428 <ferror@plt+0x95e8>  // b.none
  40c424:	b	40c4e8 <ferror@plt+0x96a8>
  40c428:	ldur	x8, [x29, #-16]
  40c42c:	ldr	x1, [x8, #8]
  40c430:	add	x0, sp, #0x28
  40c434:	bl	402b50 <strcmp@plt>
  40c438:	cbz	w0, 40c440 <ferror@plt+0x9600>
  40c43c:	b	40c4e8 <ferror@plt+0x96a8>
  40c440:	add	x1, sp, #0x1a8
  40c444:	mov	x8, xzr
  40c448:	str	x8, [sp, #424]
  40c44c:	str	x1, [sp, #8]
  40c450:	bl	402d80 <__errno_location@plt>
  40c454:	str	wzr, [x0]
  40c458:	ldur	x8, [x29, #-32]
  40c45c:	add	x0, x8, #0x13
  40c460:	ldr	x1, [sp, #8]
  40c464:	mov	w2, #0xa                   	// #10
  40c468:	bl	402ba0 <strtol@plt>
  40c46c:	ldur	x8, [x29, #-24]
  40c470:	str	w0, [x8]
  40c474:	bl	402d80 <__errno_location@plt>
  40c478:	ldr	w9, [x0]
  40c47c:	cbnz	w9, 40c4a8 <ferror@plt+0x9668>
  40c480:	ldur	x8, [x29, #-32]
  40c484:	add	x8, x8, #0x13
  40c488:	ldr	x9, [sp, #424]
  40c48c:	cmp	x8, x9
  40c490:	b.eq	40c4a8 <ferror@plt+0x9668>  // b.none
  40c494:	ldr	x8, [sp, #424]
  40c498:	cbz	x8, 40c4e0 <ferror@plt+0x96a0>
  40c49c:	ldr	x8, [sp, #424]
  40c4a0:	ldrsb	w9, [x8]
  40c4a4:	cbz	w9, 40c4e0 <ferror@plt+0x96a0>
  40c4a8:	bl	402d80 <__errno_location@plt>
  40c4ac:	ldr	w8, [x0]
  40c4b0:	cbz	w8, 40c4cc <ferror@plt+0x968c>
  40c4b4:	bl	402d80 <__errno_location@plt>
  40c4b8:	ldr	w8, [x0]
  40c4bc:	mov	w9, wzr
  40c4c0:	subs	w8, w9, w8
  40c4c4:	str	w8, [sp, #4]
  40c4c8:	b	40c4d4 <ferror@plt+0x9694>
  40c4cc:	mov	w8, #0xffffffff            	// #-1
  40c4d0:	str	w8, [sp, #4]
  40c4d4:	ldr	w8, [sp, #4]
  40c4d8:	stur	w8, [x29, #-4]
  40c4dc:	b	40c4f4 <ferror@plt+0x96b4>
  40c4e0:	stur	wzr, [x29, #-4]
  40c4e4:	b	40c4f4 <ferror@plt+0x96b4>
  40c4e8:	ldr	w8, [sp, #28]
  40c4ec:	tbnz	w8, #0, 40c2b4 <ferror@plt+0x9474>
  40c4f0:	stur	wzr, [x29, #-4]
  40c4f4:	ldur	w0, [x29, #-4]
  40c4f8:	add	sp, sp, #0x2, lsl #12
  40c4fc:	add	sp, sp, #0x1d0
  40c500:	ldr	x28, [sp, #16]
  40c504:	ldp	x29, x30, [sp], #32
  40c508:	ret
  40c50c:	sub	sp, sp, #0x40
  40c510:	stp	x29, x30, [sp, #48]
  40c514:	add	x29, sp, #0x30
  40c518:	stur	w0, [x29, #-12]
  40c51c:	str	x1, [sp, #24]
  40c520:	str	w2, [sp, #20]
  40c524:	str	x3, [sp, #8]
  40c528:	ldur	w0, [x29, #-12]
  40c52c:	ldr	x1, [sp, #24]
  40c530:	ldr	w2, [sp, #20]
  40c534:	bl	402d50 <openat@plt>
  40c538:	str	w0, [sp, #4]
  40c53c:	ldr	w8, [sp, #4]
  40c540:	cmp	w8, #0x0
  40c544:	cset	w8, ge  // ge = tcont
  40c548:	tbnz	w8, #0, 40c558 <ferror@plt+0x9718>
  40c54c:	mov	x8, xzr
  40c550:	stur	x8, [x29, #-8]
  40c554:	b	40c568 <ferror@plt+0x9728>
  40c558:	ldr	w0, [sp, #4]
  40c55c:	ldr	x1, [sp, #8]
  40c560:	bl	4029a0 <fdopen@plt>
  40c564:	stur	x0, [x29, #-8]
  40c568:	ldur	x0, [x29, #-8]
  40c56c:	ldp	x29, x30, [sp, #48]
  40c570:	add	sp, sp, #0x40
  40c574:	ret
  40c578:	sub	sp, sp, #0x50
  40c57c:	stp	x29, x30, [sp, #64]
  40c580:	add	x29, sp, #0x40
  40c584:	mov	w8, wzr
  40c588:	stur	w0, [x29, #-12]
  40c58c:	stur	x1, [x29, #-24]
  40c590:	str	x2, [sp, #32]
  40c594:	str	xzr, [sp, #16]
  40c598:	str	wzr, [sp, #12]
  40c59c:	ldur	x0, [x29, #-24]
  40c5a0:	ldr	x2, [sp, #32]
  40c5a4:	mov	w1, w8
  40c5a8:	bl	402990 <memset@plt>
  40c5ac:	ldr	x8, [sp, #32]
  40c5b0:	cmp	x8, #0x0
  40c5b4:	cset	w9, ls  // ls = plast
  40c5b8:	tbnz	w9, #0, 40c694 <ferror@plt+0x9854>
  40c5bc:	ldur	w0, [x29, #-12]
  40c5c0:	ldur	x1, [x29, #-24]
  40c5c4:	ldr	x2, [sp, #32]
  40c5c8:	bl	402ce0 <read@plt>
  40c5cc:	str	x0, [sp, #24]
  40c5d0:	ldr	x8, [sp, #24]
  40c5d4:	cmp	x8, #0x0
  40c5d8:	cset	w9, gt
  40c5dc:	tbnz	w9, #0, 40c65c <ferror@plt+0x981c>
  40c5e0:	ldr	x8, [sp, #24]
  40c5e4:	cmp	x8, #0x0
  40c5e8:	cset	w9, ge  // ge = tcont
  40c5ec:	tbnz	w9, #0, 40c634 <ferror@plt+0x97f4>
  40c5f0:	bl	402d80 <__errno_location@plt>
  40c5f4:	ldr	w8, [x0]
  40c5f8:	cmp	w8, #0xb
  40c5fc:	b.eq	40c610 <ferror@plt+0x97d0>  // b.none
  40c600:	bl	402d80 <__errno_location@plt>
  40c604:	ldr	w8, [x0]
  40c608:	cmp	w8, #0x4
  40c60c:	b.ne	40c634 <ferror@plt+0x97f4>  // b.any
  40c610:	ldr	w8, [sp, #12]
  40c614:	add	w9, w8, #0x1
  40c618:	str	w9, [sp, #12]
  40c61c:	cmp	w8, #0x5
  40c620:	b.ge	40c634 <ferror@plt+0x97f4>  // b.tcont
  40c624:	mov	w0, #0xd090                	// #53392
  40c628:	movk	w0, #0x3, lsl #16
  40c62c:	bl	40c6ac <ferror@plt+0x986c>
  40c630:	b	40c5ac <ferror@plt+0x976c>
  40c634:	ldr	x8, [sp, #16]
  40c638:	cbz	x8, 40c648 <ferror@plt+0x9808>
  40c63c:	ldr	x8, [sp, #16]
  40c640:	str	x8, [sp]
  40c644:	b	40c650 <ferror@plt+0x9810>
  40c648:	mov	x8, #0xffffffffffffffff    	// #-1
  40c64c:	str	x8, [sp]
  40c650:	ldr	x8, [sp]
  40c654:	stur	x8, [x29, #-8]
  40c658:	b	40c69c <ferror@plt+0x985c>
  40c65c:	str	wzr, [sp, #12]
  40c660:	ldr	x8, [sp, #24]
  40c664:	ldr	x9, [sp, #32]
  40c668:	subs	x8, x9, x8
  40c66c:	str	x8, [sp, #32]
  40c670:	ldr	x8, [sp, #24]
  40c674:	ldur	x9, [x29, #-24]
  40c678:	add	x8, x9, x8
  40c67c:	stur	x8, [x29, #-24]
  40c680:	ldr	x8, [sp, #24]
  40c684:	ldr	x9, [sp, #16]
  40c688:	add	x8, x9, x8
  40c68c:	str	x8, [sp, #16]
  40c690:	b	40c5ac <ferror@plt+0x976c>
  40c694:	ldr	x8, [sp, #16]
  40c698:	stur	x8, [x29, #-8]
  40c69c:	ldur	x0, [x29, #-8]
  40c6a0:	ldp	x29, x30, [sp, #64]
  40c6a4:	add	sp, sp, #0x50
  40c6a8:	ret
  40c6ac:	sub	sp, sp, #0x30
  40c6b0:	stp	x29, x30, [sp, #32]
  40c6b4:	add	x29, sp, #0x20
  40c6b8:	mov	x8, #0x4240                	// #16960
  40c6bc:	movk	x8, #0xf, lsl #16
  40c6c0:	mov	x9, #0x3e8                 	// #1000
  40c6c4:	mov	x10, xzr
  40c6c8:	add	x11, sp, #0x8
  40c6cc:	stur	w0, [x29, #-4]
  40c6d0:	ldur	w12, [x29, #-4]
  40c6d4:	mov	w13, w12
  40c6d8:	sdiv	x13, x13, x8
  40c6dc:	str	x13, [sp, #8]
  40c6e0:	ldur	w12, [x29, #-4]
  40c6e4:	mov	w13, w12
  40c6e8:	sdiv	x14, x13, x8
  40c6ec:	mul	x8, x14, x8
  40c6f0:	subs	x8, x13, x8
  40c6f4:	mul	x8, x8, x9
  40c6f8:	str	x8, [sp, #16]
  40c6fc:	mov	x0, x11
  40c700:	mov	x1, x10
  40c704:	bl	402c30 <nanosleep@plt>
  40c708:	ldp	x29, x30, [sp, #32]
  40c70c:	add	sp, sp, #0x30
  40c710:	ret
  40c714:	nop
  40c718:	stp	x29, x30, [sp, #-64]!
  40c71c:	mov	x29, sp
  40c720:	stp	x19, x20, [sp, #16]
  40c724:	adrp	x20, 41e000 <ferror@plt+0x1b1c0>
  40c728:	add	x20, x20, #0xb40
  40c72c:	stp	x21, x22, [sp, #32]
  40c730:	adrp	x21, 41e000 <ferror@plt+0x1b1c0>
  40c734:	add	x21, x21, #0xb38
  40c738:	sub	x20, x20, x21
  40c73c:	mov	w22, w0
  40c740:	stp	x23, x24, [sp, #48]
  40c744:	mov	x23, x1
  40c748:	mov	x24, x2
  40c74c:	bl	402658 <memcpy@plt-0x38>
  40c750:	cmp	xzr, x20, asr #3
  40c754:	b.eq	40c780 <ferror@plt+0x9940>  // b.none
  40c758:	asr	x20, x20, #3
  40c75c:	mov	x19, #0x0                   	// #0
  40c760:	ldr	x3, [x21, x19, lsl #3]
  40c764:	mov	x2, x24
  40c768:	add	x19, x19, #0x1
  40c76c:	mov	x1, x23
  40c770:	mov	w0, w22
  40c774:	blr	x3
  40c778:	cmp	x20, x19
  40c77c:	b.ne	40c760 <ferror@plt+0x9920>  // b.any
  40c780:	ldp	x19, x20, [sp, #16]
  40c784:	ldp	x21, x22, [sp, #32]
  40c788:	ldp	x23, x24, [sp, #48]
  40c78c:	ldp	x29, x30, [sp], #64
  40c790:	ret
  40c794:	nop
  40c798:	ret
  40c79c:	nop
  40c7a0:	adrp	x2, 41f000 <ferror@plt+0x1c1c0>
  40c7a4:	mov	x1, #0x0                   	// #0
  40c7a8:	ldr	x2, [x2, #1000]
  40c7ac:	b	402860 <__cxa_atexit@plt>
  40c7b0:	mov	x2, x1
  40c7b4:	mov	x1, x0
  40c7b8:	mov	w0, #0x0                   	// #0
  40c7bc:	b	402d90 <__xstat@plt>
  40c7c0:	mov	x4, x1
  40c7c4:	mov	x5, x2
  40c7c8:	mov	w1, w0
  40c7cc:	mov	x2, x4
  40c7d0:	mov	w0, #0x0                   	// #0
  40c7d4:	mov	w4, w3
  40c7d8:	mov	x3, x5
  40c7dc:	b	402e30 <__fxstatat@plt>

Disassembly of section .fini:

000000000040c7e0 <.fini>:
  40c7e0:	stp	x29, x30, [sp, #-16]!
  40c7e4:	mov	x29, sp
  40c7e8:	ldp	x29, x30, [sp], #16
  40c7ec:	ret
