#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 23 15:52:11 2019
# Process ID: 6996
# Current directory: C:/Users/stefano/Desktop/prl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3840 C:\Users\stefano\Desktop\prl\project_reti_logiche.xpr
# Log file: C:/Users/stefano/Desktop/prl/vivado.log
# Journal file: C:/Users/stefano/Desktop/prl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/stefano/Desktop/prl/project_reti_logiche.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 737.930 ; gain = 118.461
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/Users/stefano/Desktop/prl/specifica/tb_pfrl_2020_in_wz.vhd C:/Users/stefano/Desktop/prl/specifica/tb_pfrl_2020_no_wz.vhd}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_1/imports/specifica/tb_pfrl_2020_in_wz.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_1/imports/specifica/tb_pfrl_2020_in_wz.vhd
file delete -force C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_1/imports/specifica/tb_pfrl_2020_in_wz.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
ERROR: [VRFC 10-2989] 'i_res' is not declared [C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd:25]
ERROR: [VRFC 10-2989] 'i_res' is not declared [C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd:23]
ERROR: [VRFC 10-2989] 'i_res' is not declared [C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd:36]
ERROR: [VRFC 10-2989] 'i_res' is not declared [C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd:34]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd:16]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_1/imports/specifica/tb_pfrl_2020_no_wz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 3 [C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd:40]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit project_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 820.109 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/project_reti_logiche.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit project_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 820.109 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim/xsim.dir/project_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 23 16:10:39 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 820.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 840.176 ; gain = 20.066
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 840.176 ; gain = 20.066
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/project_tb/UUT/DATAPATH0/o_reg0}} {{/project_tb/UUT/DATAPATH0/o_reg1}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 840.176 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 840.176 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/project_tb/UUT/DATAPATH0/sub}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 840.176 ; gain = 0.000
run 10000ns
Failure: Simulation Ended!, TEST PASSATO
Time: 1650 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_1/imports/specifica/tb_pfrl_2020_no_wz.vhd
$finish called at time : 1650 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_1/imports/specifica/tb_pfrl_2020_no_wz.vhd" Line 103
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_2]
import_files -fileset sim_2 -norecurse C:/Users/stefano/Desktop/prl/specifica/tb_pfrl_2020_in_wz.vhd
current_fileset -simset [ get_filesets sim_2 ]
update_compile_order -fileset sim_2
update_compile_order -fileset sim_2
run 10000ns
Failure: Simulation Ended!, TEST PASSATO
Time: 3350 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_1/imports/specifica/tb_pfrl_2020_no_wz.vhd
$finish called at time : 3350 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_1/imports/specifica/tb_pfrl_2020_no_wz.vhd" Line 103
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/project_tb/UUT/DATAPATH0/o_end}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_1/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 840.699 ; gain = 0.000
run 10000ns
Failure: Simulation Ended!, TEST PASSATO
Time: 1650 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_1/imports/specifica/tb_pfrl_2020_no_wz.vhd
$finish called at time : 1650 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_1/imports/specifica/tb_pfrl_2020_no_wz.vhd" Line 103
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim/xsim.dir/project_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 23 16:26:58 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 840.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 870.453 ; gain = 29.754
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 870.453 ; gain = 29.754
run 10000ns
Failure: TEST FALLITO. Expected  180  found 0
Time: 1250 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd
$finish called at time : 1250 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" Line 101
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 870.453 ; gain = 0.000
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 870.453 ; gain = 0.000
run 10000ns
Failure: TEST FALLITO. Expected  180  found 194
Time: 1250 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd
$finish called at time : 1250 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" Line 101
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/project_tb/UUT/DATAPATH0}} 
run 10000
Failure: Simulation Ended!, TEST PASSATO
Time: 1250 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd
$finish called at time : 1250 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" Line 103
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 870.453 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 870.453 ; gain = 0.000
run 10000ns
Failure: TEST FALLITO. Expected  180  found 178
Time: 1250 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd
$finish called at time : 1250 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" Line 101
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 3 elements ; expected 8 [C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd:50]
ERROR: [VRFC 10-3353] formal port 'r2_load' has no actual or default value [C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd:12]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit project_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 957.332 ; gain = 20.578
run 10000ns
Failure: TEST FALLITO. Expected  180  found 178
Time: 1250 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd
$finish called at time : 1250 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" Line 101
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/project_tb/UUT/DATAPATH0}} 
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 957.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 959.434 ; gain = 0.785
run 10000ns
Failure: TEST FALLITO. Expected  180  found 178
Time: 1250 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd
$finish called at time : 1250 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" Line 101
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/project_tb/UUT/DATAPATH0}} 
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 959.434 ; gain = 0.000
run 10000ns
Failure: TEST FALLITO. Expected  180  found 178
Time: 1250 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd
$finish called at time : 1250 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" Line 101
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'r2_load' has no actual or default value [C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd:12]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit project_tb in library work failed.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 959.434 ; gain = 0.000
run 10000ns
Failure: TEST FALLITO. Expected  180  found 178
Time: 1250 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd
$finish called at time : 1250 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" Line 101
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 959.434 ; gain = 0.000
run 10000ns
Failure: TEST FALLITO. Expected  180  found 177
Time: 1250 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd
$finish called at time : 1250 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" Line 101
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/project_tb/UUT/DATAPATH0}} 
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 959.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 959.434 ; gain = 0.000
run 10000n
ERROR: [#UNDEF] Unknown time unit n
run 10000ns
Failure: TEST FALLITO. Expected  180  found 177
Time: 1250 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd
$finish called at time : 1250 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" Line 101
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 962.738 ; gain = 0.000
run 10000ns
Failure: TEST FALLITO. Expected  180  found 0
Time: 1650 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd
$finish called at time : 1650 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" Line 101
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.738 ; gain = 0.000
run 10000ns
Failure: TEST FALLITO. Expected  180  found 0
Time: 1650 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd
$finish called at time : 1650 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" Line 101
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 962.738 ; gain = 0.000
run 10000ns
Failure: TEST FALLITO. Expected  180  found 0
Time: 1650 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd
$finish called at time : 1650 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" Line 101
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/project_tb/UUT/DATAPATH0}} 
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.648 ; gain = 0.000
run 10000ns
Failure: TEST FALLITO. Expected  180  found 0
Time: 1650 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd
$finish called at time : 1650 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" Line 101
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <r2_load> does not exist in entity <datapath>.  Please compare the definition of block <datapath> to its component declaration and its instantion to detect the mismatch. [C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/project_reti_logiche.vhd:25]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit project_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sources_1/imports/Desktop/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/stefano/Desktop/prl/project_reti_logiche.sim/sim_2/behav/xsim'
"xelab -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 899a5a53ee154a24bf2951e1719ee131 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1007.648 ; gain = 0.000
run 10000ns
Failure: TEST FALLITO. Expected  180  found 177
Time: 1250 ns  Iteration: 3  Process: /project_tb/test  File: C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd
$finish called at time : 1250 ns : File "C:/Users/stefano/Desktop/prl/project_reti_logiche.srcs/sim_2/imports/specifica/tb_pfrl_2020_in_wz.vhd" Line 101
save_wave_config {C:/Users/stefano/Desktop/prl/project_tb_behav.wcfg}
add_files -fileset sim_2 -norecurse C:/Users/stefano/Desktop/prl/project_tb_behav.wcfg
set_property xsim.view C:/Users/stefano/Desktop/prl/project_tb_behav.wcfg [get_filesets sim_2]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 17:54:22 2019...
