/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az96-164
+ date
Thu Jun  3 16:45:23 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1622738723
+ [ 2 = 1 ]
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Jun 03 2021 (16:16:44)
Run date:          Jun 03 2021 (16:45:24+0000)
Run host:          fv-az96-164.m4cgkdvplvgupd014rd20bgx3d.gx.internal.cloudapp.net (pid=107459)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az96-164
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7121236KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=6cec032f-724f-6242-8882-47115e51060d, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1047-azure, OSVersion="#49-Ubuntu SMP Thu Apr 22 14:30:37 UTC 2021", HostName=fv-az96-164, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7121236KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00161891 sec
      iterations=10000000... time=0.016119 sec
      iterations=100000000... time=0.16088 sec
      iterations=700000000... time=1.12666 sec
      iterations=700000000... time=1.12709 sec
      result: -3305.56 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00359164 sec
      iterations=10000000... time=0.0357876 sec
      iterations=100000000... time=0.35833 sec
      iterations=300000000... time=1.07842 sec
      result: 8.90188 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00242086 sec
      iterations=10000000... time=0.0241277 sec
      iterations=100000000... time=0.24122 sec
      iterations=500000000... time=1.20853 sec
      result: 6.61963 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000161611 sec
      iterations=10000... time=0.001605 sec
      iterations=100000... time=0.0160831 sec
      iterations=1000000... time=0.161014 sec
      iterations=7000000... time=1.12736 sec
      result: 1.61052 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000744749 sec
      iterations=10000... time=0.00673094 sec
      iterations=100000... time=0.0666886 sec
      iterations=1000000... time=0.668732 sec
      iterations=2000000... time=1.33645 sec
      result: 6.68226 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=4e-06 sec
      iterations=100... time=3.7202e-05 sec
      iterations=1000... time=0.000379125 sec
      iterations=10000... time=0.00369144 sec
      iterations=100000... time=0.0368898 sec
      iterations=1000000... time=0.369159 sec
      iterations=3000000... time=1.10784 sec
      result: 66.5508 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.1002e-05 sec
      iterations=10... time=0.000199913 sec
      iterations=100... time=0.00193693 sec
      iterations=1000... time=0.0191788 sec
      iterations=10000... time=0.1916 sec
      iterations=60000... time=1.15625 sec
      result: 40.8094 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.801e-06 sec
      iterations=10000... time=3.2602e-05 sec
      iterations=100000... time=0.000321321 sec
      iterations=1000000... time=0.00322301 sec
      iterations=10000000... time=0.0323619 sec
      iterations=100000000... time=0.322072 sec
      iterations=300000000... time=0.966408 sec
      iterations=600000000... time=1.93488 sec
      result: 0.4031 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.8103e-05 sec
      iterations=10000... time=0.000181912 sec
      iterations=100000... time=0.00171311 sec
      iterations=1000000... time=0.0170135 sec
      iterations=10000000... time=0.169867 sec
      iterations=60000000... time=1.01896 sec
      result: 2.12283 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2.3e-06 sec
      iterations=100... time=1.8601e-05 sec
      iterations=1000... time=0.000182712 sec
      iterations=10000... time=0.00182362 sec
      iterations=100000... time=0.0182795 sec
      iterations=1000000... time=0.182914 sec
      iterations=6000000... time=1.09906 sec
      result: 134.166 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=4.0402e-05 sec
      iterations=10... time=0.000347223 sec
      iterations=100... time=0.00341763 sec
      iterations=1000... time=0.0332015 sec
      iterations=10000... time=0.256375 sec
      iterations=40000... time=0.717599 sec
      iterations=80000... time=1.51007 sec
      result: 41.6633 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.8101e-05 sec
      iterations=10... time=0.000244916 sec
      iterations=100... time=0.00245926 sec
      iterations=1000... time=0.0246003 sec
      iterations=10000... time=0.247163 sec
      iterations=40000... time=0.988569 sec
      iterations=80000... time=1.98343 sec
      result: 0.0696973 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000218814 sec
      iterations=10... time=0.00199733 sec
      iterations=100... time=0.0199046 sec
      iterations=1000... time=0.199484 sec
      iterations=6000... time=1.20368 sec
      result: 0.252491 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00475981 sec
      iterations=10... time=0.0475008 sec
      iterations=100... time=0.486173 sec
      iterations=200... time=0.95794 sec
      iterations=400... time=2.00994 sec
      result: 0.35256 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00160741 sec
      iterations=10000000... time=0.0162 sec
      iterations=100000000... time=0.161038 sec
      iterations=700000000... time=1.12839 sec
      iterations=700000000... time=1.12715 sec
      result: 1130.34 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00358614 sec
      iterations=10000000... time=0.0358935 sec
      iterations=100000000... time=0.358776 sec
      iterations=300000000... time=1.07693 sec
      result: 8.91425 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00242446 sec
      iterations=10000000... time=0.0241356 sec
      iterations=100000000... time=0.241534 sec
      iterations=500000000... time=1.21191 sec
      result: 6.60113 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.00016156 sec
      iterations=10000... time=0.00160616 sec
      iterations=100000... time=0.0160914 sec
      iterations=1000000... time=0.161834 sec
      iterations=7000000... time=1.12884 sec
      result: 1.61263 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000697946 sec
      iterations=10000... time=0.00661859 sec
      iterations=100000... time=0.0654407 sec
      iterations=1000000... time=0.655006 sec
      iterations=2000000... time=1.31311 sec
      result: 6.56556 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=4e-06 sec
      iterations=100... time=3.7102e-05 sec
      iterations=1000... time=0.000368024 sec
      iterations=10000... time=0.00369294 sec
      iterations=100000... time=0.0368968 sec
      iterations=1000000... time=0.368949 sec
      iterations=3000000... time=1.10745 sec
      result: 66.5744 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.71515e-05 sec
      iterations=10... time=0.000195213 sec
      iterations=100... time=0.00191818 sec
      iterations=1000... time=0.0190502 sec
      iterations=10000... time=0.190337 sec
      iterations=60000... time=1.1452 sec
      result: 41.2032 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.8e-06 sec
      iterations=10000... time=3.25025e-05 sec
      iterations=100000... time=0.000339523 sec
      iterations=1000000... time=0.00321466 sec
      iterations=10000000... time=0.0322033 sec
      iterations=100000000... time=0.322254 sec
      iterations=300000000... time=0.972804 sec
      iterations=600000000... time=1.93282 sec
      result: 0.402672 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.80525e-05 sec
      iterations=10000... time=0.000178161 sec
      iterations=100000... time=0.00170721 sec
      iterations=1000000... time=0.0170613 sec
      iterations=10000000... time=0.169599 sec
      iterations=60000000... time=1.01861 sec
      result: 2.12211 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=2.1e-06 sec
      iterations=100... time=1.8301e-05 sec
      iterations=1000... time=0.000180412 sec
      iterations=10000... time=0.00180127 sec
      iterations=100000... time=0.0180429 sec
      iterations=1000000... time=0.181225 sec
      iterations=6000000... time=1.08793 sec
      result: 135.538 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.7553e-05 sec
      iterations=10... time=0.000345873 sec
      iterations=100... time=0.00342978 sec
      iterations=1000... time=0.0325992 sec
      iterations=10000... time=0.287636 sec
      iterations=40000... time=0.758905 sec
      iterations=80000... time=1.36812 sec
      result: 45.986 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=9.9e-06 sec
      iterations=10... time=9.4406e-05 sec
      iterations=100... time=0.000953863 sec
      iterations=1000... time=0.00953458 sec
      iterations=10000... time=0.095587 sec
      iterations=100000... time=0.95603 sec
      iterations=200000... time=1.90085 sec
      result: 0.0767024 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=0.000127459 sec
      iterations=10... time=0.00120303 sec
      iterations=100... time=0.0119925 sec
      iterations=1000... time=0.119582 sec
      iterations=9000... time=1.08999 sec
      result: 0.20138 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1100 nsec
    MPI bandwidth: 3.9777 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Jun  3 16:46:16 UTC 2021
+ echo Done.
Done.
  Elapsed time: 53.2 s
