# Reading D:/Softwares/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do top_module_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Softwares/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Software\ projects/Quartus/12_hr_clk {D:/Software projects/Quartus/12_hr_clk/top_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:29 on Feb 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Software projects/Quartus/12_hr_clk" D:/Software projects/Quartus/12_hr_clk/top_module.v 
# -- Compiling module top_module
# -- Compiling module count_9
# -- Compiling module count_5
# -- Compiling module count59
# -- Compiling module count2
# ** Warning: D:/Software projects/Quartus/12_hr_clk/top_module.v(105): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module count1
# -- Compiling module count12
# 
# Top level modules:
# 	top_module
# End time: 21:20:29 on Feb 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+D:/Software\ projects/Quartus/12_hr_clk {D:/Software projects/Quartus/12_hr_clk/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:29 on Feb 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Software projects/Quartus/12_hr_clk" D:/Software projects/Quartus/12_hr_clk/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:20:29 on Feb 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:20:29 on Feb 07,2024
# Loading work.testbench
# Loading work.top_module
# Loading work.count59
# Loading work.count_5
# Loading work.count_9
# Loading work.count12
# Loading work.count1
# Loading work.count2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/Software projects/Quartus/12_hr_clk/testbench.v(14)
#    Time: 500003 ps  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/Software projects/Quartus/12_hr_clk/testbench.v line 14
# End time: 21:23:14 on Feb 07,2024, Elapsed time: 0:02:45
# Errors: 0, Warnings: 0
