Notice: timing checks disabled with +notimingcheck at compile-time
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Dec 26 17:08 2019
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/fmrt/workspace/branch_predictor/branch_predictor/sim/inter.vpd' was opened successfully.
$finish called from file "../testbench/sh_reg_test.v", line 63.
$finish at simulation time                 1600
Simulation complete, time is 160000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 160000 ps
CPU Time:      0.050 seconds;       Data structure size:   0.0Mb
Thu Dec 26 17:30:43 2019
