Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7441cd6590914b49a452cedc12d81b5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_module_tb_behav xil_defaultlib.Top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.RCA
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.Top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_module_tb_behav
