{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "AXI_DEBUG_HUB_V1",
                        "name": "axi_dbg_hub",
                        "spec": "axi_dbg_hub_v2_0",
                        "ipName": "axi_dbg_hub",
                        "address_info": {
                            "offset": "0x000003FFC0000000",
                            "range": "0x0000000000200000"
                        },
                        "uuid": "B9D1F8486D8A558EB272313CA4912C24"
                    },
                    {
                        "type": "AXIS_ILA_V1",
                        "name": "design_1_i/axis_ila_0",
                        "spec": "axis_ila_v1_1",
                        "ipName": "axis_ila",
                        "master": "axi_dbg_hub",
                        "uuid": "0144D3003AB55E7BBAFAE82516CAA94D",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/versal_cips_0_SPI0_sck_o",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/versal_cips_0_SPI0_io0_o",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/versal_cips_0_SPI1_io1_o",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/versal_cips_0_SPI0_ss_o",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/versal_cips_0_SPI0_ss_o[2]"
                                            },
                                            {
                                                "name": "design_1_i/versal_cips_0_SPI0_ss_o[1]"
                                            },
                                            {
                                                "name": "design_1_i/versal_cips_0_SPI0_ss_o[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/versal_cips_0_SPI1_io0_o",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/versal_cips_0_SPI0_io1_o",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/util_reduced_logic_1_Res",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/versal_cips_0_SPI1_ss_o",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/versal_cips_0_SPI1_ss_o[2]"
                                            },
                                            {
                                                "name": "design_1_i/versal_cips_0_SPI1_ss_o[1]"
                                            },
                                            {
                                                "name": "design_1_i/versal_cips_0_SPI1_ss_o[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/versal_cips_0_SPI1_sck_o",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "design_1_i/util_reduced_logic_0_Res",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}