--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml fib.twx fib.ncd -o fib.twr fib.pcf

Design file:              fib.ncd
Physical constraint file: fib.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
i<0>        |    0.399(R)|    0.812(R)|clk_BUFGP         |   0.000|
i<1>        |    0.932(R)|    0.385(R)|clk_BUFGP         |   0.000|
i<2>        |    1.204(R)|    0.168(R)|clk_BUFGP         |   0.000|
i<3>        |    1.278(R)|    0.109(R)|clk_BUFGP         |   0.000|
i<4>        |    1.863(R)|   -0.361(R)|clk_BUFGP         |   0.000|
start       |    3.935(R)|    0.579(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
done_tick   |    7.468(R)|clk_BUFGP         |   0.000|
f<0>        |    7.987(R)|clk_BUFGP         |   0.000|
f<1>        |    7.486(R)|clk_BUFGP         |   0.000|
f<2>        |    7.565(R)|clk_BUFGP         |   0.000|
f<3>        |    7.466(R)|clk_BUFGP         |   0.000|
f<4>        |    7.483(R)|clk_BUFGP         |   0.000|
f<5>        |    7.502(R)|clk_BUFGP         |   0.000|
f<6>        |    7.505(R)|clk_BUFGP         |   0.000|
f<7>        |    7.714(R)|clk_BUFGP         |   0.000|
f<8>        |    7.600(R)|clk_BUFGP         |   0.000|
f<9>        |    7.260(R)|clk_BUFGP         |   0.000|
f<10>       |    7.726(R)|clk_BUFGP         |   0.000|
f<11>       |    7.819(R)|clk_BUFGP         |   0.000|
f<12>       |    7.486(R)|clk_BUFGP         |   0.000|
f<13>       |    7.361(R)|clk_BUFGP         |   0.000|
f<14>       |    7.396(R)|clk_BUFGP         |   0.000|
f<15>       |    7.376(R)|clk_BUFGP         |   0.000|
f<16>       |    7.204(R)|clk_BUFGP         |   0.000|
f<17>       |    8.036(R)|clk_BUFGP         |   0.000|
f<18>       |    7.605(R)|clk_BUFGP         |   0.000|
f<19>       |    7.439(R)|clk_BUFGP         |   0.000|
ready       |    7.387(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.598|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Feb 24 16:44:54 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



